#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[15].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
$abc$875$new_n322_.in[3] (.names)                                0.258     3.127
$abc$875$new_n322_.out[0] (.names)                               0.261     3.388
$abc$875$new_n321_.in[3] (.names)                                0.330     3.718
$abc$875$new_n321_.out[0] (.names)                               0.261     3.979
$abc$875$new_n320_.in[3] (.names)                                0.337     4.316
$abc$875$new_n320_.out[0] (.names)                               0.261     4.577
$abc$875$new_n278_.in[2] (.names)                                0.264     4.841
$abc$875$new_n278_.out[0] (.names)                               0.261     5.102
$abc$875$new_n277_.in[3] (.names)                                0.100     5.202
$abc$875$new_n277_.out[0] (.names)                               0.261     5.463
rca_inst4.fa_inst15.s.in[5] (.names)                             0.100     5.563
rca_inst4.fa_inst15.s.out[0] (.names)                            0.261     5.824
out:y_o[15].outpad[0] (.output)                                  0.323     6.147
data arrival time                                                          6.147

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.147
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.147


#Path 2
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[14].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
$abc$875$new_n322_.in[3] (.names)                                0.258     3.127
$abc$875$new_n322_.out[0] (.names)                               0.261     3.388
$abc$875$new_n321_.in[3] (.names)                                0.330     3.718
$abc$875$new_n321_.out[0] (.names)                               0.261     3.979
$abc$875$new_n320_.in[3] (.names)                                0.337     4.316
$abc$875$new_n320_.out[0] (.names)                               0.261     4.577
$abc$875$new_n278_.in[2] (.names)                                0.264     4.841
$abc$875$new_n278_.out[0] (.names)                               0.261     5.102
rca_inst4.fa_inst14.s.in[1] (.names)                             0.265     5.367
rca_inst4.fa_inst14.s.out[0] (.names)                            0.261     5.628
out:y_o[14].outpad[0] (.output)                                  0.389     6.017
data arrival time                                                          6.017

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.017


#Path 3
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[13].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
$abc$875$new_n322_.in[3] (.names)                                0.258     3.127
$abc$875$new_n322_.out[0] (.names)                               0.261     3.388
$abc$875$new_n321_.in[3] (.names)                                0.330     3.718
$abc$875$new_n321_.out[0] (.names)                               0.261     3.979
$abc$875$new_n320_.in[3] (.names)                                0.337     4.316
$abc$875$new_n320_.out[0] (.names)                               0.261     4.577
$abc$875$new_n278_.in[2] (.names)                                0.264     4.841
$abc$875$new_n278_.out[0] (.names)                               0.261     5.102
rca_inst4.fa_inst13.s.in[2] (.names)                             0.265     5.367
rca_inst4.fa_inst13.s.out[0] (.names)                            0.261     5.628
out:y_o[13].outpad[0] (.output)                                  0.329     5.956
data arrival time                                                          5.956

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.956
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.956


#Path 4
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[12].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
$abc$875$new_n322_.in[3] (.names)                                0.258     3.127
$abc$875$new_n322_.out[0] (.names)                               0.261     3.388
$abc$875$new_n321_.in[3] (.names)                                0.330     3.718
$abc$875$new_n321_.out[0] (.names)                               0.261     3.979
$abc$875$new_n320_.in[3] (.names)                                0.337     4.316
$abc$875$new_n320_.out[0] (.names)                               0.261     4.577
rca_inst4.fa_inst12.s.in[2] (.names)                             0.336     4.912
rca_inst4.fa_inst12.s.out[0] (.names)                            0.261     5.173
out:y_o[12].outpad[0] (.output)                                  0.331     5.504
data arrival time                                                          5.504

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.504


#Path 5
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[11].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
$abc$875$new_n322_.in[3] (.names)                                0.258     3.127
$abc$875$new_n322_.out[0] (.names)                               0.261     3.388
$abc$875$new_n321_.in[3] (.names)                                0.330     3.718
$abc$875$new_n321_.out[0] (.names)                               0.261     3.979
$abc$875$new_n320_.in[3] (.names)                                0.337     4.316
$abc$875$new_n320_.out[0] (.names)                               0.261     4.577
rca_inst4.fa_inst11.s.in[1] (.names)                             0.337     4.913
rca_inst4.fa_inst11.s.out[0] (.names)                            0.261     5.174
out:y_o[11].outpad[0] (.output)                                  0.327     5.501
data arrival time                                                          5.501

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.501
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.501


#Path 6
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[9].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
$abc$875$new_n322_.in[3] (.names)                                0.258     3.127
$abc$875$new_n322_.out[0] (.names)                               0.261     3.388
$abc$875$new_n321_.in[3] (.names)                                0.330     3.718
$abc$875$new_n321_.out[0] (.names)                               0.261     3.979
rca_inst4.fa_inst9.s.in[2] (.names)                              0.337     4.316
rca_inst4.fa_inst9.s.out[0] (.names)                             0.261     4.577
out:y_o[9].outpad[0] (.output)                                   0.467     5.043
data arrival time                                                          5.043

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.043
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.043


#Path 7
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[10].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
$abc$875$new_n322_.in[3] (.names)                                0.258     3.127
$abc$875$new_n322_.out[0] (.names)                               0.261     3.388
$abc$875$new_n321_.in[3] (.names)                                0.330     3.718
$abc$875$new_n321_.out[0] (.names)                               0.261     3.979
rca_inst4.fa_inst10.s.in[2] (.names)                             0.337     4.316
rca_inst4.fa_inst10.s.out[0] (.names)                            0.261     4.577
out:y_o[10].outpad[0] (.output)                                  0.334     4.910
data arrival time                                                          4.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.910


#Path 8
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[7].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
$abc$875$new_n322_.in[3] (.names)                                0.258     3.127
$abc$875$new_n322_.out[0] (.names)                               0.261     3.388
rca_inst4.fa_inst7.s.in[2] (.names)                              0.402     3.790
rca_inst4.fa_inst7.s.out[0] (.names)                             0.261     4.051
out:y_o[7].outpad[0] (.output)                                   0.467     4.518
data arrival time                                                          4.518

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.518


#Path 9
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[8].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
$abc$875$new_n322_.in[3] (.names)                                0.258     3.127
$abc$875$new_n322_.out[0] (.names)                               0.261     3.388
rca_inst4.fa_inst8.s.in[2] (.names)                              0.330     3.718
rca_inst4.fa_inst8.s.out[0] (.names)                             0.261     3.979
out:y_o[8].outpad[0] (.output)                                   0.334     4.313
data arrival time                                                          4.313

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.313


#Path 10
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[6].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
$abc$875$new_n323_.in[5] (.names)                                0.337     2.608
$abc$875$new_n323_.out[0] (.names)                               0.261     2.869
rca_inst4.fa_inst6.s.in[2] (.names)                              0.258     3.127
rca_inst4.fa_inst6.s.out[0] (.names)                             0.261     3.388
out:y_o[6].outpad[0] (.output)                                   0.398     3.786
data arrival time                                                          3.786

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.786
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.786


#Path 11
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[5].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n296_.in[2] (.names)                                0.265     1.413
$abc$875$new_n296_.out[0] (.names)                               0.261     1.674
$abc$875$new_n295_.in[3] (.names)                                0.264     1.938
$abc$875$new_n295_.out[0] (.names)                               0.261     2.199
$abc$875$new_n336_.in[2] (.names)                                0.258     2.457
$abc$875$new_n336_.out[0] (.names)                               0.261     2.718
rca_inst4.fa_inst5.s.in[1] (.names)                              0.339     3.057
rca_inst4.fa_inst5.s.out[0] (.names)                             0.261     3.318
out:y_o[5].outpad[0] (.output)                                   0.397     3.716
data arrival time                                                          3.716

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.716


#Path 12
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[4].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n285_.in[3] (.names)                                0.357     0.887
$abc$875$new_n285_.out[0] (.names)                               0.261     1.148
$abc$875$new_n297_.in[1] (.names)                                0.336     1.483
$abc$875$new_n297_.out[0] (.names)                               0.261     1.744
$abc$875$new_n332_.in[3] (.names)                                0.265     2.009
$abc$875$new_n332_.out[0] (.names)                               0.261     2.270
rca_inst4.fa_inst4.s.in[5] (.names)                              0.412     2.683
rca_inst4.fa_inst4.s.out[0] (.names)                             0.261     2.944
out:y_o[4].outpad[0] (.output)                                   0.391     3.335
data arrival time                                                          3.335

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.335
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.335


#Path 13
Startpoint: rca_inst1.a0.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[3].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a0.clk[0] (.latch)                                     0.405     0.405
rca_inst1.a0.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n303_.in[0] (.names)                                0.359     0.888
$abc$875$new_n303_.out[0] (.names)                               0.261     1.149
$abc$875$new_n298_.in[3] (.names)                                0.265     1.414
$abc$875$new_n298_.out[0] (.names)                               0.261     1.675
$abc$875$new_n331_.in[2] (.names)                                0.258     1.934
$abc$875$new_n331_.out[0] (.names)                               0.261     2.195
rca_inst4.fa_inst3.s.in[1] (.names)                              0.337     2.531
rca_inst4.fa_inst3.s.out[0] (.names)                             0.261     2.792
out:y_o[3].outpad[0] (.output)                                   0.391     3.183
data arrival time                                                          3.183

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.183


#Path 14
Startpoint: rca_inst0.b0.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[2].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b0.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b0.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n327_.in[1] (.names)                                0.357     0.886
$abc$875$new_n327_.out[0] (.names)                               0.261     1.147
$abc$875$new_n325_.in[2] (.names)                                0.258     1.405
$abc$875$new_n325_.out[0] (.names)                               0.261     1.666
rca_inst4.fa_inst2.s.in[3] (.names)                              0.337     2.003
rca_inst4.fa_inst2.s.out[0] (.names)                             0.261     2.264
out:y_o[2].outpad[0] (.output)                                   0.404     2.668
data arrival time                                                          2.668

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.668
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.668


#Path 15
Startpoint: rca_inst1.a0.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[1].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a0.clk[0] (.latch)                                     0.405     0.405
rca_inst1.a0.Q[0] (.latch) [clock-to-output]                     0.124     0.529
$abc$875$new_n326_.in[3] (.names)                                0.356     0.885
$abc$875$new_n326_.out[0] (.names)                               0.261     1.146
rca_inst4.fa_inst1.s.in[2] (.names)                              0.269     1.415
rca_inst4.fa_inst1.s.out[0] (.names)                             0.261     1.676
out:y_o[1].outpad[0] (.output)                                   0.395     2.071
data arrival time                                                          2.071

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.071


#Path 16
Startpoint: rca_inst0.b0.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[0].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b0.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b0.Q[0] (.latch) [clock-to-output]                     0.124     0.529
rca_inst4.fa_inst0.s.in[5] (.names)                              0.357     0.886
rca_inst4.fa_inst0.s.out[0] (.names)                             0.261     1.147
out:y_o[0].outpad[0] (.output)                                   0.402     1.549
data arrival time                                                          1.549

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 17
Startpoint: rca_inst2.b7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b7.clk[0] (.latch)                                     0.474     0.474
rca_inst2.b7.Q[0] (.latch) [clock-to-output]                     0.124     0.598
n347.in[1] (.names)                                              0.357     0.955
n347.out[0] (.names)                                             0.261     1.216
rca_inst1.b7.D[0] (.latch)                                       0.000     1.216
data arrival time                                                          1.216

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b7.clk[0] (.latch)                                     0.403     0.403
clock uncertainty                                                0.000     0.403
cell setup time                                                 -0.066     0.337
data required time                                                         0.337
--------------------------------------------------------------------------------
data required time                                                         0.337
data arrival time                                                         -1.216
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.879


#Path 18
Startpoint: rca_inst2.b9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b9.clk[0] (.latch)                                     0.468     0.468
rca_inst2.b9.Q[0] (.latch) [clock-to-output]                     0.124     0.592
n357.in[1] (.names)                                              0.359     0.951
n357.out[0] (.names)                                             0.261     1.212
rca_inst1.b9.D[0] (.latch)                                       0.000     1.212
data arrival time                                                          1.212

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b9.clk[0] (.latch)                                     0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -1.212
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.876


#Path 19
Startpoint: rca_inst2.b10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b10.clk[0] (.latch)                                    0.468     0.468
rca_inst2.b10.Q[0] (.latch) [clock-to-output]                    0.124     0.592
n362.in[1] (.names)                                              0.351     0.943
n362.out[0] (.names)                                             0.261     1.204
rca_inst1.b10.D[0] (.latch)                                      0.000     1.204
data arrival time                                                          1.204

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b10.clk[0] (.latch)                                    0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -1.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.868


#Path 20
Startpoint: rca_inst1.a14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a14.clk[0] (.latch)                                    0.401     0.401
rca_inst1.a14.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n222.in[1] (.names)                                              0.418     0.944
n222.out[0] (.names)                                             0.261     1.205
rca_inst2.a14.D[0] (.latch)                                      0.000     1.205
data arrival time                                                          1.205

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a14.clk[0] (.latch)                                    0.403     0.403
clock uncertainty                                                0.000     0.403
cell setup time                                                 -0.066     0.337
data required time                                                         0.337
--------------------------------------------------------------------------------
data required time                                                         0.337
data arrival time                                                         -1.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.868


#Path 21
Startpoint: rca_inst1.a0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a0.clk[0] (.latch)                                     0.405     0.405
rca_inst1.a0.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n152.in[1] (.names)                                              0.356     0.885
n152.out[0] (.names)                                             0.261     1.146
rca_inst2.a0.D[0] (.latch)                                       0.000     1.146
data arrival time                                                          1.146

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a0.clk[0] (.latch)                                     0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -1.146
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.814


#Path 22
Startpoint: rca_inst2.a14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a14.clk[0] (.latch)                                    0.403     0.403
rca_inst2.a14.Q[0] (.latch) [clock-to-output]                    0.124     0.527
n302.in[1] (.names)                                              0.360     0.887
n302.out[0] (.names)                                             0.261     1.148
rca_inst2.b14.D[0] (.latch)                                      0.000     1.148
data arrival time                                                          1.148

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b14.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -1.148
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.812


#Path 23
Startpoint: rca_inst2.b13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b13.clk[0] (.latch)                                    0.403     0.403
rca_inst2.b13.Q[0] (.latch) [clock-to-output]                    0.124     0.527
n377.in[1] (.names)                                              0.359     0.886
n377.out[0] (.names)                                             0.261     1.147
rca_inst1.b13.D[0] (.latch)                                      0.000     1.147
data arrival time                                                          1.147

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b13.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -1.147
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.812


#Path 24
Startpoint: rca_inst1.a13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a13.clk[0] (.latch)                                    0.401     0.401
rca_inst1.a13.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n217.in[1] (.names)                                              0.360     0.885
n217.out[0] (.names)                                             0.261     1.146
rca_inst2.a13.D[0] (.latch)                                      0.000     1.146
data arrival time                                                          1.146

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a13.clk[0] (.latch)                                    0.403     0.403
clock uncertainty                                                0.000     0.403
cell setup time                                                 -0.066     0.337
data required time                                                         0.337
--------------------------------------------------------------------------------
data required time                                                         0.337
data arrival time                                                         -1.146
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.809


#Path 25
Startpoint: rca_inst1.a6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a6.clk[0] (.latch)                                     0.470     0.470
rca_inst1.a6.Q[0] (.latch) [clock-to-output]                     0.124     0.594
n182.in[1] (.names)                                              0.360     0.953
n182.out[0] (.names)                                             0.261     1.214
rca_inst2.a6.D[0] (.latch)                                       0.000     1.214
data arrival time                                                          1.214

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a6.clk[0] (.latch)                                     0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -1.214
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.808


#Path 26
Startpoint: rca_inst2.b4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b4.clk[0] (.latch)                                     0.402     0.402
rca_inst2.b4.Q[0] (.latch) [clock-to-output]                     0.124     0.526
n332.in[1] (.names)                                              0.357     0.883
n332.out[0] (.names)                                             0.261     1.144
rca_inst1.b4.D[0] (.latch)                                       0.000     1.144
data arrival time                                                          1.144

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b4.clk[0] (.latch)                                     0.403     0.403
clock uncertainty                                                0.000     0.403
cell setup time                                                 -0.066     0.337
data required time                                                         0.337
--------------------------------------------------------------------------------
data required time                                                         0.337
data arrival time                                                         -1.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.807


#Path 27
Startpoint: rca_inst1.b2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b2.clk[0] (.latch)                                     0.469     0.469
rca_inst1.b2.Q[0] (.latch) [clock-to-output]                     0.124     0.593
n402.in[1] (.names)                                              0.353     0.946
n402.out[0] (.names)                                             0.261     1.207
rca_inst0.b2.D[0] (.latch)                                       0.000     1.207
data arrival time                                                          1.207

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b2.clk[0] (.latch)                                     0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -1.207
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.803


#Path 28
Startpoint: rca_inst2.b2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b2.clk[0] (.latch)                                     0.470     0.470
rca_inst2.b2.Q[0] (.latch) [clock-to-output]                     0.124     0.594
n322.in[1] (.names)                                              0.285     0.879
n322.out[0] (.names)                                             0.261     1.140
rca_inst1.b2.D[0] (.latch)                                       0.000     1.140
data arrival time                                                          1.140

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b2.clk[0] (.latch)                                     0.469     0.469
clock uncertainty                                                0.000     0.469
cell setup time                                                 -0.066     0.403
data required time                                                         0.403
--------------------------------------------------------------------------------
data required time                                                         0.403
data arrival time                                                         -1.140
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.738


#Path 29
Startpoint: rca_inst1.a5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a5.clk[0] (.latch)                                     0.471     0.471
rca_inst1.a5.Q[0] (.latch) [clock-to-output]                     0.124     0.595
n177.in[1] (.names)                                              0.285     0.880
n177.out[0] (.names)                                             0.261     1.141
rca_inst2.a5.D[0] (.latch)                                       0.000     1.141
data arrival time                                                          1.141

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a5.clk[0] (.latch)                                     0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -1.141
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.734


#Path 30
Startpoint: rca_inst1.b10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b10.clk[0] (.latch)                                    0.402     0.402
rca_inst1.b10.Q[0] (.latch) [clock-to-output]                    0.124     0.526
n442.in[1] (.names)                                              0.285     0.811
n442.out[0] (.names)                                             0.261     1.072
rca_inst0.b10.D[0] (.latch)                                      0.000     1.072
data arrival time                                                          1.072

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b10.clk[0] (.latch)                                    0.406     0.406
clock uncertainty                                                0.000     0.406
cell setup time                                                 -0.066     0.340
data required time                                                         0.340
--------------------------------------------------------------------------------
data required time                                                         0.340
data arrival time                                                         -1.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.732


#Path 31
Startpoint: rca_inst2.b3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b3.clk[0] (.latch)                                     0.398     0.398
rca_inst2.b3.Q[0] (.latch) [clock-to-output]                     0.124     0.522
n327.in[1] (.names)                                              0.288     0.810
n327.out[0] (.names)                                             0.261     1.071
rca_inst1.b3.D[0] (.latch)                                       0.000     1.071
data arrival time                                                          1.071

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b3.clk[0] (.latch)                                     0.406     0.406
clock uncertainty                                                0.000     0.406
cell setup time                                                 -0.066     0.340
data required time                                                         0.340
--------------------------------------------------------------------------------
data required time                                                         0.340
data arrival time                                                         -1.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.731


#Path 32
Startpoint: rca_inst1.a2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a2.clk[0] (.latch)                                     0.469     0.469
rca_inst1.a2.Q[0] (.latch) [clock-to-output]                     0.124     0.593
n162.in[1] (.names)                                              0.278     0.871
n162.out[0] (.names)                                             0.261     1.132
rca_inst2.a2.D[0] (.latch)                                       0.000     1.132
data arrival time                                                          1.132

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a2.clk[0] (.latch)                                     0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -1.132
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.728


#Path 33
Startpoint: rca_inst2.b0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b0.clk[0] (.latch)                                     0.398     0.398
rca_inst2.b0.Q[0] (.latch) [clock-to-output]                     0.124     0.522
n312.in[1] (.names)                                              0.278     0.800
n312.out[0] (.names)                                             0.261     1.061
rca_inst1.b0.D[0] (.latch)                                       0.000     1.061
data arrival time                                                          1.061

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b0.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -1.061
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.722


#Path 34
Startpoint: rca_inst2.b12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b12.clk[0] (.latch)                                    0.333     0.333
rca_inst2.b12.Q[0] (.latch) [clock-to-output]                    0.124     0.457
n372.in[1] (.names)                                              0.359     0.816
n372.out[0] (.names)                                             0.261     1.077
rca_inst1.b12.D[0] (.latch)                                      0.000     1.077
data arrival time                                                          1.077

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b12.clk[0] (.latch)                                    0.468     0.468
clock uncertainty                                                0.000     0.468
cell setup time                                                 -0.066     0.402
data required time                                                         0.402
--------------------------------------------------------------------------------
data required time                                                         0.402
data arrival time                                                         -1.077
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.675


#Path 35
Startpoint: rca_inst1.a10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a10.clk[0] (.latch)                                    0.402     0.402
rca_inst1.a10.Q[0] (.latch) [clock-to-output]                    0.124     0.526
n202.in[1] (.names)                                              0.285     0.811
n202.out[0] (.names)                                             0.261     1.072
rca_inst2.a10.D[0] (.latch)                                      0.000     1.072
data arrival time                                                          1.072

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a10.clk[0] (.latch)                                    0.468     0.468
clock uncertainty                                                0.000     0.468
cell setup time                                                 -0.066     0.402
data required time                                                         0.402
--------------------------------------------------------------------------------
data required time                                                         0.402
data arrival time                                                         -1.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.670


#Path 36
Startpoint: rca_inst2.a11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a11.clk[0] (.latch)                                    0.331     0.331
rca_inst2.a11.Q[0] (.latch) [clock-to-output]                    0.124     0.455
n287.in[1] (.names)                                              0.285     0.739
n287.out[0] (.names)                                             0.261     1.000
rca_inst2.b11.D[0] (.latch)                                      0.000     1.000
data arrival time                                                          1.000

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b11.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -1.000
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.666


#Path 37
Startpoint: rca_inst1.a9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a9.clk[0] (.latch)                                     0.395     0.395
rca_inst1.a9.Q[0] (.latch) [clock-to-output]                     0.124     0.519
n197.in[1] (.names)                                              0.285     0.804
n197.out[0] (.names)                                             0.261     1.065
rca_inst2.a9.D[0] (.latch)                                       0.000     1.065
data arrival time                                                          1.065

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a9.clk[0] (.latch)                                     0.468     0.468
clock uncertainty                                                0.000     0.468
cell setup time                                                 -0.066     0.402
data required time                                                         0.402
--------------------------------------------------------------------------------
data required time                                                         0.402
data arrival time                                                         -1.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.663


#Path 38
Startpoint: rca_inst0.b4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b4.clk[0] (.latch)                                     0.403     0.403
rca_inst0.b4.Q[0] (.latch) [clock-to-output]                     0.124     0.527
n412.in[0] (.names)                                              0.120     0.647
n412.out[0] (.names)                                             0.261     0.908
rca_inst0.b4.D[0] (.latch)                                       0.000     0.908
data arrival time                                                          0.908

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b4.clk[0] (.latch)                                     0.403     0.403
clock uncertainty                                                0.000     0.403
cell setup time                                                 -0.066     0.337
data required time                                                         0.337
--------------------------------------------------------------------------------
data required time                                                         0.337
data arrival time                                                         -0.908
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 39
Startpoint: rca_inst1.b11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b11.clk[0] (.latch)                                    0.401     0.401
rca_inst1.b11.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n367.in[0] (.names)                                              0.120     0.645
n367.out[0] (.names)                                             0.261     0.906
rca_inst1.b11.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b11.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 40
Startpoint: rca_inst2.a7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a7.clk[0] (.latch)                                     0.474     0.474
rca_inst2.a7.Q[0] (.latch) [clock-to-output]                     0.124     0.598
n187.in[0] (.names)                                              0.120     0.718
n187.out[0] (.names)                                             0.261     0.979
rca_inst2.a7.D[0] (.latch)                                       0.000     0.979
data arrival time                                                          0.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a7.clk[0] (.latch)                                     0.474     0.474
clock uncertainty                                                0.000     0.474
cell setup time                                                 -0.066     0.408
data required time                                                         0.408
--------------------------------------------------------------------------------
data required time                                                         0.408
data arrival time                                                         -0.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 41
Startpoint: rca_inst1.a6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a6.clk[0] (.latch)                                     0.470     0.470
rca_inst1.a6.Q[0] (.latch) [clock-to-output]                     0.124     0.594
n102.in[0] (.names)                                              0.120     0.714
n102.out[0] (.names)                                             0.261     0.975
rca_inst1.a6.D[0] (.latch)                                       0.000     0.975
data arrival time                                                          0.975

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a6.clk[0] (.latch)                                     0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -0.975
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 42
Startpoint: rca_inst1.b15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b15.clk[0] (.latch)                                    0.401     0.401
rca_inst1.b15.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n387.in[0] (.names)                                              0.120     0.645
n387.out[0] (.names)                                             0.261     0.906
rca_inst1.b15.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b15.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 43
Startpoint: rca_inst2.a4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a4.clk[0] (.latch)                                     0.402     0.402
rca_inst2.a4.Q[0] (.latch) [clock-to-output]                     0.124     0.526
n172.in[0] (.names)                                              0.120     0.646
n172.out[0] (.names)                                             0.261     0.907
rca_inst2.a4.D[0] (.latch)                                       0.000     0.907
data arrival time                                                          0.907

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a4.clk[0] (.latch)                                     0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -0.907
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 44
Startpoint: rca_inst1.a7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a7.clk[0] (.latch)                                     0.474     0.474
rca_inst1.a7.Q[0] (.latch) [clock-to-output]                     0.124     0.598
n107.in[0] (.names)                                              0.120     0.718
n107.out[0] (.names)                                             0.261     0.979
rca_inst1.a7.D[0] (.latch)                                       0.000     0.979
data arrival time                                                          0.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a7.clk[0] (.latch)                                     0.474     0.474
clock uncertainty                                                0.000     0.474
cell setup time                                                 -0.066     0.408
data required time                                                         0.408
--------------------------------------------------------------------------------
data required time                                                         0.408
data arrival time                                                         -0.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 45
Startpoint: rca_inst1.a8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a8.clk[0] (.latch)                                     0.405     0.405
rca_inst1.a8.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n112.in[0] (.names)                                              0.120     0.649
n112.out[0] (.names)                                             0.261     0.910
rca_inst1.a8.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a8.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 46
Startpoint: rca_inst2.a3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a3.clk[0] (.latch)                                     0.398     0.398
rca_inst2.a3.Q[0] (.latch) [clock-to-output]                     0.124     0.522
n167.in[0] (.names)                                              0.120     0.642
n167.out[0] (.names)                                             0.261     0.903
rca_inst2.a3.D[0] (.latch)                                       0.000     0.903
data arrival time                                                          0.903

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a3.clk[0] (.latch)                                     0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -0.903
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 47
Startpoint: rca_inst0.b3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b3.clk[0] (.latch)                                     0.406     0.406
rca_inst0.b3.Q[0] (.latch) [clock-to-output]                     0.124     0.530
n407.in[0] (.names)                                              0.120     0.650
n407.out[0] (.names)                                             0.261     0.911
rca_inst0.b3.D[0] (.latch)                                       0.000     0.911
data arrival time                                                          0.911

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b3.clk[0] (.latch)                                     0.406     0.406
clock uncertainty                                                0.000     0.406
cell setup time                                                 -0.066     0.340
data required time                                                         0.340
--------------------------------------------------------------------------------
data required time                                                         0.340
data arrival time                                                         -0.911
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 48
Startpoint: rca_inst1.a15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a15.clk[0] (.latch)                                    0.401     0.401
rca_inst1.a15.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n147.in[0] (.names)                                              0.120     0.645
n147.out[0] (.names)                                             0.261     0.906
rca_inst1.a15.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a15.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 49
Startpoint: rca_inst0.b5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b5.clk[0] (.latch)                                     0.473     0.473
rca_inst0.b5.Q[0] (.latch) [clock-to-output]                     0.124     0.597
n417.in[0] (.names)                                              0.120     0.717
n417.out[0] (.names)                                             0.261     0.978
rca_inst0.b5.D[0] (.latch)                                       0.000     0.978
data arrival time                                                          0.978

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b5.clk[0] (.latch)                                     0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -0.978
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 50
Startpoint: rca_inst0.b6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b6.clk[0] (.latch)                                     0.473     0.473
rca_inst0.b6.Q[0] (.latch) [clock-to-output]                     0.124     0.597
n422.in[0] (.names)                                              0.120     0.717
n422.out[0] (.names)                                             0.261     0.978
rca_inst0.b6.D[0] (.latch)                                       0.000     0.978
data arrival time                                                          0.978

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b6.clk[0] (.latch)                                     0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -0.978
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 51
Startpoint: rca_inst0.b7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b7.clk[0] (.latch)                                     0.403     0.403
rca_inst0.b7.Q[0] (.latch) [clock-to-output]                     0.124     0.527
n427.in[0] (.names)                                              0.120     0.647
n427.out[0] (.names)                                             0.261     0.908
rca_inst0.b7.D[0] (.latch)                                       0.000     0.908
data arrival time                                                          0.908

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b7.clk[0] (.latch)                                     0.403     0.403
clock uncertainty                                                0.000     0.403
cell setup time                                                 -0.066     0.337
data required time                                                         0.337
--------------------------------------------------------------------------------
data required time                                                         0.337
data arrival time                                                         -0.908
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 52
Startpoint: rca_inst0.b8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b8.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b8.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n432.in[0] (.names)                                              0.120     0.649
n432.out[0] (.names)                                             0.261     0.910
rca_inst0.b8.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b8.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 53
Startpoint: rca_inst0.b9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b9.clk[0] (.latch)                                     0.402     0.402
rca_inst0.b9.Q[0] (.latch) [clock-to-output]                     0.124     0.526
n437.in[0] (.names)                                              0.120     0.646
n437.out[0] (.names)                                             0.261     0.907
rca_inst0.b9.D[0] (.latch)                                       0.000     0.907
data arrival time                                                          0.907

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b9.clk[0] (.latch)                                     0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -0.907
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 54
Startpoint: rca_inst1.a9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a9.clk[0] (.latch)                                     0.395     0.395
rca_inst1.a9.Q[0] (.latch) [clock-to-output]                     0.124     0.519
n117.in[0] (.names)                                              0.120     0.639
n117.out[0] (.names)                                             0.261     0.900
rca_inst1.a9.D[0] (.latch)                                       0.000     0.900
data arrival time                                                          0.900

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a9.clk[0] (.latch)                                     0.395     0.395
clock uncertainty                                                0.000     0.395
cell setup time                                                 -0.066     0.329
data required time                                                         0.329
--------------------------------------------------------------------------------
data required time                                                         0.329
data arrival time                                                         -0.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 55
Startpoint: rca_inst0.b11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b11.clk[0] (.latch)                                    0.401     0.401
rca_inst0.b11.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n447.in[0] (.names)                                              0.120     0.645
n447.out[0] (.names)                                             0.261     0.906
rca_inst0.b11.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b11.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 56
Startpoint: rca_inst0.b12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b12.clk[0] (.latch)                                    0.468     0.468
rca_inst0.b12.Q[0] (.latch) [clock-to-output]                    0.124     0.592
n452.in[0] (.names)                                              0.120     0.712
n452.out[0] (.names)                                             0.261     0.973
rca_inst0.b12.D[0] (.latch)                                      0.000     0.973
data arrival time                                                          0.973

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b12.clk[0] (.latch)                                    0.468     0.468
clock uncertainty                                                0.000     0.468
cell setup time                                                 -0.066     0.402
data required time                                                         0.402
--------------------------------------------------------------------------------
data required time                                                         0.402
data arrival time                                                         -0.973
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 57
Startpoint: rca_inst1.a10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a10.clk[0] (.latch)                                    0.402     0.402
rca_inst1.a10.Q[0] (.latch) [clock-to-output]                    0.124     0.526
n122.in[0] (.names)                                              0.120     0.646
n122.out[0] (.names)                                             0.261     0.907
rca_inst1.a10.D[0] (.latch)                                      0.000     0.907
data arrival time                                                          0.907

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a10.clk[0] (.latch)                                    0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -0.907
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 58
Startpoint: rca_inst1.a11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a11.clk[0] (.latch)                                    0.331     0.331
rca_inst1.a11.Q[0] (.latch) [clock-to-output]                    0.124     0.455
n127.in[0] (.names)                                              0.120     0.575
n127.out[0] (.names)                                             0.261     0.836
rca_inst1.a11.D[0] (.latch)                                      0.000     0.836
data arrival time                                                          0.836

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a11.clk[0] (.latch)                                    0.331     0.331
clock uncertainty                                                0.000     0.331
cell setup time                                                 -0.066     0.265
data required time                                                         0.265
--------------------------------------------------------------------------------
data required time                                                         0.265
data arrival time                                                         -0.836
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 59
Startpoint: rca_inst0.b15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b15.clk[0] (.latch)                                    0.401     0.401
rca_inst0.b15.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n467.in[0] (.names)                                              0.120     0.645
n467.out[0] (.names)                                             0.261     0.906
rca_inst0.b15.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b15.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 60
Startpoint: rca_inst1.b8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b8.clk[0] (.latch)                                     0.405     0.405
rca_inst1.b8.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n352.in[0] (.names)                                              0.120     0.649
n352.out[0] (.names)                                             0.261     0.910
rca_inst1.b8.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b8.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 61
Startpoint: rca_inst2.b3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b3.clk[0] (.latch)                                     0.398     0.398
rca_inst2.b3.Q[0] (.latch) [clock-to-output]                     0.124     0.522
n247.in[0] (.names)                                              0.120     0.642
n247.out[0] (.names)                                             0.261     0.903
rca_inst2.b3.D[0] (.latch)                                       0.000     0.903
data arrival time                                                          0.903

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b3.clk[0] (.latch)                                     0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -0.903
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 62
Startpoint: rca_inst2.b4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b4.clk[0] (.latch)                                     0.402     0.402
rca_inst2.b4.Q[0] (.latch) [clock-to-output]                     0.124     0.526
n252.in[0] (.names)                                              0.120     0.646
n252.out[0] (.names)                                             0.261     0.907
rca_inst2.b4.D[0] (.latch)                                       0.000     0.907
data arrival time                                                          0.907

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b4.clk[0] (.latch)                                     0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -0.907
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 63
Startpoint: rca_inst2.b5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b5.clk[0] (.latch)                                     0.473     0.473
rca_inst2.b5.Q[0] (.latch) [clock-to-output]                     0.124     0.597
n257.in[0] (.names)                                              0.120     0.717
n257.out[0] (.names)                                             0.261     0.978
rca_inst2.b5.D[0] (.latch)                                       0.000     0.978
data arrival time                                                          0.978

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b5.clk[0] (.latch)                                     0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -0.978
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 64
Startpoint: rca_inst2.b6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b6.clk[0] (.latch)                                     0.473     0.473
rca_inst2.b6.Q[0] (.latch) [clock-to-output]                     0.124     0.597
n262.in[0] (.names)                                              0.120     0.717
n262.out[0] (.names)                                             0.261     0.978
rca_inst2.b6.D[0] (.latch)                                       0.000     0.978
data arrival time                                                          0.978

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b6.clk[0] (.latch)                                     0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -0.978
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 65
Startpoint: rca_inst2.b7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b7.clk[0] (.latch)                                     0.474     0.474
rca_inst2.b7.Q[0] (.latch) [clock-to-output]                     0.124     0.598
n267.in[0] (.names)                                              0.120     0.718
n267.out[0] (.names)                                             0.261     0.979
rca_inst2.b7.D[0] (.latch)                                       0.000     0.979
data arrival time                                                          0.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b7.clk[0] (.latch)                                     0.474     0.474
clock uncertainty                                                0.000     0.474
cell setup time                                                 -0.066     0.408
data required time                                                         0.408
--------------------------------------------------------------------------------
data required time                                                         0.408
data arrival time                                                         -0.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 66
Startpoint: rca_inst2.b8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b8.clk[0] (.latch)                                     0.405     0.405
rca_inst2.b8.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n272.in[0] (.names)                                              0.120     0.649
n272.out[0] (.names)                                             0.261     0.910
rca_inst2.b8.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b8.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 67
Startpoint: rca_inst2.b9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b9.clk[0] (.latch)                                     0.468     0.468
rca_inst2.b9.Q[0] (.latch) [clock-to-output]                     0.124     0.592
n277.in[0] (.names)                                              0.120     0.712
n277.out[0] (.names)                                             0.261     0.973
rca_inst2.b9.D[0] (.latch)                                       0.000     0.973
data arrival time                                                          0.973

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b9.clk[0] (.latch)                                     0.468     0.468
clock uncertainty                                                0.000     0.468
cell setup time                                                 -0.066     0.402
data required time                                                         0.402
--------------------------------------------------------------------------------
data required time                                                         0.402
data arrival time                                                         -0.973
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 68
Startpoint: rca_inst2.b10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b10.clk[0] (.latch)                                    0.468     0.468
rca_inst2.b10.Q[0] (.latch) [clock-to-output]                    0.124     0.592
n282.in[0] (.names)                                              0.120     0.712
n282.out[0] (.names)                                             0.261     0.973
rca_inst2.b10.D[0] (.latch)                                      0.000     0.973
data arrival time                                                          0.973

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b10.clk[0] (.latch)                                    0.468     0.468
clock uncertainty                                                0.000     0.468
cell setup time                                                 -0.066     0.402
data required time                                                         0.402
--------------------------------------------------------------------------------
data required time                                                         0.402
data arrival time                                                         -0.973
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 69
Startpoint: rca_inst1.a2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a2.clk[0] (.latch)                                     0.469     0.469
rca_inst1.a2.Q[0] (.latch) [clock-to-output]                     0.124     0.593
n82.in[0] (.names)                                               0.120     0.713
n82.out[0] (.names)                                              0.261     0.974
rca_inst1.a2.D[0] (.latch)                                       0.000     0.974
data arrival time                                                          0.974

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a2.clk[0] (.latch)                                     0.469     0.469
clock uncertainty                                                0.000     0.469
cell setup time                                                 -0.066     0.403
data required time                                                         0.403
--------------------------------------------------------------------------------
data required time                                                         0.403
data arrival time                                                         -0.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 70
Startpoint: rca_inst2.b13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b13.clk[0] (.latch)                                    0.403     0.403
rca_inst2.b13.Q[0] (.latch) [clock-to-output]                    0.124     0.527
n297.in[0] (.names)                                              0.120     0.647
n297.out[0] (.names)                                             0.261     0.908
rca_inst2.b13.D[0] (.latch)                                      0.000     0.908
data arrival time                                                          0.908

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b13.clk[0] (.latch)                                    0.403     0.403
clock uncertainty                                                0.000     0.403
cell setup time                                                 -0.066     0.337
data required time                                                         0.337
--------------------------------------------------------------------------------
data required time                                                         0.337
data arrival time                                                         -0.908
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 71
Startpoint: rca_inst2.b0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b0.clk[0] (.latch)                                     0.398     0.398
rca_inst2.b0.Q[0] (.latch) [clock-to-output]                     0.124     0.522
n232.in[0] (.names)                                              0.120     0.642
n232.out[0] (.names)                                             0.261     0.903
rca_inst2.b0.D[0] (.latch)                                       0.000     0.903
data arrival time                                                          0.903

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b0.clk[0] (.latch)                                     0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -0.903
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 72
Startpoint: rca_inst2.b15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b15.clk[0] (.latch)                                    0.401     0.401
rca_inst2.b15.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n307.in[0] (.names)                                              0.120     0.645
n307.out[0] (.names)                                             0.261     0.906
rca_inst2.b15.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b15.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 73
Startpoint: rca_inst1.a3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a3.clk[0] (.latch)                                     0.398     0.398
rca_inst1.a3.Q[0] (.latch) [clock-to-output]                     0.124     0.522
n87.in[0] (.names)                                               0.120     0.642
n87.out[0] (.names)                                              0.261     0.903
rca_inst1.a3.D[0] (.latch)                                       0.000     0.903
data arrival time                                                          0.903

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a3.clk[0] (.latch)                                     0.398     0.398
clock uncertainty                                                0.000     0.398
cell setup time                                                 -0.066     0.332
data required time                                                         0.332
--------------------------------------------------------------------------------
data required time                                                         0.332
data arrival time                                                         -0.903
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 74
Startpoint: rca_inst1.a4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a4.clk[0] (.latch)                                     0.402     0.402
rca_inst1.a4.Q[0] (.latch) [clock-to-output]                     0.124     0.526
n92.in[0] (.names)                                               0.120     0.646
n92.out[0] (.names)                                              0.261     0.907
rca_inst1.a4.D[0] (.latch)                                       0.000     0.907
data arrival time                                                          0.907

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a4.clk[0] (.latch)                                     0.402     0.402
clock uncertainty                                                0.000     0.402
cell setup time                                                 -0.066     0.336
data required time                                                         0.336
--------------------------------------------------------------------------------
data required time                                                         0.336
data arrival time                                                         -0.907
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 75
Startpoint: rca_inst2.a15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a15.clk[0] (.latch)                                    0.401     0.401
rca_inst2.a15.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n227.in[0] (.names)                                              0.120     0.645
n227.out[0] (.names)                                             0.261     0.906
rca_inst2.a15.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a15.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 76
Startpoint: rca_inst1.a5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a5.clk[0] (.latch)                                     0.471     0.471
rca_inst1.a5.Q[0] (.latch) [clock-to-output]                     0.124     0.595
n97.in[0] (.names)                                               0.120     0.715
n97.out[0] (.names)                                              0.261     0.976
rca_inst1.a5.D[0] (.latch)                                       0.000     0.976
data arrival time                                                          0.976

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a5.clk[0] (.latch)                                     0.471     0.471
clock uncertainty                                                0.000     0.471
cell setup time                                                 -0.066     0.405
data required time                                                         0.405
--------------------------------------------------------------------------------
data required time                                                         0.405
data arrival time                                                         -0.976
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 77
Startpoint: rca_inst2.a11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a11.clk[0] (.latch)                                    0.331     0.331
rca_inst2.a11.Q[0] (.latch) [clock-to-output]                    0.124     0.455
n207.in[0] (.names)                                              0.120     0.575
n207.out[0] (.names)                                             0.261     0.836
rca_inst2.a11.D[0] (.latch)                                      0.000     0.836
data arrival time                                                          0.836

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a11.clk[0] (.latch)                                    0.331     0.331
clock uncertainty                                                0.000     0.331
cell setup time                                                 -0.066     0.265
data required time                                                         0.265
--------------------------------------------------------------------------------
data required time                                                         0.265
data arrival time                                                         -0.836
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 78
Startpoint: rca_inst1.b5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b5.clk[0] (.latch)                                     0.473     0.473
rca_inst1.b5.Q[0] (.latch) [clock-to-output]                     0.124     0.597
n337.in[0] (.names)                                              0.120     0.717
n337.out[0] (.names)                                             0.261     0.978
rca_inst1.b5.D[0] (.latch)                                       0.000     0.978
data arrival time                                                          0.978

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b5.clk[0] (.latch)                                     0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -0.978
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 79
Startpoint: rca_inst1.b6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b6.clk[0] (.latch)                                     0.473     0.473
rca_inst1.b6.Q[0] (.latch) [clock-to-output]                     0.124     0.597
n342.in[0] (.names)                                              0.120     0.717
n342.out[0] (.names)                                             0.261     0.978
rca_inst1.b6.D[0] (.latch)                                       0.000     0.978
data arrival time                                                          0.978

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b6.clk[0] (.latch)                                     0.473     0.473
clock uncertainty                                                0.000     0.473
cell setup time                                                 -0.066     0.407
data required time                                                         0.407
--------------------------------------------------------------------------------
data required time                                                         0.407
data arrival time                                                         -0.978
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 80
Startpoint: rca_inst2.a8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a8.clk[0] (.latch)                                     0.405     0.405
rca_inst2.a8.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n192.in[0] (.names)                                              0.120     0.649
n192.out[0] (.names)                                             0.261     0.910
rca_inst2.a8.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a8.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 81
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     0.405     0.405
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n77.in[0] (.names)                                               0.120     0.649
n77.out[0] (.names)                                              0.261     0.910
rca_inst1.a1.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 82
Startpoint: rca_inst1.a12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a12.clk[0] (.latch)                                    0.333     0.333
rca_inst1.a12.Q[0] (.latch) [clock-to-output]                    0.124     0.457
n132.in[0] (.names)                                              0.120     0.577
n132.out[0] (.names)                                             0.261     0.838
rca_inst1.a12.D[0] (.latch)                                      0.000     0.838
data arrival time                                                          0.838

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a12.clk[0] (.latch)                                    0.333     0.333
clock uncertainty                                                0.000     0.333
cell setup time                                                 -0.066     0.267
data required time                                                         0.267
--------------------------------------------------------------------------------
data required time                                                         0.267
data arrival time                                                         -0.838
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 83
Startpoint: rca_inst2.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst2.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n237.in[0] (.names)                                              0.120     0.649
n237.out[0] (.names)                                             0.261     0.910
rca_inst2.b1.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b1.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 84
Startpoint: rca_inst1.a13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a13.clk[0] (.latch)                                    0.401     0.401
rca_inst1.a13.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n137.in[0] (.names)                                              0.120     0.645
n137.out[0] (.names)                                             0.261     0.906
rca_inst1.a13.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a13.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 85
Startpoint: rca_inst1.a14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a14.clk[0] (.latch)                                    0.401     0.401
rca_inst1.a14.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n142.in[0] (.names)                                              0.120     0.645
n142.out[0] (.names)                                             0.261     0.906
rca_inst1.a14.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a14.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 86
Startpoint: rca_inst0.b14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b14.clk[0] (.latch)                                    0.401     0.401
rca_inst0.b14.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n462.in[0] (.names)                                              0.120     0.645
n462.out[0] (.names)                                             0.261     0.906
rca_inst0.b14.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b14.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 87
Startpoint: rca_inst0.b13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b13.clk[0] (.latch)                                    0.401     0.401
rca_inst0.b13.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n457.in[0] (.names)                                              0.120     0.645
n457.out[0] (.names)                                             0.261     0.906
rca_inst0.b13.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b13.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 88
Startpoint: rca_inst2.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a1.clk[0] (.latch)                                     0.405     0.405
rca_inst2.a1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n157.in[0] (.names)                                              0.120     0.649
n157.out[0] (.names)                                             0.261     0.910
rca_inst2.a1.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a1.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 89
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n397.in[0] (.names)                                              0.120     0.649
n397.out[0] (.names)                                             0.261     0.910
rca_inst0.b1.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 90
Startpoint: rca_inst0.b0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b0.clk[0] (.latch)                                     0.405     0.405
rca_inst0.b0.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n392.in[0] (.names)                                              0.120     0.649
n392.out[0] (.names)                                             0.261     0.910
rca_inst0.b0.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b0.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 91
Startpoint: rca_inst1.b14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b14.clk[0] (.latch)                                    0.401     0.401
rca_inst1.b14.Q[0] (.latch) [clock-to-output]                    0.124     0.525
n382.in[0] (.names)                                              0.120     0.645
n382.out[0] (.names)                                             0.261     0.906
rca_inst1.b14.D[0] (.latch)                                      0.000     0.906
data arrival time                                                          0.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b14.clk[0] (.latch)                                    0.401     0.401
clock uncertainty                                                0.000     0.401
cell setup time                                                 -0.066     0.335
data required time                                                         0.335
--------------------------------------------------------------------------------
data required time                                                         0.335
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 92
Startpoint: rca_inst2.a12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a12.clk[0] (.latch)                                    0.333     0.333
rca_inst2.a12.Q[0] (.latch) [clock-to-output]                    0.124     0.457
n212.in[0] (.names)                                              0.120     0.577
n212.out[0] (.names)                                             0.261     0.838
rca_inst2.a12.D[0] (.latch)                                      0.000     0.838
data arrival time                                                          0.838

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a12.clk[0] (.latch)                                    0.333     0.333
clock uncertainty                                                0.000     0.333
cell setup time                                                 -0.066     0.267
data required time                                                         0.267
--------------------------------------------------------------------------------
data required time                                                         0.267
data arrival time                                                         -0.838
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 93
Startpoint: rca_inst1.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b1.clk[0] (.latch)                                     0.405     0.405
rca_inst1.b1.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n317.in[0] (.names)                                              0.120     0.649
n317.out[0] (.names)                                             0.261     0.910
rca_inst1.b1.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b1.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 94
Startpoint: rca_inst1.a0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a0.clk[0] (.latch)                                     0.405     0.405
rca_inst1.a0.Q[0] (.latch) [clock-to-output]                     0.124     0.529
n72.in[0] (.names)                                               0.120     0.649
n72.out[0] (.names)                                              0.261     0.910
rca_inst1.a0.D[0] (.latch)                                       0.000     0.910
data arrival time                                                          0.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a0.clk[0] (.latch)                                     0.405     0.405
clock uncertainty                                                0.000     0.405
cell setup time                                                 -0.066     0.339
data required time                                                         0.339
--------------------------------------------------------------------------------
data required time                                                         0.339
data arrival time                                                         -0.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 95
Startpoint: rca_inst2.b12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b12.clk[0] (.latch)                                    0.333     0.333
rca_inst2.b12.Q[0] (.latch) [clock-to-output]                    0.124     0.457
n292.in[0] (.names)                                              0.120     0.577
n292.out[0] (.names)                                             0.261     0.838
rca_inst2.b12.D[0] (.latch)                                      0.000     0.838
data arrival time                                                          0.838

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b12.clk[0] (.latch)                                    0.333     0.333
clock uncertainty                                                0.000     0.333
cell setup time                                                 -0.066     0.267
data required time                                                         0.267
--------------------------------------------------------------------------------
data required time                                                         0.267
data arrival time                                                         -0.838
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 96
Startpoint: rca_inst2.b2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b2.clk[0] (.latch)                                     0.470     0.470
rca_inst2.b2.Q[0] (.latch) [clock-to-output]                     0.124     0.594
n242.in[0] (.names)                                              0.120     0.714
n242.out[0] (.names)                                             0.261     0.975
rca_inst2.b2.D[0] (.latch)                                       0.000     0.975
data arrival time                                                          0.975

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b2.clk[0] (.latch)                                     0.470     0.470
clock uncertainty                                                0.000     0.470
cell setup time                                                 -0.066     0.404
data required time                                                         0.404
--------------------------------------------------------------------------------
data required time                                                         0.404
data arrival time                                                         -0.975
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#End of timing report
