{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766423759127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766423759127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 01:15:55 2025 " "Processing started: Tue Dec 23 01:15:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766423759127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766423759127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IMU -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IMU -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766423759127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1766423759849 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "velocity_integrator.sv(48) " "Verilog HDL information at velocity_integrator.sv(48): always construct contains both blocking and non-blocking assignments" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1766423777425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu/de2_115/velocity_integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file imu/de2_115/velocity_integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 velocity_integrator " "Found entity 1: velocity_integrator" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423777430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423777430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu/de2_115/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file imu/de2_115/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423777430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423777430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu/de2_115/imu_parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file imu/de2_115/imu_parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imu_parser " "Found entity 1: imu_parser" {  } { { "IMU/DE2_115/imu_parser.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/imu_parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423777436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423777436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE2_115.sv(12) " "Verilog HDL Declaration information at DE2_115.sv(12): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766423777440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE2_115.sv(13) " "Verilog HDL Declaration information at DE2_115.sv(13): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766423777440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE2_115.sv(14) " "Verilog HDL Declaration information at DE2_115.sv(14): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766423777440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE2_115.sv(15) " "Verilog HDL Declaration information at DE2_115.sv(15): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766423777440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu/de2_115/de2_115.sv 2 2 " "Found 2 design units, including 2 entities, in source file imu/de2_115/de2_115.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423777441 ""} { "Info" "ISGN_ENTITY_NAME" "2 HexTo7Seg " "Found entity 2: HexTo7Seg" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423777441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423777441 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(10) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(10): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423777441 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(11) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(11): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423777441 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(12) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(12): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423777441 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(13) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(13): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423777441 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(14) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423777441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1766423777555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_115.sv(279) " "Verilog HDL assignment warning at DE2_115.sv(279): truncated value with size 32 to match size of target (4)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777569 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE2_115.sv(280) " "Verilog HDL assignment warning at DE2_115.sv(280): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777569 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_115.sv(282) " "Verilog HDL assignment warning at DE2_115.sv(282): truncated value with size 32 to match size of target (4)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777569 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE2_115.sv(283) " "Verilog HDL assignment warning at DE2_115.sv(283): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777569 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_115.sv(285) " "Verilog HDL assignment warning at DE2_115.sv(285): truncated value with size 32 to match size of target (4)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777571 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_115.sv(286) " "Verilog HDL assignment warning at DE2_115.sv(286): truncated value with size 32 to match size of target (4)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777571 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115.sv(49) " "Output port \"AUD_DACDAT\" at DE2_115.sv(49) has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1766423777571 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115.sv(51) " "Output port \"AUD_XCK\" at DE2_115.sv(51) has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1766423777571 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_rx\"" {  } { { "IMU/DE2_115/DE2_115.sv" "u_rx" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423777577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.sv(52) " "Verilog HDL assignment warning at uart_rx.sv(52): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777580 "|DE2_115|uart_rx:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.sv(60) " "Verilog HDL assignment warning at uart_rx.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777582 "|DE2_115|uart_rx:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(67) " "Verilog HDL assignment warning at uart_rx.sv(67): truncated value with size 32 to match size of target (3)" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777582 "|DE2_115|uart_rx:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.sv(79) " "Verilog HDL assignment warning at uart_rx.sv(79): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777582 "|DE2_115|uart_rx:u_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imu_parser imu_parser:u_parser " "Elaborating entity \"imu_parser\" for hierarchy \"imu_parser:u_parser\"" {  } { { "IMU/DE2_115/DE2_115.sv" "u_parser" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423777583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_gz imu_parser.sv(29) " "Verilog HDL or VHDL warning at imu_parser.sv(29): object \"temp_gz\" assigned a value but never read" {  } { { "IMU/DE2_115/imu_parser.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/imu_parser.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1766423777592 "|DE2_115|imu_parser:u_parser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 imu_parser.sv(76) " "Verilog HDL assignment warning at imu_parser.sv(76): truncated value with size 32 to match size of target (3)" {  } { { "IMU/DE2_115/imu_parser.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/imu_parser.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777592 "|DE2_115|imu_parser:u_parser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "velocity_integrator velocity_integrator:u_integrator " "Elaborating entity \"velocity_integrator\" for hierarchy \"velocity_integrator:u_integrator\"" {  } { { "IMU/DE2_115/DE2_115.sv" "u_integrator" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423777592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 velocity_integrator.sv(71) " "Verilog HDL assignment warning at velocity_integrator.sv(71): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777598 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(75) " "Verilog HDL assignment warning at velocity_integrator.sv(75): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777598 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(76) " "Verilog HDL assignment warning at velocity_integrator.sv(76): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777598 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(77) " "Verilog HDL assignment warning at velocity_integrator.sv(77): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777598 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(78) " "Verilog HDL assignment warning at velocity_integrator.sv(78): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777598 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(79) " "Verilog HDL assignment warning at velocity_integrator.sv(79): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777598 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(80) " "Verilog HDL assignment warning at velocity_integrator.sv(80): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777598 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 velocity_integrator.sv(119) " "Verilog HDL assignment warning at velocity_integrator.sv(119): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423777605 "|DE2_115|velocity_integrator:u_integrator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7Seg HexTo7Seg:hex0 " "Elaborating entity \"HexTo7Seg\" for hierarchy \"HexTo7Seg:hex0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "hex0" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423777812 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Mod0" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 280 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423781686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Mod1" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423781686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Mod2" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 286 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423781686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Div2" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 285 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423781686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Div1" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423781686 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Div0" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 279 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423781686 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1766423781686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 280 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423781772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423781772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423781772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423781772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423781772 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 280 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423781772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423781851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423781851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423781875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423781875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423781916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423781916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423781988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423781988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 283 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423782073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782075 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 283 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423782075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_2bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 286 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423782227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782230 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 286 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423782230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 285 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423782380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782380 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 285 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423782380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 282 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423782475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782475 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 282 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423782475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 279 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423782555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423782560 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 279 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423782560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423782634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423782634 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423783320 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1766423783320 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD VCC " "Pin \"UART_TXD\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N VCC " "Pin \"OTG_CS_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N VCC " "Pin \"OTG_WR_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N VCC " "Pin \"OTG_RD_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N VCC " "Pin \"SRAM_CE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N VCC " "Pin \"SRAM_LB_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N VCC " "Pin \"SRAM_UB_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N VCC " "Pin \"FL_CE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N VCC " "Pin \"FL_OE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423784431 "|DE2_115|HSMC_TX_D_P[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1766423784431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1766423784712 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "227 " "227 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1766423787025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/output_files/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/output_files/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1766423787316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1766423787986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423787986 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "86 " "Design contains 86 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_MDIO " "No output dependent on input pin \"ENET0_MDIO\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_MDIO " "No output dependent on input pin \"ENET1_MDIO\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423788467 "|DE2_115|HSMC_RX_D_P[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1766423788467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2894 " "Implemented 2894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1766423788472 ""} { "Info" "ICUT_CUT_TM_OPINS" "248 " "Implemented 248 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1766423788472 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "141 " "Implemented 141 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1766423788472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2414 " "Implemented 2414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1766423788472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1766423788472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 385 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 385 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766423788611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 01:16:28 2025 " "Processing ended: Tue Dec 23 01:16:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766423788611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766423788611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766423788611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766423788611 ""}
