{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664373145615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664373145615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 22:52:25 2022 " "Processing started: Wed Sep 28 22:52:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664373145615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664373145615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off INPLACE_FFT -c INPLACE_FFT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off INPLACE_FFT -c INPLACE_FFT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664373145615 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664373145719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/uart_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_CONTROLLER " "Found entity 1: UART_CONTROLLER" {  } { { "UART_CONTROLLER.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/UART_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twiddlegen.v 1 1 " "Found 1 design units, including 1 entities, in source file twiddlegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Twiddlegen " "Found entity 1: Twiddlegen" {  } { { "Twiddlegen.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/Twiddlegen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrom.v 1 1 " "Found 1 design units, including 1 entities, in source file testrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTROM " "Found entity 1: TESTROM" {  } { { "TESTROM.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/TESTROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorybank.v 1 1 " "Found 1 design units, including 1 entities, in source file memorybank.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORYBANK " "Found entity 1: MEMORYBANK" {  } { { "MEMORYBANK.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/MEMORYBANK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/left_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpsub2.v 22 22 " "Found 22 design units, including 22 entities, in source file fpsub2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPSUB2_altbarrel_shift_h0e " "Found entity 1: FPSUB2_altbarrel_shift_h0e" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPSUB2_altbarrel_shift_n3g " "Found entity 2: FPSUB2_altbarrel_shift_n3g" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPSUB2_altpriority_encoder_3v7 " "Found entity 3: FPSUB2_altpriority_encoder_3v7" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPSUB2_altpriority_encoder_3e8 " "Found entity 4: FPSUB2_altpriority_encoder_3e8" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "5 FPSUB2_altpriority_encoder_6v7 " "Found entity 5: FPSUB2_altpriority_encoder_6v7" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "6 FPSUB2_altpriority_encoder_6e8 " "Found entity 6: FPSUB2_altpriority_encoder_6e8" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "7 FPSUB2_altpriority_encoder_eu8 " "Found entity 7: FPSUB2_altpriority_encoder_eu8" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "8 FPSUB2_altpriority_encoder_ed9 " "Found entity 8: FPSUB2_altpriority_encoder_ed9" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "9 FPSUB2_altpriority_encoder_pja " "Found entity 9: FPSUB2_altpriority_encoder_pja" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "10 FPSUB2_altpriority_encoder_p2b " "Found entity 10: FPSUB2_altpriority_encoder_p2b" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "11 FPSUB2_altpriority_encoder_pu8 " "Found entity 11: FPSUB2_altpriority_encoder_pu8" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "12 FPSUB2_altpriority_encoder_nh8 " "Found entity 12: FPSUB2_altpriority_encoder_nh8" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "13 FPSUB2_altpriority_encoder_qh8 " "Found entity 13: FPSUB2_altpriority_encoder_qh8" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPSUB2_altpriority_encoder_vh8 " "Found entity 14: FPSUB2_altpriority_encoder_vh8" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "15 FPSUB2_altpriority_encoder_ii9 " "Found entity 15: FPSUB2_altpriority_encoder_ii9" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "16 FPSUB2_altpriority_encoder_n28 " "Found entity 16: FPSUB2_altpriority_encoder_n28" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "17 FPSUB2_altpriority_encoder_q28 " "Found entity 17: FPSUB2_altpriority_encoder_q28" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "18 FPSUB2_altpriority_encoder_v28 " "Found entity 18: FPSUB2_altpriority_encoder_v28" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "19 FPSUB2_altpriority_encoder_i39 " "Found entity 19: FPSUB2_altpriority_encoder_i39" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 791 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "20 FPSUB2_altpriority_encoder_cna " "Found entity 20: FPSUB2_altpriority_encoder_cna" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "21 FPSUB2_altfp_add_sub_avi " "Found entity 21: FPSUB2_altfp_add_sub_avi" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""} { "Info" "ISGN_ENTITY_NAME" "22 FPSUB2 " "Found entity 22: FPSUB2" {  } { { "FPSUB2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 3285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmul2.v 2 2 " "Found 2 design units, including 2 entities, in source file fpmul2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPMUL2_altfp_mult_oon " "Found entity 1: FPMUL2_altfp_mult_oon" {  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145795 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPMUL2 " "Found entity 2: FPMUL2" {  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadd2.v 22 22 " "Found 22 design units, including 22 entities, in source file fpadd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPADD2_altbarrel_shift_h0e " "Found entity 1: FPADD2_altbarrel_shift_h0e" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPADD2_altbarrel_shift_n3g " "Found entity 2: FPADD2_altbarrel_shift_n3g" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPADD2_altpriority_encoder_3v7 " "Found entity 3: FPADD2_altpriority_encoder_3v7" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPADD2_altpriority_encoder_3e8 " "Found entity 4: FPADD2_altpriority_encoder_3e8" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "5 FPADD2_altpriority_encoder_6v7 " "Found entity 5: FPADD2_altpriority_encoder_6v7" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "6 FPADD2_altpriority_encoder_6e8 " "Found entity 6: FPADD2_altpriority_encoder_6e8" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "7 FPADD2_altpriority_encoder_eu8 " "Found entity 7: FPADD2_altpriority_encoder_eu8" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "8 FPADD2_altpriority_encoder_ed9 " "Found entity 8: FPADD2_altpriority_encoder_ed9" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "9 FPADD2_altpriority_encoder_pja " "Found entity 9: FPADD2_altpriority_encoder_pja" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "10 FPADD2_altpriority_encoder_p2b " "Found entity 10: FPADD2_altpriority_encoder_p2b" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "11 FPADD2_altpriority_encoder_pu8 " "Found entity 11: FPADD2_altpriority_encoder_pu8" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "12 FPADD2_altpriority_encoder_nh8 " "Found entity 12: FPADD2_altpriority_encoder_nh8" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "13 FPADD2_altpriority_encoder_qh8 " "Found entity 13: FPADD2_altpriority_encoder_qh8" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPADD2_altpriority_encoder_vh8 " "Found entity 14: FPADD2_altpriority_encoder_vh8" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "15 FPADD2_altpriority_encoder_ii9 " "Found entity 15: FPADD2_altpriority_encoder_ii9" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "16 FPADD2_altpriority_encoder_n28 " "Found entity 16: FPADD2_altpriority_encoder_n28" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "17 FPADD2_altpriority_encoder_q28 " "Found entity 17: FPADD2_altpriority_encoder_q28" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "18 FPADD2_altpriority_encoder_v28 " "Found entity 18: FPADD2_altpriority_encoder_v28" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "19 FPADD2_altpriority_encoder_i39 " "Found entity 19: FPADD2_altpriority_encoder_i39" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 791 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "20 FPADD2_altpriority_encoder_cna " "Found entity 20: FPADD2_altpriority_encoder_cna" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "21 FPADD2_altfp_add_sub_9ui " "Found entity 21: FPADD2_altfp_add_sub_9ui" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""} { "Info" "ISGN_ENTITY_NAME" "22 FPADD2 " "Found entity 22: FPADD2" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 3285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "find_data.v 1 1 " "Found 1 design units, including 1 entities, in source file find_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Find_Data " "Found entity 1: Find_Data" {  } { { "Find_Data.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/Find_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_CONTROLER " "Found entity 1: FFT_CONTROLER" {  } { { "FFT_CONTROLLER.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponentgen.v 1 1 " "Found 1 design units, including 1 entities, in source file exponentgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exponentgen " "Found entity 1: Exponentgen" {  } { { "Exponentgen.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/Exponentgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwmux.v 1 1 " "Found 1 design units, including 1 entities, in source file bwmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bwMUX " "Found entity 1: bwMUX" {  } { { "bwMUX.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/bwMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/butterfly.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitreverse.v 1 1 " "Found 1 design units, including 1 entities, in source file bitreverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitReverse " "Found entity 1: bitReverse" {  } { { "bitReverse.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/bitReverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/barrel_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_init.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_INIT " "Found entity 1: BANK_INIT" {  } { { "BANK_INIT.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/BANK_INIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrgen_element.v 1 1 " "Found 1 design units, including 1 entities, in source file addrgen_element.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRgen_element " "Found entity 1: ADDRgen_element" {  } { { "ADDRgen_element.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrgen.v 1 1 " "Found 1 design units, including 1 entities, in source file addrgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRgen " "Found entity 1: ADDRgen" {  } { { "ADDRgen.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373145828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373145828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664373145849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TESTROM TESTROM:unit_TESTROM " "Elaborating entity \"TESTROM\" for hierarchy \"TESTROM:unit_TESTROM\"" {  } { { "TOP.v" "unit_TESTROM" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/TOP.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373145856 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 TESTROM.v(9) " "Net \"mem.data_a\" at TESTROM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "TESTROM.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/TESTROM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1664373145864 "|TOP|TESTROM:unit_TESTROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 TESTROM.v(9) " "Net \"mem.waddr_a\" at TESTROM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "TESTROM.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/TESTROM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1664373145864 "|TOP|TESTROM:unit_TESTROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 TESTROM.v(9) " "Net \"mem.we_a\" at TESTROM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "TESTROM.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/TESTROM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1664373145864 "|TOP|TESTROM:unit_TESTROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CONTROLLER UART_CONTROLLER:unit_UART_CONTROLLER " "Elaborating entity \"UART_CONTROLLER\" for hierarchy \"UART_CONTROLLER:unit_UART_CONTROLLER\"" {  } { { "TOP.v" "unit_UART_CONTROLLER" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/TOP.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373145868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx UART_CONTROLLER:unit_UART_CONTROLLER\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"UART_CONTROLLER:unit_UART_CONTROLLER\|uart_rx:uart_rx\"" {  } { { "UART_CONTROLLER.v" "uart_rx" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/UART_CONTROLLER.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373145879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx UART_CONTROLLER:unit_UART_CONTROLLER\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"UART_CONTROLLER:unit_UART_CONTROLLER\|uart_tx:uart_tx\"" {  } { { "UART_CONTROLLER.v" "uart_tx" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/UART_CONTROLLER.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373145885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_CONTROLER FFT_CONTROLER:unit_FFT_CONTROLLER " "Elaborating entity \"FFT_CONTROLER\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\"" {  } { { "TOP.v" "unit_FFT_CONTROLLER" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/TOP.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373145891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FFT_CONTROLLER.v(331) " "Verilog HDL assignment warning at FFT_CONTROLLER.v(331): truncated value with size 32 to match size of target (6)" {  } { { "FFT_CONTROLLER.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373145894 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FFT_CONTROLLER.v(376) " "Verilog HDL assignment warning at FFT_CONTROLLER.v(376): truncated value with size 32 to match size of target (10)" {  } { { "FFT_CONTROLLER.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373145894 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORYBANK FFT_CONTROLER:unit_FFT_CONTROLLER\|MEMORYBANK:unit_m0 " "Elaborating entity \"MEMORYBANK\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|MEMORYBANK:unit_m0\"" {  } { { "FFT_CONTROLLER.v" "unit_m0" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373145941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_INIT FFT_CONTROLER:unit_FFT_CONTROLLER\|BANK_INIT:unit_BI " "Elaborating entity \"BANK_INIT\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|BANK_INIT:unit_BI\"" {  } { { "FFT_CONTROLLER.v" "unit_BI" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373145992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly " "Elaborating entity \"butterfly\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\"" {  } { { "FFT_CONTROLLER.v" "unit_butterfly" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1 " "Elaborating entity \"FPADD2\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\"" {  } { { "butterfly.v" "unit_add1" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/butterfly.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altfp_add_sub_9ui FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component " "Elaborating entity \"FPADD2_altfp_add_sub_9ui\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\"" {  } { { "FPADD2.v" "FPADD2_altfp_add_sub_9ui_component" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 3303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altbarrel_shift_h0e FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"FPADD2_altbarrel_shift_h0e\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "FPADD2.v" "lbarrel_shift" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altbarrel_shift_n3g FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altbarrel_shift_n3g:rbarrel_shift " "Elaborating entity \"FPADD2_altbarrel_shift_n3g\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altbarrel_shift_n3g:rbarrel_shift\"" {  } { { "FPADD2.v" "rbarrel_shift" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_pu8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt " "Elaborating entity \"FPADD2_altpriority_encoder_pu8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\"" {  } { { "FPADD2.v" "leading_zeroes_cnt" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_pja FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10 " "Elaborating entity \"FPADD2_altpriority_encoder_pja\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\"" {  } { { "FPADD2.v" "altpriority_encoder10" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_eu8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12 " "Elaborating entity \"FPADD2_altpriority_encoder_eu8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12\"" {  } { { "FPADD2.v" "altpriority_encoder12" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_6v7 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12\|FPADD2_altpriority_encoder_6v7:altpriority_encoder14 " "Elaborating entity \"FPADD2_altpriority_encoder_6v7\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12\|FPADD2_altpriority_encoder_6v7:altpriority_encoder14\"" {  } { { "FPADD2.v" "altpriority_encoder14" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_3v7 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12\|FPADD2_altpriority_encoder_6v7:altpriority_encoder14\|FPADD2_altpriority_encoder_3v7:altpriority_encoder16 " "Elaborating entity \"FPADD2_altpriority_encoder_3v7\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12\|FPADD2_altpriority_encoder_6v7:altpriority_encoder14\|FPADD2_altpriority_encoder_3v7:altpriority_encoder16\"" {  } { { "FPADD2.v" "altpriority_encoder16" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_3e8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12\|FPADD2_altpriority_encoder_6v7:altpriority_encoder14\|FPADD2_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"FPADD2_altpriority_encoder_3e8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12\|FPADD2_altpriority_encoder_6v7:altpriority_encoder14\|FPADD2_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "FPADD2.v" "altpriority_encoder17" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_6e8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12\|FPADD2_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"FPADD2_altpriority_encoder_6e8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_eu8:altpriority_encoder12\|FPADD2_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "FPADD2.v" "altpriority_encoder15" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_ed9 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_ed9:altpriority_encoder13 " "Elaborating entity \"FPADD2_altpriority_encoder_ed9\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_pja:altpriority_encoder10\|FPADD2_altpriority_encoder_ed9:altpriority_encoder13\"" {  } { { "FPADD2.v" "altpriority_encoder13" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_p2b FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_p2b:altpriority_encoder11 " "Elaborating entity \"FPADD2_altpriority_encoder_p2b\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPADD2_altpriority_encoder_p2b:altpriority_encoder11\"" {  } { { "FPADD2.v" "altpriority_encoder11" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_cna FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"FPADD2_altpriority_encoder_cna\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "FPADD2.v" "trailing_zeros_cnt" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_ii9 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_ii9:altpriority_encoder24 " "Elaborating entity \"FPADD2_altpriority_encoder_ii9\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_ii9:altpriority_encoder24\"" {  } { { "FPADD2.v" "altpriority_encoder24" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_vh8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_ii9:altpriority_encoder24\|FPADD2_altpriority_encoder_vh8:altpriority_encoder26 " "Elaborating entity \"FPADD2_altpriority_encoder_vh8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_ii9:altpriority_encoder24\|FPADD2_altpriority_encoder_vh8:altpriority_encoder26\"" {  } { { "FPADD2.v" "altpriority_encoder26" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_qh8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_ii9:altpriority_encoder24\|FPADD2_altpriority_encoder_vh8:altpriority_encoder26\|FPADD2_altpriority_encoder_qh8:altpriority_encoder28 " "Elaborating entity \"FPADD2_altpriority_encoder_qh8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_ii9:altpriority_encoder24\|FPADD2_altpriority_encoder_vh8:altpriority_encoder26\|FPADD2_altpriority_encoder_qh8:altpriority_encoder28\"" {  } { { "FPADD2.v" "altpriority_encoder28" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_nh8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_ii9:altpriority_encoder24\|FPADD2_altpriority_encoder_vh8:altpriority_encoder26\|FPADD2_altpriority_encoder_qh8:altpriority_encoder28\|FPADD2_altpriority_encoder_nh8:altpriority_encoder30 " "Elaborating entity \"FPADD2_altpriority_encoder_nh8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_ii9:altpriority_encoder24\|FPADD2_altpriority_encoder_vh8:altpriority_encoder26\|FPADD2_altpriority_encoder_qh8:altpriority_encoder28\|FPADD2_altpriority_encoder_nh8:altpriority_encoder30\"" {  } { { "FPADD2.v" "altpriority_encoder30" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_i39 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_i39:altpriority_encoder25 " "Elaborating entity \"FPADD2_altpriority_encoder_i39\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_i39:altpriority_encoder25\"" {  } { { "FPADD2.v" "altpriority_encoder25" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_v28 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_i39:altpriority_encoder25\|FPADD2_altpriority_encoder_v28:altpriority_encoder33 " "Elaborating entity \"FPADD2_altpriority_encoder_v28\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_i39:altpriority_encoder25\|FPADD2_altpriority_encoder_v28:altpriority_encoder33\"" {  } { { "FPADD2.v" "altpriority_encoder33" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_q28 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_i39:altpriority_encoder25\|FPADD2_altpriority_encoder_v28:altpriority_encoder33\|FPADD2_altpriority_encoder_q28:altpriority_encoder35 " "Elaborating entity \"FPADD2_altpriority_encoder_q28\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_i39:altpriority_encoder25\|FPADD2_altpriority_encoder_v28:altpriority_encoder33\|FPADD2_altpriority_encoder_q28:altpriority_encoder35\"" {  } { { "FPADD2.v" "altpriority_encoder35" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPADD2_altpriority_encoder_n28 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_i39:altpriority_encoder25\|FPADD2_altpriority_encoder_v28:altpriority_encoder33\|FPADD2_altpriority_encoder_q28:altpriority_encoder35\|FPADD2_altpriority_encoder_n28:altpriority_encoder37 " "Elaborating entity \"FPADD2_altpriority_encoder_n28\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|FPADD2_altpriority_encoder_cna:trailing_zeros_cnt\|FPADD2_altpriority_encoder_i39:altpriority_encoder25\|FPADD2_altpriority_encoder_v28:altpriority_encoder33\|FPADD2_altpriority_encoder_q28:altpriority_encoder35\|FPADD2_altpriority_encoder_n28:altpriority_encoder37\"" {  } { { "FPADD2.v" "altpriority_encoder37" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub1\"" {  } { { "FPADD2.v" "add_sub1" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub1\"" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146220 ""}  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mj " "Found entity 1: add_sub_3mj" {  } { { "db/add_sub_3mj.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_3mj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373146247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373146247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mj FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub1\|add_sub_3mj:auto_generated " "Elaborating entity \"add_sub_3mj\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub1\|add_sub_3mj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub3\"" {  } { { "FPADD2.v" "add_sub3" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub3\"" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2605 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146259 ""}  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2605 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lre.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lre " "Found entity 1: add_sub_lre" {  } { { "db/add_sub_lre.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_lre.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373146286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373146286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lre FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated " "Elaborating entity \"add_sub_lre\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub4\"" {  } { { "FPADD2.v" "add_sub4" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub4\"" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2622 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146298 ""}  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2622 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dvi " "Found entity 1: add_sub_dvi" {  } { { "db/add_sub_dvi.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_dvi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373146325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373146325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dvi FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub4\|add_sub_dvi:auto_generated " "Elaborating entity \"add_sub_dvi\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub4\|add_sub_dvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub6\"" {  } { { "FPADD2.v" "add_sub6" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub6\"" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2666 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146340 ""}  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2666 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqe " "Found entity 1: add_sub_nqe" {  } { { "db/add_sub_nqe.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_nqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373146366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373146366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqe FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub6\|add_sub_nqe:auto_generated " "Elaborating entity \"add_sub_nqe\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub6\|add_sub_nqe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub7\"" {  } { { "FPADD2.v" "add_sub7" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub7\"" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2691 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146375 ""}  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2691 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lj " "Found entity 1: add_sub_2lj" {  } { { "db/add_sub_2lj.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_2lj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373146401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373146401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lj FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub7\|add_sub_2lj:auto_generated " "Elaborating entity \"add_sub_2lj\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub7\|add_sub_2lj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub8\"" {  } { { "FPADD2.v" "add_sub8" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub8\"" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146412 ""}  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hmj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hmj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hmj " "Found entity 1: add_sub_hmj" {  } { { "db/add_sub_hmj.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_hmj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373146439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373146439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hmj FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub8\|add_sub_hmj:auto_generated " "Elaborating entity \"add_sub_hmj\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_add_sub:add_sub8\|add_sub_hmj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "FPADD2.v" "trailing_zeros_limit_comparator" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2771 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146457 ""}  } { { "FPADD2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPADD2.v" 2771 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_aag " "Found entity 1: cmpr_aag" {  } { { "db/cmpr_aag.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/cmpr_aag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373146484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373146484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_aag FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated " "Elaborating entity \"cmpr_aag\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPADD2:unit_add1\|FPADD2_altfp_add_sub_9ui:FPADD2_altfp_add_sub_9ui_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1 " "Elaborating entity \"FPSUB2\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\"" {  } { { "butterfly.v" "unit_sub1" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/butterfly.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altfp_add_sub_avi FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component " "Elaborating entity \"FPSUB2_altfp_add_sub_avi\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\"" {  } { { "FPSUB2.v" "FPSUB2_altfp_add_sub_avi_component" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 3303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altbarrel_shift_h0e FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"FPSUB2_altbarrel_shift_h0e\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "FPSUB2.v" "lbarrel_shift" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altbarrel_shift_n3g FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altbarrel_shift_n3g:rbarrel_shift " "Elaborating entity \"FPSUB2_altbarrel_shift_n3g\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altbarrel_shift_n3g:rbarrel_shift\"" {  } { { "FPSUB2.v" "rbarrel_shift" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_pu8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt " "Elaborating entity \"FPSUB2_altpriority_encoder_pu8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\"" {  } { { "FPSUB2.v" "leading_zeroes_cnt" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_pja FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10 " "Elaborating entity \"FPSUB2_altpriority_encoder_pja\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\"" {  } { { "FPSUB2.v" "altpriority_encoder10" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_eu8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12 " "Elaborating entity \"FPSUB2_altpriority_encoder_eu8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12\"" {  } { { "FPSUB2.v" "altpriority_encoder12" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_6v7 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12\|FPSUB2_altpriority_encoder_6v7:altpriority_encoder14 " "Elaborating entity \"FPSUB2_altpriority_encoder_6v7\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12\|FPSUB2_altpriority_encoder_6v7:altpriority_encoder14\"" {  } { { "FPSUB2.v" "altpriority_encoder14" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_3v7 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12\|FPSUB2_altpriority_encoder_6v7:altpriority_encoder14\|FPSUB2_altpriority_encoder_3v7:altpriority_encoder16 " "Elaborating entity \"FPSUB2_altpriority_encoder_3v7\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12\|FPSUB2_altpriority_encoder_6v7:altpriority_encoder14\|FPSUB2_altpriority_encoder_3v7:altpriority_encoder16\"" {  } { { "FPSUB2.v" "altpriority_encoder16" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_3e8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12\|FPSUB2_altpriority_encoder_6v7:altpriority_encoder14\|FPSUB2_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"FPSUB2_altpriority_encoder_3e8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12\|FPSUB2_altpriority_encoder_6v7:altpriority_encoder14\|FPSUB2_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "FPSUB2.v" "altpriority_encoder17" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_6e8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12\|FPSUB2_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"FPSUB2_altpriority_encoder_6e8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_eu8:altpriority_encoder12\|FPSUB2_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "FPSUB2.v" "altpriority_encoder15" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_ed9 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_ed9:altpriority_encoder13 " "Elaborating entity \"FPSUB2_altpriority_encoder_ed9\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_pja:altpriority_encoder10\|FPSUB2_altpriority_encoder_ed9:altpriority_encoder13\"" {  } { { "FPSUB2.v" "altpriority_encoder13" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_p2b FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_p2b:altpriority_encoder11 " "Elaborating entity \"FPSUB2_altpriority_encoder_p2b\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_pu8:leading_zeroes_cnt\|FPSUB2_altpriority_encoder_p2b:altpriority_encoder11\"" {  } { { "FPSUB2.v" "altpriority_encoder11" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_cna FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"FPSUB2_altpriority_encoder_cna\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "FPSUB2.v" "trailing_zeros_cnt" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_ii9 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_ii9:altpriority_encoder24 " "Elaborating entity \"FPSUB2_altpriority_encoder_ii9\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_ii9:altpriority_encoder24\"" {  } { { "FPSUB2.v" "altpriority_encoder24" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_vh8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_ii9:altpriority_encoder24\|FPSUB2_altpriority_encoder_vh8:altpriority_encoder26 " "Elaborating entity \"FPSUB2_altpriority_encoder_vh8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_ii9:altpriority_encoder24\|FPSUB2_altpriority_encoder_vh8:altpriority_encoder26\"" {  } { { "FPSUB2.v" "altpriority_encoder26" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_qh8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_ii9:altpriority_encoder24\|FPSUB2_altpriority_encoder_vh8:altpriority_encoder26\|FPSUB2_altpriority_encoder_qh8:altpriority_encoder28 " "Elaborating entity \"FPSUB2_altpriority_encoder_qh8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_ii9:altpriority_encoder24\|FPSUB2_altpriority_encoder_vh8:altpriority_encoder26\|FPSUB2_altpriority_encoder_qh8:altpriority_encoder28\"" {  } { { "FPSUB2.v" "altpriority_encoder28" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_nh8 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_ii9:altpriority_encoder24\|FPSUB2_altpriority_encoder_vh8:altpriority_encoder26\|FPSUB2_altpriority_encoder_qh8:altpriority_encoder28\|FPSUB2_altpriority_encoder_nh8:altpriority_encoder30 " "Elaborating entity \"FPSUB2_altpriority_encoder_nh8\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_ii9:altpriority_encoder24\|FPSUB2_altpriority_encoder_vh8:altpriority_encoder26\|FPSUB2_altpriority_encoder_qh8:altpriority_encoder28\|FPSUB2_altpriority_encoder_nh8:altpriority_encoder30\"" {  } { { "FPSUB2.v" "altpriority_encoder30" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_i39 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_i39:altpriority_encoder25 " "Elaborating entity \"FPSUB2_altpriority_encoder_i39\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_i39:altpriority_encoder25\"" {  } { { "FPSUB2.v" "altpriority_encoder25" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_v28 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_i39:altpriority_encoder25\|FPSUB2_altpriority_encoder_v28:altpriority_encoder33 " "Elaborating entity \"FPSUB2_altpriority_encoder_v28\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_i39:altpriority_encoder25\|FPSUB2_altpriority_encoder_v28:altpriority_encoder33\"" {  } { { "FPSUB2.v" "altpriority_encoder33" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_q28 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_i39:altpriority_encoder25\|FPSUB2_altpriority_encoder_v28:altpriority_encoder33\|FPSUB2_altpriority_encoder_q28:altpriority_encoder35 " "Elaborating entity \"FPSUB2_altpriority_encoder_q28\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_i39:altpriority_encoder25\|FPSUB2_altpriority_encoder_v28:altpriority_encoder33\|FPSUB2_altpriority_encoder_q28:altpriority_encoder35\"" {  } { { "FPSUB2.v" "altpriority_encoder35" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSUB2_altpriority_encoder_n28 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_i39:altpriority_encoder25\|FPSUB2_altpriority_encoder_v28:altpriority_encoder33\|FPSUB2_altpriority_encoder_q28:altpriority_encoder35\|FPSUB2_altpriority_encoder_n28:altpriority_encoder37 " "Elaborating entity \"FPSUB2_altpriority_encoder_n28\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPSUB2:unit_sub1\|FPSUB2_altfp_add_sub_avi:FPSUB2_altfp_add_sub_avi_component\|FPSUB2_altpriority_encoder_cna:trailing_zeros_cnt\|FPSUB2_altpriority_encoder_i39:altpriority_encoder25\|FPSUB2_altpriority_encoder_v28:altpriority_encoder33\|FPSUB2_altpriority_encoder_q28:altpriority_encoder35\|FPSUB2_altpriority_encoder_n28:altpriority_encoder37\"" {  } { { "FPSUB2.v" "altpriority_encoder37" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPSUB2.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMUL2 FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1 " "Elaborating entity \"FPMUL2\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\"" {  } { { "butterfly.v" "unit_mul1" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/butterfly.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMUL2_altfp_mult_oon FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component " "Elaborating entity \"FPMUL2_altfp_mult_oon\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\"" {  } { { "FPMUL2.v" "FPMUL2_altfp_mult_oon_component" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_add_adder\"" {  } { { "FPMUL2.v" "exp_add_adder" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_add_adder\"" {  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 670 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146927 ""}  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 670 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ce " "Found entity 1: add_sub_6ce" {  } { { "db/add_sub_6ce.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_6ce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373146953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373146953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ce FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_add_adder\|add_sub_6ce:auto_generated " "Elaborating entity \"add_sub_6ce\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_add_adder\|add_sub_6ce:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "FPMUL2.v" "exp_adj_adder" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146962 ""}  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3c " "Found entity 1: add_sub_r3c" {  } { { "db/add_sub_r3c.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_r3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373146988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373146988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r3c FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_adj_adder\|add_sub_r3c:auto_generated " "Elaborating entity \"add_sub_r3c\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_adj_adder\|add_sub_r3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "FPMUL2.v" "exp_bias_subtr" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373146997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373146997 ""}  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373146997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373147024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373147024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:man_round_adder\"" {  } { { "FPMUL2.v" "man_round_adder" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:man_round_adder\"" {  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 744 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373147032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147032 ""}  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 744 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373147032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pb " "Found entity 1: add_sub_7pb" {  } { { "db/add_sub_7pb.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/add_sub_7pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373147058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373147058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pb FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated " "Elaborating entity \"add_sub_7pb\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_mult:man_product2_mult\"" {  } { { "FPMUL2.v" "man_product2_mult" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_mult:man_product2_mult\"" {  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 765 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664373147092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147092 ""}  } { { "FPMUL2.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FPMUL2.v" 765 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664373147092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mfs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mfs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mfs " "Found entity 1: mult_mfs" {  } { { "db/mult_mfs.tdf" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/db/mult_mfs.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664373147121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664373147121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mfs FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_mult:man_product2_mult\|mult_mfs:auto_generated " "Elaborating entity \"mult_mfs\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|butterfly:unit_butterfly\|FPMUL2:unit_mul1\|FPMUL2_altfp_mult_oon:FPMUL2_altfp_mult_oon_component\|lpm_mult:man_product2_mult\|mult_mfs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Twiddlegen FFT_CONTROLER:unit_FFT_CONTROLLER\|Twiddlegen:unit_Twiddlegen " "Elaborating entity \"Twiddlegen\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|Twiddlegen:unit_Twiddlegen\"" {  } { { "FFT_CONTROLLER.v" "unit_Twiddlegen" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRgen FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen " "Elaborating entity \"ADDRgen\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\"" {  } { { "FFT_CONTROLLER.v" "unit_ADDRgen" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADDRgen.v(84) " "Verilog HDL assignment warning at ADDRgen.v(84): truncated value with size 32 to match size of target (4)" {  } { { "ADDRgen.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147393 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADDRgen.v(87) " "Verilog HDL assignment warning at ADDRgen.v(87): truncated value with size 32 to match size of target (4)" {  } { { "ADDRgen.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147393 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRgen_element FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a0 " "Elaborating entity \"ADDRgen_element\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a0\"" {  } { { "ADDRgen.v" "ADDRgen_element_a0" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADDRgen_element.v(18) " "Verilog HDL assignment warning at ADDRgen_element.v(18): truncated value with size 32 to match size of target (1)" {  } { { "ADDRgen_element.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147397 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen|ADDRgen_element:ADDRgen_element_a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADDRgen_element.v(19) " "Verilog HDL assignment warning at ADDRgen_element.v(19): truncated value with size 32 to match size of target (1)" {  } { { "ADDRgen_element.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147397 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen|ADDRgen_element:ADDRgen_element_a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a0\|barrel_shifter:u_barrel_shifter " "Elaborating entity \"barrel_shifter\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a0\|barrel_shifter:u_barrel_shifter\"" {  } { { "ADDRgen_element.v" "u_barrel_shifter" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bwMUX FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a0\|bwMUX:bMUX " "Elaborating entity \"bwMUX\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a0\|bwMUX:bMUX\"" {  } { { "ADDRgen_element.v" "bMUX" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRgen_element FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a1 " "Elaborating entity \"ADDRgen_element\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a1\"" {  } { { "ADDRgen.v" "ADDRgen_element_a1" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADDRgen_element.v(18) " "Verilog HDL assignment warning at ADDRgen_element.v(18): truncated value with size 32 to match size of target (1)" {  } { { "ADDRgen_element.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147408 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen|ADDRgen_element:ADDRgen_element_a1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADDRgen_element.v(19) " "Verilog HDL assignment warning at ADDRgen_element.v(19): truncated value with size 32 to match size of target (1)" {  } { { "ADDRgen_element.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147408 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen|ADDRgen_element:ADDRgen_element_a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRgen_element FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a2 " "Elaborating entity \"ADDRgen_element\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a2\"" {  } { { "ADDRgen.v" "ADDRgen_element_a2" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADDRgen_element.v(18) " "Verilog HDL assignment warning at ADDRgen_element.v(18): truncated value with size 32 to match size of target (1)" {  } { { "ADDRgen_element.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147413 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen|ADDRgen_element:ADDRgen_element_a2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADDRgen_element.v(19) " "Verilog HDL assignment warning at ADDRgen_element.v(19): truncated value with size 32 to match size of target (1)" {  } { { "ADDRgen_element.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147413 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen|ADDRgen_element:ADDRgen_element_a2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRgen_element FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a3 " "Elaborating entity \"ADDRgen_element\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|ADDRgen:unit_ADDRgen\|ADDRgen_element:ADDRgen_element_a3\"" {  } { { "ADDRgen.v" "ADDRgen_element_a3" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADDRgen_element.v(18) " "Verilog HDL assignment warning at ADDRgen_element.v(18): truncated value with size 32 to match size of target (1)" {  } { { "ADDRgen_element.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147418 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen|ADDRgen_element:ADDRgen_element_a3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADDRgen_element.v(19) " "Verilog HDL assignment warning at ADDRgen_element.v(19): truncated value with size 32 to match size of target (1)" {  } { { "ADDRgen_element.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/ADDRgen_element.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147419 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|ADDRgen:unit_ADDRgen|ADDRgen_element:ADDRgen_element_a3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exponentgen FFT_CONTROLER:unit_FFT_CONTROLLER\|Exponentgen:unit_Exponentgen " "Elaborating entity \"Exponentgen\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|Exponentgen:unit_Exponentgen\"" {  } { { "FFT_CONTROLLER.v" "unit_Exponentgen" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Exponentgen.v(52) " "Verilog HDL assignment warning at Exponentgen.v(52): truncated value with size 32 to match size of target (4)" {  } { { "Exponentgen.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/Exponentgen.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147425 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|Exponentgen:unit_Exponentgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Exponentgen.v(55) " "Verilog HDL assignment warning at Exponentgen.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Exponentgen.v" "" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/Exponentgen.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664373147425 "|TOP|FFT_CONTROLER:unit_FFT_CONTROLLER|Exponentgen:unit_Exponentgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift FFT_CONTROLER:unit_FFT_CONTROLLER\|Exponentgen:unit_Exponentgen\|left_shift:left_shifter " "Elaborating entity \"left_shift\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|Exponentgen:unit_Exponentgen\|left_shift:left_shifter\"" {  } { { "Exponentgen.v" "left_shifter" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/Exponentgen.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Find_Data FFT_CONTROLER:unit_FFT_CONTROLLER\|Find_Data:unit_FD " "Elaborating entity \"Find_Data\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|Find_Data:unit_FD\"" {  } { { "FFT_CONTROLLER.v" "unit_FD" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/FFT_CONTROLLER.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitReverse FFT_CONTROLER:unit_FFT_CONTROLLER\|Find_Data:unit_FD\|bitReverse:Unit_bitReverse " "Elaborating entity \"bitReverse\" for hierarchy \"FFT_CONTROLER:unit_FFT_CONTROLLER\|Find_Data:unit_FD\|bitReverse:Unit_bitReverse\"" {  } { { "Find_Data.v" "Unit_bitReverse" { Text "C:/PROJECT/FFT/STFT/SRC/Verilog/INPLACE_FFT/Find_Data.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664373147436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664373148291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 22:52:28 2022 " "Processing ended: Wed Sep 28 22:52:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664373148291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664373148291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664373148291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664373148291 ""}
