Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov  5 11:41:01 2025
| Host         : user running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file loam_system_wrapper_control_sets_placed.rpt
| Design       : loam_system_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1025 |
|    Minimum number of control sets                        |   979 |
|    Addition due to synthesis replication                 |     7 |
|    Addition due to physical synthesis replication        |    39 |
| Unused register locations in slices containing registers |  1250 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1025 |
| >= 0 to < 4        |   288 |
| >= 4 to < 6        |   155 |
| >= 6 to < 8        |    58 |
| >= 8 to < 10       |    81 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    56 |
| >= 14 to < 16      |    19 |
| >= 16              |   340 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1150 |          440 |
| No           | No                    | Yes                    |              96 |           32 |
| No           | Yes                   | No                     |            1371 |          634 |
| Yes          | No                    | No                     |           31533 |         3871 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6892 |         1302 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                                                                   Enable Signal                                                                                                                                                   |                                                                                                                                                  Set/Reset Signal                                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                        | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_0                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_reg[3]_rep__10_n_2                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage4                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.sig_rxd_rd_data[32]_i_1_n_0                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                             | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                             | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage4_repN_6                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage4_repN_8                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN_10                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN_7                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                             | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                                | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                         | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                        | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                                                                                                                                     | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.sig_rxd_rd_data[32]_i_1_n_0                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/s_axi_bresp_i                                                                                                                                                                                                                                    | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                      | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/areset_reg                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/control_s_axi_U/int_ier10_out                                                                                                                                                                                                                                           | loam_system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/fifoaddr                                                                                                                                                                 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                      | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                  | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                                                                              | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                       | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                        |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                       | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                     | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                      | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_clr                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                    | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                     |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                         |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/fifo_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/gen_wsplitter.accum_bresp                                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_0[0]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state_reg[m_valid_i]_0                                                                                                                                                                                         | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_2[0]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1025]_0                                                                                                                                                                                         | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1025]_1                                                                                                                                                                                         | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_1[0]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/fifo_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                    | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_last_r0                                                                                                                                                                                                                        | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                                                                              | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/b_reg/s_axi_bresp_i                                                                                                                                                                                                                                    | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_1                                                                                      |                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                      | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                     |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                     | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[0]_1[0]                                                                                                                                                                                                     | loam_system_i/axi_dma_surf/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                        | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                       |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/fifoaddr                                                                                                                                                                 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                                                                              | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                                                            | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                                                               | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                     | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_last_r0                                                                                                                                                                                                                          | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rresp_i[1]_i_1_n_0                                                                                                                                                                                       | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                               | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                            |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/E[0]                                                                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                                                                              | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                      | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                                                                 |                1 |              2 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_pipelined.state                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_pipelined.state                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_pipelined.state                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                                                                                                       | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/b_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_reg[3]_rep__7_n_2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                                                                        | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                                                  | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                                                                 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                        | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                                                                              | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                   |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                                                                                                                                     | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                                                                              | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                                                                 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_2[0]                                                                                                                                                        | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state                                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                     |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1][0]                                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_1[0]                                                                                                                                                        | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_0[0]                                                                                                                                                        | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/b_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                       | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                      |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                                               | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                                                  | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                    | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                                                                              | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                                                                                                            | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                       | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_1[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                       |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                                |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                 |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state_reg[m_valid_i]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state                                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                       | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                     | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state                                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                     | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                     | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                       | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[4]_i_1_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/fifo_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                                                                              | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                                                                          |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                                                                          |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                                                                                                                             | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/i___0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__17_n_0                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__18_n_0                                                                                                                                                                                 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                                                                                                                                                 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                                                                                                     |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                                                                              | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                                                       |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                                                       |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__14_n_0                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                               | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                                   |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                                                                                                                                                          |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_reg_0                                                                                                                                                                                                                                               | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SS[0]                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                             | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                                                                               | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                               | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                                  |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_1[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_0[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                                | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__9_n_0                                                                                                                                                               | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                  | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[19]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                                                         | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                        | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                                                                     | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                                                       |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                               |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/SR[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                       | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                              | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                                |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0_repN_3                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN_5                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                               | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                        | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state_reg[2]_0[1]                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                                                                                                     |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                                                                                                       |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                          | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                                |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/Q[1]                                                                                                                                                                     | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                                | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                       | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                      | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__15_n_0                                                                                                                                                              | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__19_n_0                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_reg[3]_rep__2_n_2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[19]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                                                        | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[9]_i_1_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                               | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                                |                3 |              5 |         1.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              5 |         1.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                                                 |                2 |              5 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/FSM_onehot_gen_endpoint.r_state_reg[0][0]                                                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                2 |              5 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              5 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[11]_i_1_n_0                                                                                                                                                                                            | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                3 |              5 |         1.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                                              | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg_0[0]                                                                           | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_mmap_rst_reg_n_reg                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/E[0]                                                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                3 |              5 |         1.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                            | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[4]_i_1_n_0                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[9]_i_1_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[11]_i_1_n_0                                                                                                                                                                                          | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                                                                           | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                    | loam_system_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                   | loam_system_i/exact_loam_feature_e_0/inst/control_s_axi_U/rdata[9]_i_1_n_2                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                          | loam_system_i/corner_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.sr_axi_awlen_d[5]_i_1_n_0                                                                                                                                                                               |                3 |              6 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                            | loam_system_i/surf_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                                             |                1 |              6 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                     | loam_system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                       | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                             |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                  | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                             |                3 |              6 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                       | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                          |                3 |              6 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                                          |                1 |              6 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                       | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                             |                3 |              7 |         2.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                | loam_system_i/axi_dma_surf/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                         | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                       | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                             | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                |                1 |              8 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                                                     |                1 |              8 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                                                                                                                               | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                    | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                                | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                   |                1 |              8 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                             | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                             | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb              | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]    | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                       | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                1 |              8 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                                                                               | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                           | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                                               | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                                                  |                1 |              8 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                                                                                                                               | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                                             | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage5_repN_5                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage2_repN                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                                               | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                                               | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[8]_i_1_n_0                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                                               | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                       | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                        | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                5 |              9 |         1.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                7 |              9 |         1.29 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                             |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                  | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                         | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                       | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                          | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[8]_i_1_n_0                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                                               | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/regslice_both_point_stream_in_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                                             | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_READ_POINTS_fu_106/flow_control_loop_pipe_sequential_init_U/grp_exact_loam_feature_extraction_Pipeline_READ_POINTS_fu_106_ap_start_reg_reg                                                                                    |                1 |              9 |         9.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                          | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[9]_i_1_n_0                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                          | loam_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                5 |             10 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                       | loam_system_i/axi_dma_surf/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                5 |             10 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[9]_i_1_n_0                                                                                                                                                                                           | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                4 |             10 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                         | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                                                      | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage2_repN_3                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                9 |             11 |         1.22 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/fifo_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              |                                                                                                                                                                                                                                                                                                                    |                1 |             11 |        11.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                       | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                1 |             11 |        11.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                 |                                                                                                                                                                                                                                                                                                                    |                1 |             11 |        11.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage4_repN_3                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               10 |             11 |         1.10 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                    | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                1 |             11 |        11.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                               | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                               | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                               | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                      | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage4_repN_4                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                8 |             12 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                            | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                               | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                            | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                               | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SS[0]                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                               | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SS[0]                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                              | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                         | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                         | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                         | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                7 |             13 |         1.86 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                             | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                           |                7 |             13 |         1.86 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                             | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                         | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                  | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                2 |             14 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                5 |             14 |         2.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter10                                                                                                                                                                             | loam_system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_loop_exit_ready_pp0_iter10_reg0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                2 |             14 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                              | loam_system_i/axi_dma_surf/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                                             | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                           |                5 |             14 |         2.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |             14 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                           |                7 |             14 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                                                            | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                4 |             14 |         3.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                5 |             14 |         2.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                         | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                5 |             14 |         2.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                4 |             15 |         3.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/fifo_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                4 |             15 |         3.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                                        | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                2 |             15 |         7.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                          | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                               | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                                                                            | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                          | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |             16 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN_4                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               12 |             16 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                                        | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                6 |             17 |         2.83 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                                                    |                2 |             17 |         8.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                                                                                                    |                2 |             17 |         8.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                          |                5 |             17 |         3.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                                        | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0[0]                                                                                                                                                                                                  | loam_system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                               | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                                                                                                        |                7 |             17 |         2.43 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                             |                6 |             17 |         2.83 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0[0]                                                                                                                                                                                                | loam_system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                           | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                                                                                    |                2 |             17 |         8.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                                                    |                2 |             17 |         8.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             18 |         1.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               10 |             18 |         1.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/active_target                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               11 |             18 |         1.64 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[1]_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               12 |             18 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               10 |             18 |         1.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               11 |             18 |         1.64 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                     | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               10 |             18 |         1.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[2]_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               11 |             18 |         1.64 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                9 |             18 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |                5 |             18 |         3.60 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[3]_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               11 |             18 |         1.64 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/grxd.rx_str_wr_en                                                                                                                                                                                                        | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.sig_rxd_rd_data[32]_i_1_n_0                                                                                                                                                                                                                                        |                3 |             19 |         6.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                          | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |                5 |             19 |         3.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                  | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |                5 |             19 |         3.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                             | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                                  |                3 |             19 |         6.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                          |                6 |             19 |         3.17 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/grxd.rx_str_wr_en                                                                                                                                                                                                      | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.sig_rxd_rd_data[32]_i_1_n_0                                                                                                                                                                                                                                      |                3 |             19 |         6.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                6 |             19 |         3.17 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage5_repN_7                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                7 |             19 |         2.71 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                7 |             19 |         2.71 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                  | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                      |                5 |             19 |         3.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                        | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                         |                9 |             20 |         2.22 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                      | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                       |               10 |             20 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                             |                8 |             20 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                8 |             20 |         2.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_0                                                                                       |                6 |             20 |         3.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                9 |             20 |         2.22 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                                 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                          |                2 |             21 |        10.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                              | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                       |                3 |             21 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                                                                                                                                                            | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                                                                                             |                4 |             21 |         5.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                                                                                                                                                              | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                                                                                               |                5 |             21 |         4.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |               10 |             21 |         2.10 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |                8 |             22 |         2.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                    | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                                     |                9 |             23 |         2.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                     |                7 |             23 |         3.29 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               10 |             23 |         2.30 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                8 |             23 |         2.88 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             23 |         5.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                              | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                       |                7 |             23 |         3.29 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1                                                                                                                                                     | loam_system_i/axi_dma_surf/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                4 |             23 |         5.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                            | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                     |                6 |             23 |         3.83 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1131]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               11 |             23 |         2.09 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                     | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                       |                9 |             23 |         2.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb              |                                                                                                                                                                                                                                                                                                                    |                2 |             23 |        11.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                3 |             23 |         7.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           |                                                                                                                                                                                                                                                                                                                    |                2 |             23 |        11.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             23 |         5.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                9 |             23 |         2.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                       |               10 |             23 |         2.30 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             23 |         5.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                  | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                                   |                8 |             23 |         2.88 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |         3.83 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en    | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                8 |             23 |         2.88 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                                       | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                         | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                                       | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                       | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                                       | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                  | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                                       | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/fifo_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                   | loam_system_i/fifo_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                               |               13 |             25 |         1.92 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                   | loam_system_i/exact_loam_feature_e_0/inst/control_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                                                        |                5 |             26 |         5.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                             |                8 |             27 |         3.38 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                  | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                   |                5 |             28 |         5.60 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                      |                5 |             28 |         5.60 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/sdiv_96ns_65s_64_100_1_U36/exact_loam_feature_extraction_sdiv_96ns_65s_64_100_1_divider_u/grp_fu_2457_ce                                                                                             | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/sdiv_96ns_65s_64_100_1_U36/exact_loam_feature_extraction_sdiv_96ns_65s_64_100_1_divider_u/loop[2].remd_tmp[3][94]_i_1_n_2                                                                             |                4 |             28 |         7.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN_2                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               18 |             29 |         1.61 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                5 |             29 |         5.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                8 |             30 |         3.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               16 |             31 |         1.94 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                      | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/flow_control_loop_pipe_sequential_init_U/i_1_fu_108                                                                                                                                                  | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                       |                4 |             32 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                           | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                             | loam_system_i/axi_dma_surf/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                      | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                                                        |                4 |             32 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/control_s_axi_U/int_point_count[31]_i_1_n_2                                                                                                                                                                                                                             | loam_system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                                                     | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                                                          |                4 |             32 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                      | loam_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_READ_POINTS_fu_106/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                             | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_READ_POINTS_fu_106/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                             |                5 |             32 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]    |                                                                                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                      | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                              | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                              | loam_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_surf/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                             | loam_system_i/surf_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                                                                                                                                                                                      |               11 |             33 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                           | loam_system_i/corner_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                                                                                                                                                                                    |               13 |             33 |         2.54 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                4 |             34 |         8.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               16 |             34 |         2.12 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_surf/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                5 |             34 |         6.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                6 |             34 |         5.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1                                                                                                                                                                                                              |               17 |             35 |         2.06 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1                                                                                                                                                                                                            |               17 |             35 |         2.06 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/fifo_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               16 |             35 |         2.19 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |             36 |         5.14 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                8 |             36 |         4.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                         | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                                        | loam_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                  |               10 |             37 |         3.70 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                7 |             38 |         5.43 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                8 |             38 |         4.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage4_repN                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               27 |             38 |         1.41 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                |               24 |             38 |         1.58 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                3 |             39 |        13.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage5_repN_3                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               11 |             39 |         3.55 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                3 |             40 |        13.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                              | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                           |                7 |             41 |         5.86 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                      | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                      |                5 |             42 |         8.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_reg[3]_rep__0_n_2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               26 |             42 |         1.62 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                        |                4 |             43 |        10.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                     | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                         |               13 |             43 |         3.31 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               14 |             45 |         3.21 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               13 |             45 |         3.46 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                                     |               11 |             45 |         4.09 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                                   |               12 |             45 |         3.75 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                       |               10 |             46 |         4.60 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                     |               12 |             46 |         3.83 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                       | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                             |                8 |             47 |         5.88 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                    | loam_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                             |               10 |             47 |         4.70 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                3 |             48 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                5 |             48 |         9.60 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                                  |               10 |             48 |         4.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                3 |             48 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                3 |             48 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                3 |             48 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                3 |             48 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                                                 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                                                                                                                  |               10 |             48 |         4.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage5_repN_6                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               10 |             48 |         4.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                    | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                             |               15 |             49 |         3.27 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                              | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |               15 |             49 |         3.27 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               17 |             50 |         2.94 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                7 |             51 |         7.29 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |               22 |             52 |         2.36 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                         |               45 |             53 |         1.18 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_reg[3]_rep__1_n_2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               25 |             60 |         2.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               17 |             62 |         3.65 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               17 |             62 |         3.65 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/sdiv_96ns_65s_64_100_1_U36/exact_loam_feature_extraction_sdiv_96ns_65s_64_100_1_divider_u/grp_fu_2457_ce                                                                                             | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/sdiv_96ns_65s_64_100_1_U36/exact_loam_feature_extraction_sdiv_96ns_65s_64_100_1_divider_u/loop[0].remd_tmp[1][64]_i_1_n_2                                                                             |                9 |             64 |         7.11 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                               | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                  |               18 |             64 |         3.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/regslice_both_point_stream_in_U/load_p2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               10 |             64 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/reg_6930                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                   | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                                                                                                        |               18 |             64 |         3.56 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/regslice_both_point_stream_in_U/load_p1                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               10 |             64 |         6.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0_repN_5                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               12 |             67 |         5.58 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN_8                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               13 |             69 |         5.31 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               18 |             69 |         3.83 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage5_repN                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                9 |             69 |         7.67 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               19 |             69 |         3.63 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               14 |             70 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               14 |             70 |         5.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               15 |             71 |         4.73 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               15 |             71 |         4.73 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               13 |             71 |         5.46 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               12 |             71 |         5.92 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                |                7 |             75 |        10.71 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               25 |             76 |         3.04 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               22 |             76 |         3.45 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/s_aready                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |               32 |             76 |         2.38 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               19 |             76 |         4.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               21 |             76 |         3.62 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               19 |             77 |         4.05 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               18 |             77 |         4.28 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN_9                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               10 |             78 |         7.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_reg[3]_rep_n_2                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               39 |             79 |         2.03 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                5 |             80 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                5 |             80 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0_repN_6                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               61 |             81 |         1.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[s_ready_i]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               44 |             83 |         1.89 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               26 |             83 |         3.19 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               25 |             83 |         3.32 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0_repN_2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               75 |             93 |         1.24 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/reg_6730                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               29 |             96 |         3.31 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/p_1_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               26 |             96 |         3.69 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/reg_6810                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               16 |             96 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                             |               32 |             96 |         3.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter2_reg_fret_n_2_repN_3                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               31 |             99 |         3.19 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   | loam_system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                              |               57 |            114 |         2.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage4_repN_5                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               25 |            120 |         4.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage5_repN_9                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               33 |            124 |         3.76 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                    |               23 |            128 |         5.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/mul_ln84_reg_33110                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               18 |            128 |         7.11 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage5_repN_4                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               16 |            128 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/mul_64s_64s_96_1_1_U19/grp_fu_470_p11                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |               16 |            128 |         8.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/mul_ln82_3_reg_33160                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               18 |            128 |         7.11 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/grp_fu_557_p01                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               18 |            128 |         7.11 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               23 |            128 |         5.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               24 |            132 |         5.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               22 |            132 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               94 |            132 |         1.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[148].srl_nx1/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               21 |            132 |         6.29 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[148].srl_nx1/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               24 |            132 |         5.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               83 |            132 |         1.59 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               85 |            132 |         1.55 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[148].srl_nx1/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               24 |            132 |         5.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               88 |            132 |         1.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[148].srl_nx1/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               22 |            132 |         6.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               21 |            132 |         6.29 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               24 |            132 |         5.50 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |              103 |            133 |         1.29 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               28 |            135 |         4.82 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               11 |            139 |        12.64 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               13 |            143 |        11.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               14 |            143 |        10.21 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               14 |            143 |        10.21 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               14 |            143 |        10.21 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               25 |            145 |         5.80 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               24 |            145 |         6.04 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                    |               39 |            147 |         3.77 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |               39 |            147 |         3.77 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |               20 |            148 |         7.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_2[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               20 |            148 |         7.40 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0_repN_7                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               67 |            148 |         2.21 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0_repN_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               95 |            150 |         1.58 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                      | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |               30 |            151 |         5.03 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                          | loam_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                                                                                                          |               30 |            151 |         5.03 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               15 |            155 |        10.33 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               14 |            155 |        11.07 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               14 |            155 |        11.07 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               14 |            155 |        11.07 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                 | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               15 |            158 |        10.53 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               10 |            160 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0_repN_8                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               87 |            161 |         1.85 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_reg[3]_rep__12_n_2                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               63 |            162 |         2.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage2_repN_5                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               37 |            162 |         4.38 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/surf_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               25 |            163 |         6.52 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/corner_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |               25 |            163 |         6.52 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               11 |            176 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               11 |            176 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               11 |            176 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               11 |            176 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/select_ln130_1_reg_28400                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               70 |            192 |         2.74 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/select_ln127_1_reg_26940                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |               62 |            192 |         3.10 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               12 |            192 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               12 |            192 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               12 |            192 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_enable_reg_pp0_iter1_reg_fret_n_2                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               43 |            192 |         4.47 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               12 |            192 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               12 |            192 |        16.00 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0_repN_4                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               27 |            193 |         7.15 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage0_repN                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |              144 |            234 |         1.62 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage2_repN_2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               74 |            252 |         3.41 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage5_repN_2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               37 |            253 |         6.84 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage3                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               72 |            308 |         4.28 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage4_repN_7                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |               30 |            366 |        12.20 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/point_x_reg_27660                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |              126 |            384 |         3.05 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |              254 |            640 |         2.52 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage6                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |              127 |            961 |         7.57 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/mul_64s_64s_128_1_1_U28/CEB1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                    |              287 |           1071 |         3.73 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/ap_CS_fsm_pp0_stage2_repN_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |              234 |           1086 |         4.64 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |              489 |           1536 |         3.14 |
|  loam_system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | loam_system_i/exact_loam_feature_e_0/inst/grp_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES_fu_122/sdiv_96ns_65s_64_100_1_U36/exact_loam_feature_extraction_sdiv_96ns_65s_64_100_1_divider_u/grp_fu_2457_ce                                                                                             |                                                                                                                                                                                                                                                                                                                    |             1480 |          15627 |        10.56 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


