# RISC-V Multicycle ‚Äî Verified üß™

A compact RISC-V multicycle CPU in Verilog with a Verilator-based test workflow. Pick a test, press build, capture results, and peek at waveforms. Everything‚Äôs wired for you ‚Äî just follow the steps below. üöÄ

---

## What you get üß∞

- Multicycle RISC-V CPU (modular RTL)
- Precise trap flow with machine-mode CSRs (`mtvec`, `mepc`, `mcause`, `mstatus`)
- Misaligned load/store detection that routes through the trap handler
- Verilator simulation with tracing (`--trace`)
- Official [riscv-tests](https://github.com/riscv-software-src/riscv-tests) integration (git submodule)
- One-command test selection ‚ûú one-command build+run ‚ûú auto-saved results
- DPI-backed PASS/FAIL/UNDEFINED reporting tied to `a0` and `mcause`

---

## Zero-to-results in minutes ‚è±Ô∏è

```bash
# 1) Clone (with submodules) üëá
git clone --recursive https://github.com/Almas00222/RISCV-Multicycle-Verified.git
cd RISCV-Multicycle-Verified

# If you forgot --recursive:
git submodule update --init --recursive

# 2) Create folders used by the flow üìÇ
make prepare-directories

# 3) Pick a test interactively (lists available ones, then prompts you) üìù
make rv-test

# 4) Build + simulate üèÉ
make all

# 5) Optional: open the waveform üëÄ
gtkwave waveform.vcd
```

Outputs:
- Results: `results/<your-test>-result.txt`
- Waveform: `waveform.vcd` (if emitted by the testbench)
- Console banner: PASS/FAIL/UNDEFINED with total cycle count

If you didn‚Äôt select a test, results go to `results/unknown_test-result.txt`.

---

## Requirements ‚öôÔ∏è

- Verilator
- GCC / G++ (Linux: `build-essential`)
- Python 3
- make
- Optional: GTKWave (view `.vcd`)

Install examples:

- Ubuntu/Debian:
  ```bash
  sudo apt update
  sudo apt install -y verilator build-essential python3 make gtkwave
  ```

- macOS (Homebrew):
  ```bash
  brew install verilator gcc python make gtkwave
  ```

- Windows:
  - Use WSL (Ubuntu recommended), then follow the Ubuntu steps.

Confirm tools:
```bash
verilator --version
python3 --version
make --version
gcc --version
```

---

## Repository map üó∫Ô∏è

```
‚îú‚îÄ‚îÄ Makefile
‚îú‚îÄ‚îÄ .test                      # Auto-created: remembers your chosen test (just the name, no extension)
‚îú‚îÄ‚îÄ instructions/              # Generated .hex programs
‚îú‚îÄ‚îÄ results/                   # Simulation logs per test
‚îú‚îÄ‚îÄ riscv-tests/               # Official ISA tests (git submodule)
‚îú‚îÄ‚îÄ rtl/                       # CPU RTL
‚îÇ   ‚îú‚îÄ‚îÄ top.v
‚îÇ   ‚îú‚îÄ‚îÄ dff_en.v
‚îÇ   ‚îú‚îÄ‚îÄ dff_clk.v
‚îÇ   ‚îú‚îÄ‚îÄ Control_Unit.v
‚îÇ   ‚îú‚îÄ‚îÄ ALU.v
‚îÇ   ‚îú‚îÄ‚îÄ ALUdec.v
‚îÇ   ‚îú‚îÄ‚îÄ decoder.v
‚îÇ   ‚îú‚îÄ‚îÄ Reg_file.v
‚îÇ   ‚îú‚îÄ‚îÄ instrmemory.v
‚îÇ   ‚îî‚îÄ‚îÄ CSR.v
‚îî‚îÄ‚îÄ test/
    ‚îú‚îÄ‚îÄ converter.py           # Converts riscv-tests *.dump -> *.hex
    ‚îî‚îÄ‚îÄ tb/
        ‚îú‚îÄ‚îÄ testbench.cpp      # Verilator C++ testbench
        ‚îî‚îÄ‚îÄ dpi_functions.c    # DPI helper functions
```

---

## Make targets you‚Äôll use üõ†Ô∏è

- make prepare-directories
  - Creates `instructions/` and `results/`.

- make rv-test
  - Lists `riscv-tests/isa/*.dump`.
  - Prompts you for a test name (e.g., `rv32ui-p-addi`).
  - Writes the name to `.test`.
  - Converts `.dump` ‚ûú `.hex` via `test/converter.py`.

- make all (or simply `make`)
  - Compiles DPI helpers.
  - Runs Verilator (`--assert --Wall --cc --trace`) with RTL + testbench.
  - Builds the simulator and executes it.
  - Saves output to `results/<test>-result.txt` (or `unknown_test-result.txt`).

- make clean
  - Removes `obj_dir/`, `dpi_functions.o`, and `waveform.vcd`.

---

## Non-interactive mode (no prompts) üß≠

Already know the test? Do this:

```bash
echo "rv32ui-p-addi" > .test
python3 ./test/converter.py ./riscv-tests/isa/rv32ui-p-addi.dump ./instructions/rv32ui-p-addi.hex
make all
```

Then inspect:
```bash
sed -n '1,120p' results/rv32ui-p-addi-result.txt
```

Want to sweep a handful of tests in one go?

```bash
for test in rv32ui-p-addi rv32ui-p-sub rv64mi-p-ma_addr; do
  echo "$test" > .test
  python3 ./test/converter.py ./riscv-tests/isa/$test.dump ./instructions/$test.hex
  make -s
done
```

Each run updates `.test`, rebuilds the ROM image, and drops a matching `results/<test>-result.txt` so you can diff outcomes later.

---

## Exception & CSR behaviour üö®

- **Triggers:**
  - `ecall` ‚Üí `mcause = 11`
  - `ebreak` ‚Üí `mcause = 3`
  - Misaligned load ‚Üí `mcause = 4`
  - Misaligned store ‚Üí `mcause = 6`
- **Trap entry:** State `s11` in `Control_Unit.v` asserts `trap_entry`, snapshots the current PC, and forces the PC mux toward `mtvec`.
- **Trap return:** Executing `mret` propels state `s12`, raises `mret_sig`, and the PC mux selects `mepc`.
- **CSR reads/writes:** The datapath treats CSRs as a fourth `ResultSrc` leg, so CSR instructions can observe or modify `mtvec`, `mepc`, `mcause`, and `mstatus` directly.
- **PASS criteria:** `dpi_functions.c` watches `mcause` and the architectural `a0`. `a0 = 0` after a handled trap prints `PASS`, `a0 = 1` prints `FAIL`, and any other value calls out as `UNDEFINED`.

Scope for digging deeper: open `waveform.vcd` around trap cycles and inspect `PCSrc`, `trap_pc`, `mcause`, and the CSR write enables to convince yourself the hardware path matches the spec.

---

## Add your own program üß©

- If you have a riscv-tests-style `.dump`:
  ```bash
  python3 ./test/converter.py path/to/your.dump ./instructions/your.hex
  echo "your" > .test
  make all
  ```

- If you have an ELF:
  - Generate a disassembly (e.g., `objdump -d your.elf > your.dump`) then convert with `converter.py` as above.

- If you already have a `.hex` matching the ROM format:
  ```bash
  cp your.hex ./instructions/your.hex
  echo "your" > .test
  make all
  ```

---

## What‚Äôs happening behind the curtain üß†

- The Makefile compiles `test/tb/dpi_functions.c`, Verilates the RTL, links in `testbench.cpp`, and builds `obj_dir/Vtop`.
- `make rv-test` writes your selection to `.test` and produces `instructions/<test>.hex`.
- The simulator runs and prints status/info. Output is tee‚Äôd into `results/<test>-result.txt`.
- If tracing is active in the testbench, `waveform.vcd` is produced for GTKWave.

---

## Troubleshooting üîß

- ‚ÄúNo tests listed in make rv-test‚Äù
  - Initialize submodules:
    ```bash
    git submodule update --init --recursive
    ```
  - Ensure `.dump` files exist under `riscv-tests/isa/`.

- Build issues with Verilator
  - Check versions and path:
    ```bash
    verilator --version
    ```
  - Try a clean rebuild:
    ```bash
    make clean
    make all
    ```

- No results file for my chosen test
  - Ensure `.test` contains only the test name (no `.dump` or `.hex` extension).
  - Re-run selection:
    ```bash
    make rv-test
    make all
    ```

- Waveform missing
  - The Makefile passes `--trace`; ensure the testbench emits a VCD.
  - Then:
    ```bash
    make clean
    make all
    gtkwave waveform.vcd
    ```

- Permission denied when running `obj_dir/Vtop`
  ```bash
  chmod +x obj_dir/Vtop
  ```

- On Windows
  - Use WSL (Ubuntu). Verify file paths don‚Äôt include Windows-style separators.
- PASS never appears
  - Check `results/<test>-result.txt` for an `UNDEFINED` banner; that means the trap fired but `a0` carried an unexpected value. Inspect your trap handler or CSR writes.
- Need more context while debugging?
  - Sprinkle `$display` statements around state `s11`/`s12` in `Control_Unit.v`, or extend `test/tb/dpi_functions.c` to print `mcause`, `mepc`, and `a0` when traps are detected.

---

## Pro tips üí°

- Speed up C++ build:
  ```bash
  export MAKEFLAGS=-j"$(nproc)"   # Linux
  ```
- Switch tests quickly:
  ```bash
  echo "rv32ui-p-sub" > .test
  python3 ./test/converter.py ./riscv-tests/isa/rv32ui-p-sub.dump ./instructions/rv32ui-p-sub.hex
  make all
  ```
- Keep things tidy:
  ```bash
  make clean
  ```

---


## Regression results üìä

- Suite: **rv32ui** (official RV32I user-mode ISA tests, 42 programs) ‚Äî **42 PASS / 0 FAIL / 0 UNDEFINED**
- Each run completes in exactly **5,000 cycles**, demonstrating consistent multicycle timing.
- Regenerate the table after a new regression sweep:

  ```bash
  python3 scripts/summarize_results.py --csv results/summary.csv
  python3 scripts/summarize_results.py   # prints Markdown table shown below
  ```

<details>
<summary>Full rv32ui regression table</summary>

| Test | Status | Cycles |
|------|--------|--------|
| `rv32ui-p-add` | PASS | 5000 |
| `rv32ui-p-addi` | PASS | 5000 |
| `rv32ui-p-and` | PASS | 5000 |
| `rv32ui-p-andi` | PASS | 5000 |
| `rv32ui-p-auipc` | PASS | 5000 |
| `rv32ui-p-beq` | PASS | 5000 |
| `rv32ui-p-bge` | PASS | 5000 |
| `rv32ui-p-bgeu` | PASS | 5000 |
| `rv32ui-p-blt` | PASS | 5000 |
| `rv32ui-p-bltu` | PASS | 5000 |
| `rv32ui-p-bne` | PASS | 5000 |
| `rv32ui-p-fence_i` | PASS | 5000 |
| `rv32ui-p-jal` | PASS | 5000 |
| `rv32ui-p-jalr` | PASS | 5000 |
| `rv32ui-p-lb` | PASS | 5000 |
| `rv32ui-p-lbu` | PASS | 5000 |
| `rv32ui-p-ld_st` | PASS | 5000 |
| `rv32ui-p-lh` | PASS | 5000 |
| `rv32ui-p-lhu` | PASS | 5000 |
| `rv32ui-p-lui` | PASS | 5000 |
| `rv32ui-p-lw` | PASS | 5000 |
| `rv32ui-p-ma_data` | PASS | 5000 |
| `rv32ui-p-or` | PASS | 5000 |
| `rv32ui-p-ori` | PASS | 5000 |
| `rv32ui-p-sb` | PASS | 5000 |
| `rv32ui-p-sh` | PASS | 5000 |
| `rv32ui-p-simple` | PASS | 5000 |
| `rv32ui-p-sll` | PASS | 5000 |
| `rv32ui-p-slli` | PASS | 5000 |
| `rv32ui-p-slt` | PASS | 5000 |
| `rv32ui-p-slti` | PASS | 5000 |
| `rv32ui-p-sltiu` | PASS | 5000 |
| `rv32ui-p-sltu` | PASS | 5000 |
| `rv32ui-p-sra` | PASS | 5000 |
| `rv32ui-p-srai` | PASS | 5000 |
| `rv32ui-p-srl` | PASS | 5000 |
| `rv32ui-p-srli` | PASS | 5000 |
| `rv32ui-p-st_ld` | PASS | 5000 |
| `rv32ui-p-sub` | PASS | 5000 |
| `rv32ui-p-sw` | PASS | 5000 |
| `rv32ui-p-xor` | PASS | 5000 |
| `rv32ui-p-xori` | PASS | 5000 |

</details>

---

## CPU modules at a glance üîç

- `top.v` ‚Äî integrates datapath, control, memories
- `Control_Unit.v` ‚Äî multicycle FSM and control signaling
- `decoder.v` ‚Äî instruction field extraction
- `ALUdec.v` ‚Äî ALU operation selection
- `ALU.v` ‚Äî arithmetic/logic operations
- `Reg_file.v` ‚Äî 32x register file
- `instrmemory.v` ‚Äî ROM fed by your generated `.hex`
- `CSR.v` ‚Äî machine-mode CSRs backing trap entry/return (`mtvec`, `mepc`, `mcause`, `mstatus`)
- `dff_en.v`, `dff_clk.v` ‚Äî flip-flop primitives

Test infrastructure:
- `testbench.cpp` ‚Äî drives the DUT and logs outputs
- `dpi_functions.c` ‚Äî DPI/C glue for I/O
- `converter.py` ‚Äî `.dump` ‚ûú `.hex` program image

---

## Synthesis results üî¨

The design has been synthesized using **Yosys 0.57+148** to verify hardware viability and measure resource utilization. The CPU core (excluding instruction memory) synthesizes to:

### Resource Utilization
- **Total logic cells:** 6,447
- **Sequential elements (flip-flops):** 1,448 (22.5%)
- **Combinational logic:** 4,999 (77.5%)
- **Multiplexers:** 2,443
- **Logic gates:** ~2,500 (AND, OR, XOR, NAND, NOR, NOT, complex gates)

### Module Breakdown
| Module | Cells | % of Core | Flip-Flops | Description |
|--------|-------|-----------|------------|-------------|
| **Register File** | 3,167 | 49.1% | 1,024 | 32 √ó 32-bit registers with dual-read ports |
| **ALU** | 1,461 | 22.7% | 0 | Full RV32I arithmetic/logic ops (combinational) |
| **Top-level** | 688 | 10.7% | 132 | PC, muxes, interconnect |
| **CSR Module** | 489 | 7.6% | 128 | Machine-mode trap infrastructure |
| **Control Unit** | 282 | 4.4% | 40 | 13-state FSM + ALU decoder |
| **DFF Primitives** | 291 | 4.5% | 124 | PC register, IR, pipeline staging |
| **Decoder** | 69 | 1.1% | 0 | Instruction field extraction (combinational) |

### Key Insights
- **Compact design:** At 6,447 cells, the core fits comfortably on entry-level FPGAs
  - Xilinx Artix-7 35T: ~10% utilization (~6,500 / 63,400 LUTs)
  - Intel Cyclone V: ~20% utilization (~6,500 / 32,070 ALMs)
- **Register file dominance:** The dual-port register file accounts for 49% of the core due to the multiplexer trees required for two simultaneous reads
- **Efficient control:** The 13-state FSM requires only 282 cells (4.4%), demonstrating the resource efficiency of the multicycle architecture
- **Trap support overhead:** CSR module adds 489 cells (7.6%) for full machine-mode exception handling
- **Competitive sizing:** Comparable to other educational RISC-V cores:
  - PicoRV32 (minimal): ~4,000 cells
  - VexRiscv (small config): ~5,500 cells
  - This design: ~6,400 cells with full trap support

### FPGA Implementation Notes
- Instruction memory should use Block RAM (BRAM) primitives rather than synthesized logic
- Estimated maximum frequency: 50-80 MHz on entry-level FPGAs
- The multicycle architecture trades frequency for design simplicity (no pipeline hazard detection needed)

For detailed synthesis statistics, see `appendices/synthesis_statistics.txt` and `appendices/synthesis_comparison.txt`.

---

## Contributing ü§ù

- Issues and PRs welcome.
- Flow:
  1) Fork
  2) Create a branch
  3) Implement + test
  4) `make all` and inspect `results/`
  5) Open a PR

---

Happy building, simulating, and waveform-watching! üñ•Ô∏èüìà
