module top_module(
    input clk,
    input reset,
    input ena,
    output [7:0] hh,
    output [7:0] mm,
    output [7:0] ss,
    output pm);
    integer counter1;
    always @(posedge clk) begin
        if (ena) begin
            if(reset) begin
                ss <= 8'd0;
                mm <= 8'd0;
                hh[7:4] <= 4'd1;
                hh[3:0] <= 4'd2;
                pm <= 1'b0;
            end
            else begin
                if (ss[7:4] == 4'd5 && ss[3:0] == 4'd9 && mm[7:4] == 4'd5 && mm[3:0] ==4'd9 && hh[7:4] == 4'd1 && hh[3:0] == 4'd1) begin
                    if(pm == 1'b1) begin
                        pm <= 1'b0;
                    end
                    else begin
                        pm <= 1'b1;
                    end
                end
                if (ss[7:4] == 4'd5 && ss[3:0] == 4'd9 && mm[7:4] == 4'd5 && mm[3:0] ==4'd9) begin
                    if(hh[7:4] ==4'd1 && hh[3:0] == 4'd2) begin
                        hh[7:4] <= 4'd0;
                        hh[3:0] <= 4'd1;
                    end 
                    else if(hh[7:4] == 4'd0 && hh[3:0] == 4'd9) begin
                        hh[7:4] <= 4'd1;
                        hh[3:0] <= 4'd0;
                    end
                    else begin
                        hh[3:0] <= hh[3:0] + 1; 
                    end
                end
                if (ss[7:4] == 4'd5 && ss[3:0] == 4'd9) begin
                    if (mm[3:0] == 4'd9) begin
                        mm[3:0] <= 4'd0;
                        if(mm[7:4] == 4'd5) begin
                            mm[7:4] <= 4'd0;
                        end else begin
                            mm[7:4] <= mm[7:4] + 1;
                        end
                    end
                    else begin
                        mm[3:0] <= mm[3:0] + 1; 
                    end
                end

                if (ss[3:0] == 4'd9) begin
                    ss[3:0] <= 4'd0;
                    if (ss[7:4] == 4'd5) begin
                        ss[7:4] <= 0;
                    end
                    else begin
                        ss[7:4] <= ss[7:4] + 1;
                    end
                end
                else begin
                    ss[3:0] <= ss[3:0] + 1;
                end
            end
        end
        else begin
            if(reset) begin
                ss <= 8'd0;
                mm <= 8'd0;
                hh[7:4] <= 4'd1;
                hh[3:0] <= 4'd2;
                pm <= 1'b0;
            end
        end
    end
endmodule