Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Feb 19 15:33:58 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BoardUnit_timing_summary_routed.rpt -pb BoardUnit_timing_summary_routed.pb -rpx BoardUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   35          
TIMING-20  Warning   Non-clocked latch               26          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (78)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (18)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (78)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: currentState_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: currentState_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: multiplyDebouncer/CLEARED_BTN_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.918        0.000                      0                  171        0.140        0.000                      0                  171        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.918        0.000                      0                  171        0.140        0.000                      0                  171        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.948ns (21.627%)  route 3.435ns (78.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.856     9.699    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[1]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y75          FDRE (Setup_fdre_C_R)       -0.632    14.617    multiplyDebouncer/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.948ns (21.627%)  route 3.435ns (78.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.856     9.699    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[2]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y75          FDRE (Setup_fdre_C_R)       -0.632    14.617    multiplyDebouncer/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.948ns (21.627%)  route 3.435ns (78.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.856     9.699    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[3]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y75          FDRE (Setup_fdre_C_R)       -0.632    14.617    multiplyDebouncer/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.948ns (21.627%)  route 3.435ns (78.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.856     9.699    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[4]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y75          FDRE (Setup_fdre_C_R)       -0.632    14.617    multiplyDebouncer/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.948ns (21.643%)  route 3.432ns (78.357%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.853     9.696    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.588    15.011    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[5]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_R)       -0.632    14.619    multiplyDebouncer/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.948ns (21.643%)  route 3.432ns (78.357%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.853     9.696    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.588    15.011    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[6]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_R)       -0.632    14.619    multiplyDebouncer/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.948ns (21.643%)  route 3.432ns (78.357%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.853     9.696    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.588    15.011    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_R)       -0.632    14.619    multiplyDebouncer/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.948ns (21.643%)  route 3.432ns (78.357%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.853     9.696    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.588    15.011    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[8]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_R)       -0.632    14.619    multiplyDebouncer/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.948ns (21.897%)  route 3.381ns (78.103%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.802     9.645    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.593    15.016    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
                         clock pessimism              0.300    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.632    14.648    multiplyDebouncer/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 multiplyDebouncer/deb.count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.948ns (21.897%)  route 3.381ns (78.103%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  multiplyDebouncer/deb.count_reg[25]/Q
                         net (fo=2, routed)           0.687     6.459    multiplyDebouncer/deb.count_reg_n_0_[25]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.583 f  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.465     7.047    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.822     7.994    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.118 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.606     8.723    multiplyDebouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.120     8.843 r  multiplyDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.802     9.645    multiplyDebouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.593    15.016    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  multiplyDebouncer/deb.count_reg[26]/C
                         clock pessimism              0.300    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.632    14.648    multiplyDebouncer/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/Q
                         net (fo=1, routed)           0.087     1.738    boothMultiplier/controlUnit/FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.783 r  boothMultiplier/controlUnit/FSM_onehot_currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    boothMultiplier/controlUnit/FSM_onehot_currentState[3]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     2.024    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.120     1.643    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.511    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[13]/Q
                         net (fo=8, routed)           0.111     1.764    boothMultiplier/operationUnit/registerAQ/P[12]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045     1.809 r  boothMultiplier/operationUnit/registerAQ/internalValue[12]_i_1/O
                         net (fo=1, routed)           0.000     1.809    boothMultiplier/operationUnit/registerAQ/p_2_in[12]
    SLICE_X2Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.027    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[12]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     1.644    boothMultiplier/operationUnit/registerAQ/internalValue_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.188ns (55.418%)  route 0.151ns (44.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/Q
                         net (fo=4, routed)           0.151     1.803    boothMultiplier/operationUnit/Counter/Q[0]
    SLICE_X6Y76          LUT4 (Prop_lut4_I0_O)        0.047     1.850 r  boothMultiplier/operationUnit/Counter/FSM_onehot_currentState[6]_i_1/O
                         net (fo=1, routed)           0.000     1.850    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]_0[1]
    SLICE_X6Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     2.024    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.131     1.654    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.525%)  route 0.116ns (38.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/Q
                         net (fo=4, routed)           0.116     1.768    boothMultiplier/controlUnit/Q[2]
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  boothMultiplier/controlUnit/internalValue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    boothMultiplier/operationUnit/registerAQ/internalValue_reg[0]_1
    SLICE_X5Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     2.024    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.091     1.614    boothMultiplier/operationUnit/registerAQ/internalValue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/Q
                         net (fo=4, routed)           0.151     1.803    boothMultiplier/operationUnit/Counter/Q[0]
    SLICE_X6Y76          LUT4 (Prop_lut4_I0_O)        0.045     1.848 r  boothMultiplier/operationUnit/Counter/FSM_onehot_currentState[5]_i_1/O
                         net (fo=1, routed)           0.000     1.848    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]_0[0]
    SLICE_X6Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     2.024    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121     1.644    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.176%)  route 0.133ns (38.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.511    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[2]/Q
                         net (fo=3, routed)           0.133     1.808    boothMultiplier/operationUnit/registerAQ/p_0_in[1]
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  boothMultiplier/operationUnit/registerAQ/internalValue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    boothMultiplier/operationUnit/registerAQ/internalValue[1]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.026    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.091     1.637    boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.794%)  route 0.150ns (44.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    clock_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  currentState_reg[0]/Q
                         net (fo=5, routed)           0.150     1.803    boothMultiplier/controlUnit/currentState_reg[1][0]
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.048     1.851 r  boothMultiplier/controlUnit/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    nextState[1]
    SLICE_X7Y77          FDRE                                         r  currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.026    clock_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  currentState_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.107     1.632    currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.417%)  route 0.086ns (27.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.596     1.515    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.086     1.730    multiplyDebouncer/count
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.099     1.829 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    multiplyDebouncer/BTN_state__0[1]
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.092     1.607    multiplyDebouncer/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.511    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[12]/Q
                         net (fo=8, routed)           0.118     1.794    boothMultiplier/operationUnit/registerAQ/P[11]
    SLICE_X3Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  boothMultiplier/operationUnit/registerAQ/internalValue[11]_i_1/O
                         net (fo=1, routed)           0.000     1.839    boothMultiplier/operationUnit/registerAQ/p_2_in[11]
    SLICE_X3Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.027    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[11]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092     1.616    boothMultiplier/operationUnit/registerAQ/internalValue_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.399%)  route 0.150ns (44.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    clock_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  currentState_reg[0]/Q
                         net (fo=5, routed)           0.150     1.803    boothMultiplier/controlUnit/currentState_reg[1][0]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.045     1.848 r  boothMultiplier/controlUnit/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    boothMultiplier/controlUnit/FSM_onehot_currentState[0]_i_1_n_0
    SLICE_X7Y77          FDSE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.026    boothMultiplier/controlUnit/clock_IBUF_BUFG
    SLICE_X7Y77          FDSE                                         r  boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y77          FDSE (Hold_fdse_C_D)         0.091     1.616    boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     currentState_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y76     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y76     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     currentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     currentState_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     currentState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     currentState_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     boothMultiplier/controlUnit/FSM_onehot_currentState_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operandsToPrint_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.646ns  (logic 4.713ns (48.861%)  route 4.933ns (51.139%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  operandsToPrint_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  operandsToPrint_reg[0]/Q
                         net (fo=1, routed)           1.109     1.668    display/counter_instance/cathodes_OBUF[1]_inst_i_1_0[0]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.792 r  display/counter_instance/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.375     2.167    display/counter_instance/cathodes_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.609     2.900    display/counter_instance/sel0[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.153     3.053 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.840     5.893    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     9.646 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.646    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandsToPrint_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.315ns  (logic 4.726ns (50.731%)  route 4.589ns (49.269%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  operandsToPrint_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  operandsToPrint_reg[0]/Q
                         net (fo=1, routed)           1.109     1.668    display/counter_instance/cathodes_OBUF[1]_inst_i_1_0[0]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.792 r  display/counter_instance/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.375     2.167    display/counter_instance/cathodes_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.794     3.085    display/counter_instance/sel0[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.150     3.235 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.311     5.546    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     9.315 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.315    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandsToPrint_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.290ns  (logic 4.508ns (48.526%)  route 4.782ns (51.474%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  operandsToPrint_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  operandsToPrint_reg[0]/Q
                         net (fo=1, routed)           1.109     1.668    display/counter_instance/cathodes_OBUF[1]_inst_i_1_0[0]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.792 r  display/counter_instance/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.375     2.167    display/counter_instance/cathodes_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.794     3.085    display/counter_instance/sel0[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.124     3.209 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.504     5.713    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.290 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.290    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandsToPrint_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.289ns  (logic 4.486ns (48.301%)  route 4.802ns (51.699%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  operandsToPrint_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  operandsToPrint_reg[0]/Q
                         net (fo=1, routed)           1.109     1.668    display/counter_instance/cathodes_OBUF[1]_inst_i_1_0[0]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.792 r  display/counter_instance/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.375     2.167    display/counter_instance/cathodes_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.609     2.900    display/counter_instance/sel0[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124     3.024 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.709     5.733    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.289 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.289    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandsToPrint_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.700ns (53.176%)  route 4.139ns (46.824%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  operandsToPrint_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  operandsToPrint_reg[0]/Q
                         net (fo=1, routed)           1.109     1.668    display/counter_instance/cathodes_OBUF[1]_inst_i_1_0[0]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.792 r  display/counter_instance/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.375     2.167    display/counter_instance/cathodes_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.591     2.882    display/counter_instance/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.153     3.035 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064     5.099    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740     8.839 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.839    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandsToPrint_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.826ns  (logic 4.424ns (50.126%)  route 4.402ns (49.874%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  operandsToPrint_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  operandsToPrint_reg[0]/Q
                         net (fo=1, routed)           1.109     1.668    display/counter_instance/cathodes_OBUF[1]_inst_i_1_0[0]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.792 f  display/counter_instance/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.375     2.167    display/counter_instance/cathodes_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.291 f  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.591     2.882    display/counter_instance/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.124     3.006 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.327     5.333    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.826 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.826    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandsToPrint_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 4.465ns (51.195%)  route 4.256ns (48.805%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  operandsToPrint_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  operandsToPrint_reg[0]/Q
                         net (fo=1, routed)           1.109     1.668    display/counter_instance/cathodes_OBUF[1]_inst_i_1_0[0]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.792 r  display/counter_instance/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.375     2.167    display/counter_instance/cathodes_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.830     3.121    display/counter_instance/sel0[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124     3.245 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.942     5.187    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.721 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.721    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enableSignal_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.708ns  (logic 4.485ns (58.190%)  route 3.223ns (41.810%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          LDCE                         0.000     0.000 r  enableSignal_reg[3]/G
    SLICE_X0Y79          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  enableSignal_reg[3]/Q
                         net (fo=2, routed)           0.510     1.069    display/counter_instance/Q[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.150     1.219 r  display/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.713     3.932    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     7.708 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.708    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enableSignal_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 4.235ns (57.397%)  route 3.144ns (42.603%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          LDCE                         0.000     0.000 r  enableSignal_reg[3]/G
    SLICE_X0Y79          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  enableSignal_reg[3]/Q
                         net (fo=2, routed)           0.510     1.069    display/counter_instance/Q[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.124     1.193 r  display/counter_instance/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.634     3.827    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.379 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.379    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enableSignal_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.471ns (62.220%)  route 2.715ns (37.780%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          LDCE                         0.000     0.000 r  enableSignal_reg[5]/G
    SLICE_X0Y79          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  enableSignal_reg[5]/Q
                         net (fo=2, routed)           0.661     1.220    display/counter_instance/Q[1]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.152     1.372 r  display/counter_instance/anodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.054     3.426    anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     7.185 r  anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.185    anodes[5]
    T14                                                               r  anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            operandsToPrint_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.306ns (33.479%)  route 0.609ns (66.521%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           0.489     0.749    boothMultiplier/operationUnit/registerAQ/switch_IBUF[4]
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.046     0.795 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[4]_i_1/O
                         net (fo=1, routed)           0.119     0.915    boothMultiplier_n_13
    SLICE_X0Y77          LDCE                                         r  operandsToPrint_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            operandsToPrint_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.307ns (32.067%)  route 0.650ns (67.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           0.535     0.800    boothMultiplier/operationUnit/registerAQ/switch_IBUF[5]
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.042     0.842 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     0.958    boothMultiplier_n_12
    SLICE_X3Y79          LDCE                                         r  operandsToPrint_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            operandsToPrint_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.298ns (28.195%)  route 0.759ns (71.805%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           0.648     0.901    boothMultiplier/operationUnit/registerAQ/switch_IBUF[2]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.946 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     1.057    boothMultiplier_n_15
    SLICE_X2Y78          LDCE                                         r  operandsToPrint_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            operandsToPrint_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.317ns (27.983%)  route 0.817ns (72.017%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           0.586     0.862    boothMultiplier/operationUnit/registerAQ/switch_IBUF[7]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.042     0.904 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[7]_i_1/O
                         net (fo=1, routed)           0.231     1.135    boothMultiplier_n_10
    SLICE_X0Y78          LDCE                                         r  operandsToPrint_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            operandsToPrint_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.152ns  (logic 0.311ns (26.976%)  route 0.841ns (73.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           0.654     0.916    boothMultiplier/operationUnit/registerAQ/switch_IBUF[6]
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.049     0.965 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[6]_i_1/O
                         net (fo=1, routed)           0.187     1.152    boothMultiplier_n_11
    SLICE_X2Y78          LDCE                                         r  operandsToPrint_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            operandsToPrint_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.157ns  (logic 0.288ns (24.934%)  route 0.868ns (75.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           0.742     0.988    boothMultiplier/operationUnit/registerAQ/switch_IBUF[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.043     1.031 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[0]_i_1/O
                         net (fo=1, routed)           0.126     1.157    boothMultiplier_n_17
    SLICE_X0Y78          LDCE                                         r  operandsToPrint_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            operandsToPrint_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.176ns  (logic 0.292ns (24.855%)  route 0.884ns (75.145%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           0.715     0.962    boothMultiplier/operationUnit/registerAQ/switch_IBUF[1]
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.045     1.007 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[1]_i_1/O
                         net (fo=1, routed)           0.169     1.176    boothMultiplier_n_16
    SLICE_X3Y79          LDCE                                         r  operandsToPrint_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[11]
                            (input port)
  Destination:            operandsToPrint_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.315ns (24.540%)  route 0.968ns (75.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  switch[11] (IN)
                         net (fo=0)                   0.000     0.000    switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  switch_IBUF[11]_inst/O
                         net (fo=2, routed)           0.852     1.121    switch_IBUF[11]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.166 r  operandsToPrint_reg[19]_i_1/O
                         net (fo=1, routed)           0.116     1.282    operandsToPrint_reg[19]_i_1_n_0
    SLICE_X1Y79          LDCE                                         r  operandsToPrint_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[15]
                            (input port)
  Destination:            operandsToPrint_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.337ns (25.503%)  route 0.983ns (74.497%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  switch[15] (IN)
                         net (fo=0)                   0.000     0.000    switch[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  switch_IBUF[15]_inst/O
                         net (fo=2, routed)           0.867     1.159    switch_IBUF[15]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.204 r  operandsToPrint_reg[23]_i_1/O
                         net (fo=1, routed)           0.116     1.320    operandsToPrint_reg[23]_i_1_n_0
    SLICE_X0Y79          LDCE                                         r  operandsToPrint_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[14]
                            (input port)
  Destination:            operandsToPrint_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.322ns (24.435%)  route 0.997ns (75.565%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  switch[14] (IN)
                         net (fo=0)                   0.000     0.000    switch[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  switch_IBUF[14]_inst/O
                         net (fo=2, routed)           0.766     1.044    switch_IBUF[14]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.089 r  operandsToPrint_reg[22]_i_1/O
                         net (fo=1, routed)           0.231     1.320    operandsToPrint_reg[22]_i_1_n_0
    SLICE_X1Y78          LDCE                                         r  operandsToPrint_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 4.673ns (49.290%)  route 4.808ns (50.710%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=16, routed)          0.837     6.670    display/counter_instance/innerCount_reg_n_0_[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.794 r  display/counter_instance/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.296     7.090    display/counter_instance/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  display/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835     8.049    display/counter_instance/sel0[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.154     8.203 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.840    11.043    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    14.796 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.796    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 4.687ns (51.215%)  route 4.464ns (48.785%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=16, routed)          0.837     6.670    display/counter_instance/innerCount_reg_n_0_[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.794 r  display/counter_instance/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.296     7.090    display/counter_instance/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  display/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.019     8.233    display/counter_instance/sel0[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.152     8.385 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.311    10.697    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    14.466 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.466    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.124ns  (logic 4.467ns (48.960%)  route 4.657ns (51.040%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=16, routed)          0.837     6.670    display/counter_instance/innerCount_reg_n_0_[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.794 r  display/counter_instance/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.296     7.090    display/counter_instance/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  display/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.019     8.233    display/counter_instance/sel0[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     8.357 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.504    10.861    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.439 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.439    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.445ns (48.730%)  route 4.677ns (51.270%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=16, routed)          0.837     6.670    display/counter_instance/innerCount_reg_n_0_[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.794 r  display/counter_instance/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.296     7.090    display/counter_instance/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  display/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835     8.049    display/counter_instance/sel0[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     8.173 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.709    10.882    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.437 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.437    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.534ns  (logic 4.660ns (54.611%)  route 3.873ns (45.389%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=16, routed)          0.837     6.670    display/counter_instance/innerCount_reg_n_0_[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.794 r  display/counter_instance/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.296     7.090    display/counter_instance/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  display/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.676     7.890    display/counter_instance/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.154     8.044 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064    10.108    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    13.848 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.848    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 4.383ns (51.449%)  route 4.136ns (48.551%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=16, routed)          0.837     6.670    display/counter_instance/innerCount_reg_n_0_[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.794 r  display/counter_instance/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.296     7.090    display/counter_instance/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  display/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.676     7.890    display/counter_instance/sel0[3]
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124     8.014 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.327    10.341    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.834 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.834    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 4.424ns (52.813%)  route 3.952ns (47.187%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  display/counter_instance/innerCount_reg[1]/Q
                         net (fo=16, routed)          0.805     6.638    display/counter_instance/innerCount_reg_n_0_[1]
    SLICE_X0Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.762 r  display/counter_instance/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.375     7.137    display/counter_instance/cathodes_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.830     8.090    display/counter_instance/sel0[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.214 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.942    10.157    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.690 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.690    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 4.446ns (55.248%)  route 3.602ns (44.752%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=17, routed)          0.888     6.721    display/counter_instance/innerCount_reg_n_0_[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.152     6.873 r  display/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.713     9.586    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.363 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.363    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 4.406ns (55.549%)  route 3.525ns (44.451%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=17, routed)          1.020     6.852    display/counter_instance/innerCount_reg_n_0_[0]
    SLICE_X1Y79          LUT3 (Prop_lut3_I2_O)        0.150     7.002 r  display/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.505     9.508    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.245 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.245    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/innerCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.194ns (54.352%)  route 3.522ns (45.648%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    display/counter_instance/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/counter_instance/innerCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  display/counter_instance/innerCount_reg[0]/Q
                         net (fo=17, routed)          0.888     6.721    display/counter_instance/innerCount_reg_n_0_[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  display/counter_instance/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.634     9.479    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.031 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.031    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandsToPrint_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.187ns (46.795%)  route 0.213ns (53.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.511    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[11]/Q
                         net (fo=4, routed)           0.213     1.865    boothMultiplier/operationUnit/registerAQ/P[10]
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.046     1.911 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.911    boothMultiplier_n_7
    SLICE_X2Y78          LDCE                                         r  operandsToPrint_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandsToPrint_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.189ns (44.099%)  route 0.240ns (55.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.594     1.513    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[5]/Q
                         net (fo=3, routed)           0.120     1.774    boothMultiplier/operationUnit/registerAQ/p_0_in[4]
    SLICE_X0Y77          LUT3 (Prop_lut3_I0_O)        0.048     1.822 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[4]_i_1/O
                         net (fo=1, routed)           0.119     1.942    boothMultiplier_n_13
    SLICE_X0Y77          LDCE                                         r  operandsToPrint_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enableSignal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.128ns (28.789%)  route 0.317ns (71.211%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    clock_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  currentState_reg[1]/Q
                         net (fo=30, routed)          0.317     1.957    ledProductFinished_OBUF
    SLICE_X0Y79          LDCE                                         r  enableSignal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandsToPrint_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.186ns (39.662%)  route 0.283ns (60.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.511    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[16]/Q
                         net (fo=3, routed)           0.182     1.834    boothMultiplier/operationUnit/registerAQ/P[15]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[15]_i_1/O
                         net (fo=1, routed)           0.101     1.980    boothMultiplier_n_2
    SLICE_X3Y78          LDCE                                         r  operandsToPrint_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandsToPrint_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.186ns (36.816%)  route 0.319ns (63.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.511    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[13]/Q
                         net (fo=8, routed)           0.319     1.972    boothMultiplier/operationUnit/registerAQ/P[12]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.045     2.017 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.017    boothMultiplier_n_5
    SLICE_X0Y77          LDCE                                         r  operandsToPrint_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandsToPrint_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.231ns (40.615%)  route 0.338ns (59.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    clock_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.128     1.640 f  currentState_reg[1]/Q
                         net (fo=30, routed)          0.338     1.978    ledProductFinished_OBUF
    SLICE_X1Y79          LUT2 (Prop_lut2_I1_O)        0.103     2.081 r  operandsToPrint_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.081    operandsToPrint_reg[20]_i_1_n_0
    SLICE_X1Y79          LDCE                                         r  operandsToPrint_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandsToPrint_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.185ns (32.046%)  route 0.392ns (67.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.594     1.513    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[7]/Q
                         net (fo=3, routed)           0.205     1.860    boothMultiplier/operationUnit/registerAQ/p_0_in[6]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.044     1.904 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[6]_i_1/O
                         net (fo=1, routed)           0.187     2.091    boothMultiplier_n_11
    SLICE_X2Y78          LDCE                                         r  operandsToPrint_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandsToPrint_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.190ns (32.712%)  route 0.391ns (67.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/Q
                         net (fo=14, routed)          0.265     1.918    boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]_0
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.049     1.967 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[0]_i_1/O
                         net (fo=1, routed)           0.126     2.093    boothMultiplier_n_17
    SLICE_X0Y78          LDCE                                         r  operandsToPrint_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandsToPrint_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.186ns (31.895%)  route 0.397ns (68.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[3]/Q
                         net (fo=3, routed)           0.287     1.938    boothMultiplier/operationUnit/registerAQ/p_0_in[2]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.045     1.983 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     2.093    boothMultiplier_n_15
    SLICE_X2Y78          LDCE                                         r  operandsToPrint_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandsToPrint_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.185ns (31.611%)  route 0.400ns (68.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.594     1.513    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[6]/Q
                         net (fo=3, routed)           0.285     1.939    boothMultiplier/operationUnit/registerAQ/p_0_in[5]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.044     1.983 r  boothMultiplier/operationUnit/registerAQ/operandsToPrint_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     2.099    boothMultiplier_n_12
    SLICE_X3Y79          LDCE                                         r  operandsToPrint_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[12]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.136ns  (logic 1.591ns (25.924%)  route 4.545ns (74.076%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switch[12] (IN)
                         net (fo=0)                   0.000     0.000    switch[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switch_IBUF[12]_inst/O
                         net (fo=2, routed)           4.545     6.012    boothMultiplier/operationUnit/registerAQ/switch_IBUF[12]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.136 r  boothMultiplier/operationUnit/registerAQ/internalValue[5]_i_1/O
                         net (fo=1, routed)           0.000     6.136    boothMultiplier/operationUnit/registerAQ/p_2_in[5]
    SLICE_X1Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.591     5.014    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[5]/C

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.745ns  (logic 1.091ns (18.990%)  route 4.654ns (81.010%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=2, routed)           4.654     5.621    boothMultiplier/operationUnit/registerAQ/switch_IBUF[9]
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.124     5.745 r  boothMultiplier/operationUnit/registerAQ/internalValue[2]_i_1/O
                         net (fo=1, routed)           0.000     5.745    boothMultiplier/operationUnit/registerAQ/p_2_in[2]
    SLICE_X2Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.590     5.013    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[2]/C

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.537ns  (logic 1.106ns (19.975%)  route 4.431ns (80.025%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=2, routed)           4.431     5.413    boothMultiplier/operationUnit/registerAQ/switch_IBUF[8]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124     5.537 r  boothMultiplier/operationUnit/registerAQ/internalValue[1]_i_1/O
                         net (fo=1, routed)           0.000     5.537    boothMultiplier/operationUnit/registerAQ/internalValue[1]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589     5.012    boothMultiplier/operationUnit/registerAQ/clock_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  boothMultiplier/operationUnit/registerAQ/internalValue_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.610ns (36.810%)  route 2.763ns (63.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=65, routed)          1.659     3.145    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  multiplyDebouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.105     4.373    multiplyDebouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586     5.009    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.610ns (36.810%)  route 2.763ns (63.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=65, routed)          1.659     3.145    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  multiplyDebouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.105     4.373    multiplyDebouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586     5.009    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.610ns (36.810%)  route 2.763ns (63.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=65, routed)          1.659     3.145    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  multiplyDebouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.105     4.373    multiplyDebouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586     5.009    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.610ns (36.810%)  route 2.763ns (63.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=65, routed)          1.659     3.145    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  multiplyDebouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.105     4.373    multiplyDebouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586     5.009    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  multiplyDebouncer/deb.count_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.233ns  (logic 1.610ns (38.026%)  route 2.624ns (61.974%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=65, routed)          1.659     3.145    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  multiplyDebouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.965     4.233    multiplyDebouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.588     5.011    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.233ns  (logic 1.610ns (38.026%)  route 2.624ns (61.974%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=65, routed)          1.659     3.145    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  multiplyDebouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.965     4.233    multiplyDebouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.588     5.011    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[6]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/deb.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.233ns  (logic 1.610ns (38.026%)  route 2.624ns (61.974%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=65, routed)          1.659     3.145    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  multiplyDebouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.965     4.233    multiplyDebouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.588     5.011    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  multiplyDebouncer/deb.count_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerM/internalValue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.260ns (38.888%)  route 0.409ns (61.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           0.409     0.669    boothMultiplier/operationUnit/registerM/switch_IBUF[4]
    SLICE_X0Y76          FDRE                                         r  boothMultiplier/operationUnit/registerM/internalValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.027    boothMultiplier/operationUnit/registerM/clock_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  boothMultiplier/operationUnit/registerM/internalValue_reg[4]/C

Slack:                    inf
  Source:                 btnConfirm
                            (input port)
  Destination:            multiplyDebouncer/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.289ns (43.106%)  route 0.382ns (56.894%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnConfirm (IN)
                         net (fo=0)                   0.000     0.000    btnConfirm
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnConfirm_IBUF_inst/O
                         net (fo=3, routed)           0.382     0.626    multiplyDebouncer/btnConfirm_IBUF
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.045     0.671 r  multiplyDebouncer/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.671    multiplyDebouncer/CLEARED_BTN_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnConfirm
                            (input port)
  Destination:            multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.289ns (43.042%)  route 0.383ns (56.958%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnConfirm (IN)
                         net (fo=0)                   0.000     0.000    btnConfirm
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnConfirm_IBUF_inst/O
                         net (fo=3, routed)           0.383     0.627    multiplyDebouncer/btnConfirm_IBUF
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.045     0.672 r  multiplyDebouncer/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.672    multiplyDebouncer/BTN_state__0[1]
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 btnConfirm
                            (input port)
  Destination:            multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.292ns (43.359%)  route 0.382ns (56.641%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnConfirm (IN)
                         net (fo=0)                   0.000     0.000    btnConfirm
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnConfirm_IBUF_inst/O
                         net (fo=3, routed)           0.382     0.626    multiplyDebouncer/btnConfirm_IBUF
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.048     0.674 r  multiplyDebouncer/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.674    multiplyDebouncer/BTN_state__0[0]
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerM/internalValue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.253ns (35.044%)  route 0.469ns (64.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           0.469     0.722    boothMultiplier/operationUnit/registerM/switch_IBUF[2]
    SLICE_X3Y77          FDRE                                         r  boothMultiplier/operationUnit/registerM/internalValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     2.029    boothMultiplier/operationUnit/registerM/clock_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  boothMultiplier/operationUnit/registerM/internalValue_reg[2]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerM/internalValue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.265ns (34.867%)  route 0.495ns (65.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           0.495     0.760    boothMultiplier/operationUnit/registerM/switch_IBUF[5]
    SLICE_X3Y77          FDRE                                         r  boothMultiplier/operationUnit/registerM/internalValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     2.029    boothMultiplier/operationUnit/registerM/clock_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  boothMultiplier/operationUnit/registerM/internalValue_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/CLEARED_BTN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.582%)  route 0.549ns (68.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=65, routed)          0.549     0.803    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/CLEARED_BTN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.582%)  route 0.549ns (68.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=65, routed)          0.549     0.803    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.582%)  route 0.549ns (68.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=65, routed)          0.549     0.803    multiplyDebouncer/btnReset_IBUF
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    multiplyDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  multiplyDebouncer/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            boothMultiplier/operationUnit/registerM/internalValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.247ns (30.360%)  route 0.568ns (69.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           0.568     0.815    boothMultiplier/operationUnit/registerM/switch_IBUF[1]
    SLICE_X3Y77          FDRE                                         r  boothMultiplier/operationUnit/registerM/internalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     2.029    boothMultiplier/operationUnit/registerM/clock_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  boothMultiplier/operationUnit/registerM/internalValue_reg[1]/C





