# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../twos_complement_arithmetic.srcs/sources_1/new/full_adder.vhd" \
"../../../../twos_complement_arithmetic.srcs/sources_1/new/not_elementwise_or_vector.vhd" \
"../../../../twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd" \
"../../../../twos_complement_arithmetic.srcs/sources_1/new/saturation.vhd" \
"../../../../twos_complement_arithmetic.srcs/sim_1/new/test_ripple_carry_adder.vhd" \

# Do not sort compile order
nosort
