

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Tue Oct  1 18:16:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmtree_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.506 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4119|     4119|  14.441 us|  14.441 us|  4119|  4119|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop16_loop17_loop18  |     4117|     4117|        23|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      787|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   224|    25904|    24384|    -|
|Memory               |       38|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      765|    -|
|Register             |        -|     -|    10851|     1856|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       38|   224|    36755|    27792|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     7|        4|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U709    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U710    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U711    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U712    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U713    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U714    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U715    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U716    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U717    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U718    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U719    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U720    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U721    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U722    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U723    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U724    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U741    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U742    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U743    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U744    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U745    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U746    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U747    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U748    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U749    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U750    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U751    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U752    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U753    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U754    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U755    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U756    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U757    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U758    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U759    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U760    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U761    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U762    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U763    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U764    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U765    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U766    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U767    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U768    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U769    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U770    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U771    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U772    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U725  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U726  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U727  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U728  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U729  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U730  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U731  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U732  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U733  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U734  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U735  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U736  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U737  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U738  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U739  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U740  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U773   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U774   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U775   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U776   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U777   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U778   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U779   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U780   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U781   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U782   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U783   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U784   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U785   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U786   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U787   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U788   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U789   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U790   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U791   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U792   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U793   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U794   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U795   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U796   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U797   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U798   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U799   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U800   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U801   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U802   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U803   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U804   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U805   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U806   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U807   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U808   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U809   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U810   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U811   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U812   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U813   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U814   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U815   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U816   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U817   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U818   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U819   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U820   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U821   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U822   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U823   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U824   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U825   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U826   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U827   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U828   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U829   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U830   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U831   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U832   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U833   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U834   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U835   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U836   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 224|25904|24384|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v53_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v53_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v54_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v54_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v54_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v54_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v54_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v54_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v55_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       38|  0|   0|    0|  9728| 1216|    38|       311296|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln169_1_fu_2020_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln169_fu_2035_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln170_1_fu_2135_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln170_fu_2081_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln171_fu_2129_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln179_fu_2226_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln190_fu_2220_p2                |         +|   0|  0|  15|           8|           8|
    |empty_fu_2187_p2                    |         +|   0|  0|  15|           8|           8|
    |and_ln169_fu_2067_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2905                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2907                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op238_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op280_read_state2      |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_2117_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp68_fu_2203_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp99_3_fu_2208_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln169_fu_2014_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln170_fu_2041_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln171_fu_2061_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln182_fu_2123_p2               |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter22  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6    |        or|   0|  0|   2|           1|           1|
    |or_ln170_fu_2087_p2                 |        or|   0|  0|   2|           1|           1|
    |add88_1513546553_fu_2588_p3         |    select|   0|  0|  32|           1|          32|
    |add88_1_1180548551_fu_2594_p3       |    select|   0|  0|  32|           1|          32|
    |add88_1_2206555_fu_2582_p3          |    select|   0|  0|  32|           1|          32|
    |add88_2516534541_fu_2606_p3         |    select|   0|  0|  32|           1|          32|
    |add88_2_1102536539_fu_2612_p3       |    select|   0|  0|  32|           1|          32|
    |add88_2_2128543_fu_2600_p3          |    select|   0|  0|  32|           1|          32|
    |add88_3519522529_fu_2624_p3         |    select|   0|  0|  32|           1|          32|
    |add88_3_124524527_fu_2630_p3        |    select|   0|  0|  32|           1|          32|
    |add88_3_250531_fu_2618_p3           |    select|   0|  0|  32|           1|          32|
    |grp_fu_1398_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1402_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1406_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1410_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1429_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1448_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1467_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln169_1_fu_2073_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln169_fu_2047_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln170_1_fu_2105_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln170_2_fu_2141_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln170_fu_2093_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln169_fu_2055_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 787|         144|         387|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_empty_10_reg_1308  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_11_reg_1278  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_12_reg_1288  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_13_reg_1338  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_14_reg_1348  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_15_reg_1358  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_16_reg_1368  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_17_reg_1378  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_18_reg_1388  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_7_reg_1318   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_8_reg_1328   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_empty_9_reg_1298   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_10_reg_1308  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_11_reg_1278  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_12_reg_1288  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_7_reg_1318   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_8_reg_1328   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_9_reg_1298   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_empty_13_reg_1338  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_empty_14_reg_1348  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_empty_15_reg_1358  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_empty_16_reg_1368  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_empty_17_reg_1378  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_empty_18_reg_1388  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten22_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v56_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v57_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v58_load               |   9|          2|    5|         10|
    |indvar_flatten22_fu_170                 |   9|          2|   13|         26|
    |indvar_flatten_fu_162                   |   9|          2|   10|         20|
    |real_start                              |   9|          2|    1|          2|
    |v149_0_0_blk_n                          |   9|          2|    1|          2|
    |v149_0_1_blk_n                          |   9|          2|    1|          2|
    |v149_0_2_blk_n                          |   9|          2|    1|          2|
    |v149_0_3_blk_n                          |   9|          2|    1|          2|
    |v149_1_0_blk_n                          |   9|          2|    1|          2|
    |v149_1_1_blk_n                          |   9|          2|    1|          2|
    |v149_1_2_blk_n                          |   9|          2|    1|          2|
    |v149_1_3_blk_n                          |   9|          2|    1|          2|
    |v149_2_0_blk_n                          |   9|          2|    1|          2|
    |v149_2_1_blk_n                          |   9|          2|    1|          2|
    |v149_2_2_blk_n                          |   9|          2|    1|          2|
    |v149_2_3_blk_n                          |   9|          2|    1|          2|
    |v149_3_0_blk_n                          |   9|          2|    1|          2|
    |v149_3_1_blk_n                          |   9|          2|    1|          2|
    |v149_3_2_blk_n                          |   9|          2|    1|          2|
    |v149_3_3_blk_n                          |   9|          2|    1|          2|
    |v152_0_0_blk_n                          |   9|          2|    1|          2|
    |v152_0_1_blk_n                          |   9|          2|    1|          2|
    |v152_0_2_blk_n                          |   9|          2|    1|          2|
    |v152_0_3_blk_n                          |   9|          2|    1|          2|
    |v152_1_0_blk_n                          |   9|          2|    1|          2|
    |v152_1_1_blk_n                          |   9|          2|    1|          2|
    |v152_1_2_blk_n                          |   9|          2|    1|          2|
    |v152_1_3_blk_n                          |   9|          2|    1|          2|
    |v152_2_0_blk_n                          |   9|          2|    1|          2|
    |v152_2_1_blk_n                          |   9|          2|    1|          2|
    |v152_2_2_blk_n                          |   9|          2|    1|          2|
    |v152_2_3_blk_n                          |   9|          2|    1|          2|
    |v152_3_0_blk_n                          |   9|          2|    1|          2|
    |v152_3_1_blk_n                          |   9|          2|    1|          2|
    |v152_3_2_blk_n                          |   9|          2|    1|          2|
    |v152_3_3_blk_n                          |   9|          2|    1|          2|
    |v153_0_0_blk_n                          |   9|          2|    1|          2|
    |v153_0_1_blk_n                          |   9|          2|    1|          2|
    |v153_0_2_blk_n                          |   9|          2|    1|          2|
    |v153_0_3_blk_n                          |   9|          2|    1|          2|
    |v153_1_0_blk_n                          |   9|          2|    1|          2|
    |v153_1_1_blk_n                          |   9|          2|    1|          2|
    |v153_1_2_blk_n                          |   9|          2|    1|          2|
    |v153_1_3_blk_n                          |   9|          2|    1|          2|
    |v153_2_0_blk_n                          |   9|          2|    1|          2|
    |v153_2_1_blk_n                          |   9|          2|    1|          2|
    |v153_2_2_blk_n                          |   9|          2|    1|          2|
    |v153_2_3_blk_n                          |   9|          2|    1|          2|
    |v153_3_0_blk_n                          |   9|          2|    1|          2|
    |v153_3_1_blk_n                          |   9|          2|    1|          2|
    |v153_3_2_blk_n                          |   9|          2|    1|          2|
    |v153_3_3_blk_n                          |   9|          2|    1|          2|
    |v56_fu_166                              |   9|          2|    5|         10|
    |v57_fu_158                              |   9|          2|    5|         10|
    |v58_fu_154                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 765|        170|  895|       1790|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add88_1513546553_reg_3734               |   32|   0|   32|          0|
    |add88_1_1180548551_reg_3739             |   32|   0|   32|          0|
    |add88_1_2206555_reg_3729                |   32|   0|   32|          0|
    |add88_2516534541_reg_3774               |   32|   0|   32|          0|
    |add88_2_1102536539_reg_3779             |   32|   0|   32|          0|
    |add88_2_2128543_reg_3769                |   32|   0|   32|          0|
    |add88_3519522529_reg_3814               |   32|   0|   32|          0|
    |add88_3_124524527_reg_3819              |   32|   0|   32|          0|
    |add88_3_250531_reg_3809                 |   32|   0|   32|          0|
    |add_ln190_reg_2899                      |    8|   0|    8|          0|
    |ap_CS_fsm                               |    1|   0|    1|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_10_reg_1308  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_11_reg_1278  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_12_reg_1288  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_13_reg_1338  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_14_reg_1348  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_15_reg_1358  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_16_reg_1368  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_17_reg_1378  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_18_reg_1388  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_7_reg_1318   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_8_reg_1328   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_9_reg_1298   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_10_reg_1308  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_11_reg_1278  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_12_reg_1288  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_13_reg_1338  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_14_reg_1348  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_15_reg_1358  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_16_reg_1368  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_17_reg_1378  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_18_reg_1388  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_7_reg_1318   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_8_reg_1328   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_9_reg_1298   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_10_reg_1308  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_11_reg_1278  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_12_reg_1288  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_13_reg_1338  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_14_reg_1348  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_15_reg_1358  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_16_reg_1368  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_17_reg_1378  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_18_reg_1388  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_7_reg_1318   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_8_reg_1328   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_9_reg_1298   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_10_reg_1308  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_11_reg_1278  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_12_reg_1288  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_13_reg_1338  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_14_reg_1348  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_15_reg_1358  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_16_reg_1368  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_17_reg_1378  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_18_reg_1388  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_7_reg_1318   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_8_reg_1328   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_9_reg_1298   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_13_reg_1338  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_14_reg_1348  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_15_reg_1358  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_16_reg_1368  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_17_reg_1378  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_18_reg_1388  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_13_reg_1338  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_14_reg_1348  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_15_reg_1358  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_16_reg_1368  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_17_reg_1378  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_18_reg_1388  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_13_reg_1338  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_14_reg_1348  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_15_reg_1358  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_16_reg_1368  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_17_reg_1378  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_18_reg_1388  |   32|   0|   32|          0|
    |cmp21_reg_2837                          |    1|   0|    1|          0|
    |cmp68_reg_2875                          |    1|   0|    1|          0|
    |cmp99_3_reg_2895                        |    1|   0|    1|          0|
    |empty_10_reg_1308                       |   32|   0|   32|          0|
    |empty_11_reg_1278                       |   32|   0|   32|          0|
    |empty_12_reg_1288                       |   32|   0|   32|          0|
    |empty_7_reg_1318                        |   32|   0|   32|          0|
    |empty_8_reg_1328                        |   32|   0|   32|          0|
    |empty_9_reg_1298                        |   32|   0|   32|          0|
    |icmp_ln169_reg_2811                     |    1|   0|    1|          0|
    |icmp_ln182_reg_2841                     |    1|   0|    1|          0|
    |indvar_flatten22_fu_170                 |   13|   0|   13|          0|
    |indvar_flatten_fu_162                   |   10|   0|   10|          0|
    |mux_case_01227_fu_186                   |   32|   0|   32|          0|
    |mux_case_0501_fu_174                    |   32|   0|   32|          0|
    |mux_case_0743_fu_178                    |   32|   0|   32|          0|
    |mux_case_0985_fu_182                    |   32|   0|   32|          0|
    |mux_case_11509_fu_190                   |   32|   0|   32|          0|
    |mux_case_115611_fu_194                  |   32|   0|   32|          0|
    |mux_case_217013_fu_198                  |   32|   0|   32|          0|
    |mux_case_217615_fu_202                  |   32|   0|   32|          0|
    |mux_case_319017_fu_206                  |   32|   0|   32|          0|
    |mux_case_324219_fu_210                  |   32|   0|   32|          0|
    |select_ln169_1_reg_2815                 |    5|   0|    5|          0|
    |select_ln170_1_reg_2825                 |    5|   0|    5|          0|
    |start_once_reg                          |    1|   0|    1|          0|
    |tmp10_reg_3994                          |   32|   0|   32|          0|
    |tmp11_reg_3999                          |   32|   0|   32|          0|
    |tmp12_reg_4004                          |   32|   0|   32|          0|
    |tmp13_reg_3844                          |   32|   0|   32|          0|
    |tmp19_reg_3929                          |   32|   0|   32|          0|
    |tmp20_reg_3934                          |   32|   0|   32|          0|
    |tmp21_reg_3939                          |   32|   0|   32|          0|
    |tmp22_reg_3944                          |   32|   0|   32|          0|
    |tmp23_reg_3949                          |   32|   0|   32|          0|
    |tmp24_reg_3954                          |   32|   0|   32|          0|
    |tmp25_reg_3959                          |   32|   0|   32|          0|
    |tmp26_reg_3964                          |   32|   0|   32|          0|
    |tmp27_reg_3804                          |   32|   0|   32|          0|
    |tmp33_reg_3889                          |   32|   0|   32|          0|
    |tmp34_reg_3894                          |   32|   0|   32|          0|
    |tmp35_reg_3899                          |   32|   0|   32|          0|
    |tmp36_reg_3904                          |   32|   0|   32|          0|
    |tmp37_reg_3909                          |   32|   0|   32|          0|
    |tmp38_reg_3914                          |   32|   0|   32|          0|
    |tmp39_reg_3919                          |   32|   0|   32|          0|
    |tmp40_reg_3924                          |   32|   0|   32|          0|
    |tmp41_reg_3764                          |   32|   0|   32|          0|
    |tmp50_reg_3849                          |   32|   0|   32|          0|
    |tmp51_reg_3854                          |   32|   0|   32|          0|
    |tmp52_reg_3709                          |   32|   0|   32|          0|
    |tmp53_reg_3859                          |   32|   0|   32|          0|
    |tmp54_reg_3864                          |   32|   0|   32|          0|
    |tmp55_reg_3714                          |   32|   0|   32|          0|
    |tmp56_reg_3869                          |   32|   0|   32|          0|
    |tmp57_reg_3874                          |   32|   0|   32|          0|
    |tmp58_reg_3719                          |   32|   0|   32|          0|
    |tmp59_reg_3879                          |   32|   0|   32|          0|
    |tmp5_reg_3969                           |   32|   0|   32|          0|
    |tmp60_reg_3884                          |   32|   0|   32|          0|
    |tmp61_reg_3724                          |   32|   0|   32|          0|
    |tmp6_reg_3974                           |   32|   0|   32|          0|
    |tmp7_reg_3979                           |   32|   0|   32|          0|
    |tmp8_reg_3984                           |   32|   0|   32|          0|
    |tmp9_reg_3989                           |   32|   0|   32|          0|
    |trunc_ln169_reg_2831                    |    4|   0|    4|          0|
    |trunc_ln170_reg_2820                    |    4|   0|    4|          0|
    |v53_10_addr_reg_3292                    |    8|   0|    8|          0|
    |v53_11_addr_reg_3298                    |    8|   0|    8|          0|
    |v53_12_addr_reg_3304                    |    8|   0|    8|          0|
    |v53_13_addr_reg_3310                    |    8|   0|    8|          0|
    |v53_14_addr_reg_3316                    |    8|   0|    8|          0|
    |v53_15_addr_reg_3322                    |    8|   0|    8|          0|
    |v53_1_addr_reg_3238                     |    8|   0|    8|          0|
    |v53_2_addr_reg_3244                     |    8|   0|    8|          0|
    |v53_3_addr_reg_3250                     |    8|   0|    8|          0|
    |v53_4_addr_reg_3256                     |    8|   0|    8|          0|
    |v53_5_addr_reg_3262                     |    8|   0|    8|          0|
    |v53_6_addr_reg_3268                     |    8|   0|    8|          0|
    |v53_7_addr_reg_3274                     |    8|   0|    8|          0|
    |v53_8_addr_reg_3280                     |    8|   0|    8|          0|
    |v53_9_addr_reg_3286                     |    8|   0|    8|          0|
    |v53_addr_reg_3232                       |    8|   0|    8|          0|
    |v54_1_addr_reg_2850                     |    8|   0|    8|          0|
    |v54_2_addr_reg_2855                     |    8|   0|    8|          0|
    |v54_3_addr_reg_2860                     |    8|   0|    8|          0|
    |v54_4_addr_reg_2865                     |    8|   0|    8|          0|
    |v54_5_addr_reg_2870                     |    8|   0|    8|          0|
    |v54_addr_reg_2845                       |    8|   0|    8|          0|
    |v55_10_addr_reg_2954                    |    8|   0|    8|          0|
    |v55_11_addr_reg_2959                    |    8|   0|    8|          0|
    |v55_12_addr_reg_2964                    |    8|   0|    8|          0|
    |v55_13_addr_reg_2969                    |    8|   0|    8|          0|
    |v55_14_addr_reg_2974                    |    8|   0|    8|          0|
    |v55_15_addr_reg_2979                    |    8|   0|    8|          0|
    |v55_1_addr_reg_2909                     |    8|   0|    8|          0|
    |v55_2_addr_reg_2914                     |    8|   0|    8|          0|
    |v55_3_addr_reg_2919                     |    8|   0|    8|          0|
    |v55_4_addr_reg_2924                     |    8|   0|    8|          0|
    |v55_5_addr_reg_2929                     |    8|   0|    8|          0|
    |v55_6_addr_reg_2934                     |    8|   0|    8|          0|
    |v55_7_addr_reg_2939                     |    8|   0|    8|          0|
    |v55_8_addr_reg_2944                     |    8|   0|    8|          0|
    |v55_9_addr_reg_2949                     |    8|   0|    8|          0|
    |v55_addr_reg_2904                       |    8|   0|    8|          0|
    |v56_fu_166                              |    5|   0|    5|          0|
    |v57_fu_158                              |    5|   0|    5|          0|
    |v58_fu_154                              |    5|   0|    5|          0|
    |v63_11_reg_3209                         |   32|   0|   32|          0|
    |v63_18_reg_3092                         |   32|   0|   32|          0|
    |v63_19_reg_3100                         |   32|   0|   32|          0|
    |v63_1_reg_3076                          |   32|   0|   32|          0|
    |v63_20_reg_3108                         |   32|   0|   32|          0|
    |v63_21_reg_3116                         |   32|   0|   32|          0|
    |v63_2_reg_3084                          |   32|   0|   32|          0|
    |v63_3_reg_3448                          |   32|   0|   32|          0|
    |v63_4_reg_3186                          |   32|   0|   32|          0|
    |v63_reg_3068                            |   32|   0|   32|          0|
    |v65_10_reg_3170                         |   32|   0|   32|          0|
    |v65_15_reg_3052                         |   32|   0|   32|          0|
    |v65_16_reg_3178                         |   32|   0|   32|          0|
    |v65_21_reg_3060                         |   32|   0|   32|          0|
    |v65_4_reg_3162                          |   32|   0|   32|          0|
    |v65_9_reg_3044                          |   32|   0|   32|          0|
    |v67_10_reg_3564                         |   32|   0|   32|          0|
    |v67_11_reg_3569                         |   32|   0|   32|          0|
    |v67_12_reg_3344                         |   32|   0|   32|          0|
    |v67_13_reg_3349                         |   32|   0|   32|          0|
    |v67_14_reg_3354                         |   32|   0|   32|          0|
    |v67_15_reg_3359                         |   32|   0|   32|          0|
    |v67_16_reg_3364                         |   32|   0|   32|          0|
    |v67_17_reg_3370                         |   32|   0|   32|          0|
    |v67_18_reg_3376                         |   32|   0|   32|          0|
    |v67_19_reg_3744                         |   32|   0|   32|          0|
    |v67_1_reg_3694                          |   32|   0|   32|          0|
    |v67_20_reg_3574                         |   32|   0|   32|          0|
    |v67_21_reg_3579                         |   32|   0|   32|          0|
    |v67_22_reg_3584                         |   32|   0|   32|          0|
    |v67_23_reg_3589                         |   32|   0|   32|          0|
    |v67_24_reg_3594                         |   32|   0|   32|          0|
    |v67_25_reg_3599                         |   32|   0|   32|          0|
    |v67_26_reg_3604                         |   32|   0|   32|          0|
    |v67_27_reg_3609                         |   32|   0|   32|          0|
    |v67_28_reg_3749                         |   32|   0|   32|          0|
    |v67_29_reg_3754                         |   32|   0|   32|          0|
    |v67_2_reg_3699                          |   32|   0|   32|          0|
    |v67_30_reg_3759                         |   32|   0|   32|          0|
    |v67_31_reg_3382                         |   32|   0|   32|          0|
    |v67_32_reg_3387                         |   32|   0|   32|          0|
    |v67_33_reg_3393                         |   32|   0|   32|          0|
    |v67_34_reg_3399                         |   32|   0|   32|          0|
    |v67_35_reg_3784                         |   32|   0|   32|          0|
    |v67_36_reg_3614                         |   32|   0|   32|          0|
    |v67_37_reg_3619                         |   32|   0|   32|          0|
    |v67_38_reg_3624                         |   32|   0|   32|          0|
    |v67_39_reg_3629                         |   32|   0|   32|          0|
    |v67_3_reg_3704                          |   32|   0|   32|          0|
    |v67_40_reg_3634                         |   32|   0|   32|          0|
    |v67_41_reg_3639                         |   32|   0|   32|          0|
    |v67_42_reg_3644                         |   32|   0|   32|          0|
    |v67_43_reg_3649                         |   32|   0|   32|          0|
    |v67_44_reg_3789                         |   32|   0|   32|          0|
    |v67_45_reg_3794                         |   32|   0|   32|          0|
    |v67_46_reg_3799                         |   32|   0|   32|          0|
    |v67_47_reg_3405                         |   32|   0|   32|          0|
    |v67_48_reg_3410                         |   32|   0|   32|          0|
    |v67_49_reg_3416                         |   32|   0|   32|          0|
    |v67_4_reg_3529                          |   32|   0|   32|          0|
    |v67_50_reg_3422                         |   32|   0|   32|          0|
    |v67_51_reg_3824                         |   32|   0|   32|          0|
    |v67_52_reg_3654                         |   32|   0|   32|          0|
    |v67_53_reg_3659                         |   32|   0|   32|          0|
    |v67_54_reg_3664                         |   32|   0|   32|          0|
    |v67_55_reg_3669                         |   32|   0|   32|          0|
    |v67_56_reg_3674                         |   32|   0|   32|          0|
    |v67_57_reg_3679                         |   32|   0|   32|          0|
    |v67_58_reg_3684                         |   32|   0|   32|          0|
    |v67_59_reg_3829                         |   32|   0|   32|          0|
    |v67_5_reg_3534                          |   32|   0|   32|          0|
    |v67_60_reg_3834                         |   32|   0|   32|          0|
    |v67_61_reg_3839                         |   32|   0|   32|          0|
    |v67_62_reg_3428                         |   32|   0|   32|          0|
    |v67_64_reg_3559                         |   32|   0|   32|          0|
    |v67_6_reg_3539                          |   32|   0|   32|          0|
    |v67_7_reg_3544                          |   32|   0|   32|          0|
    |v67_8_reg_3549                          |   32|   0|   32|          0|
    |v67_9_reg_3554                          |   32|   0|   32|          0|
    |v67_reg_3689                            |   32|   0|   32|          0|
    |add_ln190_reg_2899                      |   64|  32|    8|          0|
    |cmp21_reg_2837                          |   64|  32|    1|          0|
    |cmp68_reg_2875                          |   64|  32|    1|          0|
    |cmp99_3_reg_2895                        |   64|  32|    1|          0|
    |empty_10_reg_1308                       |   64|  32|   32|          0|
    |empty_11_reg_1278                       |   64|  32|   32|          0|
    |empty_12_reg_1288                       |   64|  32|   32|          0|
    |empty_7_reg_1318                        |   64|  32|   32|          0|
    |empty_8_reg_1328                        |   64|  32|   32|          0|
    |empty_9_reg_1298                        |   64|  32|   32|          0|
    |icmp_ln169_reg_2811                     |   64|  32|    1|          0|
    |icmp_ln182_reg_2841                     |   64|  32|    1|          0|
    |v53_10_addr_reg_3292                    |   64|  32|    8|          0|
    |v53_11_addr_reg_3298                    |   64|  32|    8|          0|
    |v53_12_addr_reg_3304                    |   64|  32|    8|          0|
    |v53_13_addr_reg_3310                    |   64|  32|    8|          0|
    |v53_14_addr_reg_3316                    |   64|  32|    8|          0|
    |v53_15_addr_reg_3322                    |   64|  32|    8|          0|
    |v53_1_addr_reg_3238                     |   64|  32|    8|          0|
    |v53_2_addr_reg_3244                     |   64|  32|    8|          0|
    |v53_3_addr_reg_3250                     |   64|  32|    8|          0|
    |v53_4_addr_reg_3256                     |   64|  32|    8|          0|
    |v53_5_addr_reg_3262                     |   64|  32|    8|          0|
    |v53_6_addr_reg_3268                     |   64|  32|    8|          0|
    |v53_7_addr_reg_3274                     |   64|  32|    8|          0|
    |v53_8_addr_reg_3280                     |   64|  32|    8|          0|
    |v53_9_addr_reg_3286                     |   64|  32|    8|          0|
    |v53_addr_reg_3232                       |   64|  32|    8|          0|
    |v55_10_addr_reg_2954                    |   64|  32|    8|          0|
    |v55_12_addr_reg_2964                    |   64|  32|    8|          0|
    |v55_13_addr_reg_2969                    |   64|  32|    8|          0|
    |v55_14_addr_reg_2974                    |   64|  32|    8|          0|
    |v55_1_addr_reg_2909                     |   64|  32|    8|          0|
    |v55_2_addr_reg_2914                     |   64|  32|    8|          0|
    |v55_5_addr_reg_2929                     |   64|  32|    8|          0|
    |v55_6_addr_reg_2934                     |   64|  32|    8|          0|
    |v55_9_addr_reg_2949                     |   64|  32|    8|          0|
    |v63_18_reg_3092                         |   64|  32|   32|          0|
    |v63_19_reg_3100                         |   64|  32|   32|          0|
    |v63_1_reg_3076                          |   64|  32|   32|          0|
    |v63_20_reg_3108                         |   64|  32|   32|          0|
    |v63_2_reg_3084                          |   64|  32|   32|          0|
    |v63_reg_3068                            |   64|  32|   32|          0|
    |v65_10_reg_3170                         |   64|  32|   32|          0|
    |v65_15_reg_3052                         |   64|  32|   32|          0|
    |v65_16_reg_3178                         |   64|  32|   32|          0|
    |v65_21_reg_3060                         |   64|  32|   32|          0|
    |v65_4_reg_3162                          |   64|  32|   32|          0|
    |v65_9_reg_3044                          |   64|  32|   32|          0|
    |v67_16_reg_3364                         |   64|  32|   32|          0|
    |v67_17_reg_3370                         |   64|  32|   32|          0|
    |v67_18_reg_3376                         |   64|  32|   32|          0|
    |v67_32_reg_3387                         |   64|  32|   32|          0|
    |v67_33_reg_3393                         |   64|  32|   32|          0|
    |v67_34_reg_3399                         |   64|  32|   32|          0|
    |v67_48_reg_3410                         |   64|  32|   32|          0|
    |v67_49_reg_3416                         |   64|  32|   32|          0|
    |v67_50_reg_3422                         |   64|  32|   32|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |10851|1856| 8216|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node3|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v153_0_0_dout            |   in|   32|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_num_data_valid  |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_fifo_cap        |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_empty_n         |   in|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_read            |  out|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_1_0_dout            |   in|   32|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_num_data_valid  |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_fifo_cap        |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_empty_n         |   in|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_read            |  out|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_2_0_dout            |   in|   32|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_num_data_valid  |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_fifo_cap        |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_empty_n         |   in|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_read            |  out|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_3_0_dout            |   in|   32|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_num_data_valid  |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_fifo_cap        |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_empty_n         |   in|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_read            |  out|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_0_1_dout            |   in|   32|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_num_data_valid  |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_fifo_cap        |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_empty_n         |   in|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_read            |  out|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_1_1_dout            |   in|   32|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_num_data_valid  |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_fifo_cap        |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_empty_n         |   in|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_read            |  out|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_2_1_dout            |   in|   32|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_num_data_valid  |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_fifo_cap        |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_empty_n         |   in|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_read            |  out|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_3_1_dout            |   in|   32|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_num_data_valid  |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_fifo_cap        |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_empty_n         |   in|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_read            |  out|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_0_2_dout            |   in|   32|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_num_data_valid  |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_fifo_cap        |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_empty_n         |   in|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_read            |  out|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_1_2_dout            |   in|   32|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_num_data_valid  |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_fifo_cap        |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_empty_n         |   in|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_read            |  out|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_2_2_dout            |   in|   32|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_num_data_valid  |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_fifo_cap        |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_empty_n         |   in|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_read            |  out|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_3_2_dout            |   in|   32|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_num_data_valid  |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_fifo_cap        |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_empty_n         |   in|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_read            |  out|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_0_3_dout            |   in|   32|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_num_data_valid  |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_fifo_cap        |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_empty_n         |   in|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_read            |  out|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_1_3_dout            |   in|   32|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_num_data_valid  |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_fifo_cap        |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_empty_n         |   in|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_read            |  out|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_2_3_dout            |   in|   32|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_num_data_valid  |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_fifo_cap        |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_empty_n         |   in|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_read            |  out|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_3_3_dout            |   in|   32|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_num_data_valid  |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_fifo_cap        |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_empty_n         |   in|    1|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_read            |  out|    1|     ap_fifo|      v153_3_3|       pointer|
|v152_1_1_dout            |   in|   32|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_num_data_valid  |   in|    9|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_fifo_cap        |   in|    9|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_empty_n         |   in|    1|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_read            |  out|    1|     ap_fifo|      v152_1_1|       pointer|
|v152_2_1_dout            |   in|   32|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_num_data_valid  |   in|    9|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_fifo_cap        |   in|    9|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_empty_n         |   in|    1|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_read            |  out|    1|     ap_fifo|      v152_2_1|       pointer|
|v152_3_1_dout            |   in|   32|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_num_data_valid  |   in|    9|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_fifo_cap        |   in|    9|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_empty_n         |   in|    1|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_read            |  out|    1|     ap_fifo|      v152_3_1|       pointer|
|v152_1_2_dout            |   in|   32|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_num_data_valid  |   in|    9|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_fifo_cap        |   in|    9|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_empty_n         |   in|    1|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_read            |  out|    1|     ap_fifo|      v152_1_2|       pointer|
|v152_2_2_dout            |   in|   32|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_num_data_valid  |   in|    9|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_fifo_cap        |   in|    9|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_empty_n         |   in|    1|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_read            |  out|    1|     ap_fifo|      v152_2_2|       pointer|
|v152_3_2_dout            |   in|   32|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_num_data_valid  |   in|    9|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_fifo_cap        |   in|    9|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_empty_n         |   in|    1|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_read            |  out|    1|     ap_fifo|      v152_3_2|       pointer|
|v152_1_3_dout            |   in|   32|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_num_data_valid  |   in|    9|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_fifo_cap        |   in|    9|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_empty_n         |   in|    1|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_read            |  out|    1|     ap_fifo|      v152_1_3|       pointer|
|v152_2_3_dout            |   in|   32|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_num_data_valid  |   in|    9|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_fifo_cap        |   in|    9|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_empty_n         |   in|    1|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_read            |  out|    1|     ap_fifo|      v152_2_3|       pointer|
|v152_3_3_dout            |   in|   32|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_num_data_valid  |   in|    9|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_fifo_cap        |   in|    9|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_empty_n         |   in|    1|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_read            |  out|    1|     ap_fifo|      v152_3_3|       pointer|
|v152_3_0_dout            |   in|   32|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_num_data_valid  |   in|    9|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_fifo_cap        |   in|    9|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_empty_n         |   in|    1|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_read            |  out|    1|     ap_fifo|      v152_3_0|       pointer|
|v152_0_1_dout            |   in|   32|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_num_data_valid  |   in|    9|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_fifo_cap        |   in|    9|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_empty_n         |   in|    1|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_read            |  out|    1|     ap_fifo|      v152_0_1|       pointer|
|v152_0_2_dout            |   in|   32|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_num_data_valid  |   in|    9|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_fifo_cap        |   in|    9|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_empty_n         |   in|    1|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_read            |  out|    1|     ap_fifo|      v152_0_2|       pointer|
|v152_0_3_dout            |   in|   32|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_num_data_valid  |   in|    9|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_fifo_cap        |   in|    9|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_empty_n         |   in|    1|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_read            |  out|    1|     ap_fifo|      v152_0_3|       pointer|
|v152_1_0_dout            |   in|   32|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_num_data_valid  |   in|    9|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_fifo_cap        |   in|    9|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_empty_n         |   in|    1|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_read            |  out|    1|     ap_fifo|      v152_1_0|       pointer|
|v152_2_0_dout            |   in|   32|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_num_data_valid  |   in|    9|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_fifo_cap        |   in|    9|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_empty_n         |   in|    1|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_read            |  out|    1|     ap_fifo|      v152_2_0|       pointer|
|v152_0_0_dout            |   in|   32|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_num_data_valid  |   in|    9|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_fifo_cap        |   in|    9|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_empty_n         |   in|    1|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_read            |  out|    1|     ap_fifo|      v152_0_0|       pointer|
|v149_0_0_din             |  out|   32|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_num_data_valid  |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_fifo_cap        |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_full_n          |   in|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_write           |  out|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_1_0_din             |  out|   32|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_num_data_valid  |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_fifo_cap        |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_full_n          |   in|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_write           |  out|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_2_0_din             |  out|   32|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_num_data_valid  |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_fifo_cap        |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_full_n          |   in|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_write           |  out|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_3_0_din             |  out|   32|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_num_data_valid  |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_fifo_cap        |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_full_n          |   in|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_write           |  out|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_0_1_din             |  out|   32|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_num_data_valid  |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_fifo_cap        |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_full_n          |   in|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_write           |  out|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_1_1_din             |  out|   32|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_num_data_valid  |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_fifo_cap        |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_full_n          |   in|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_write           |  out|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_2_1_din             |  out|   32|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_num_data_valid  |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_fifo_cap        |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_full_n          |   in|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_write           |  out|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_3_1_din             |  out|   32|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_num_data_valid  |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_fifo_cap        |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_full_n          |   in|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_write           |  out|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_0_2_din             |  out|   32|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_num_data_valid  |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_fifo_cap        |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_full_n          |   in|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_write           |  out|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_1_2_din             |  out|   32|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_num_data_valid  |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_fifo_cap        |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_full_n          |   in|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_write           |  out|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_2_2_din             |  out|   32|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_num_data_valid  |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_fifo_cap        |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_full_n          |   in|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_write           |  out|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_3_2_din             |  out|   32|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_num_data_valid  |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_fifo_cap        |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_full_n          |   in|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_write           |  out|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_0_3_din             |  out|   32|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_num_data_valid  |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_fifo_cap        |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_full_n          |   in|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_write           |  out|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_1_3_din             |  out|   32|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_num_data_valid  |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_fifo_cap        |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_full_n          |   in|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_write           |  out|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_2_3_din             |  out|   32|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_num_data_valid  |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_fifo_cap        |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_full_n          |   in|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_write           |  out|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_3_3_din             |  out|   32|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_num_data_valid  |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_fifo_cap        |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_full_n          |   in|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_write           |  out|    1|     ap_fifo|      v149_3_3|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

