.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__DM__MASK, 0x1C0000
.set LED__0__DM__SHIFT, 18
.set LED__0__DR, CYREG_PRT1_DR
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED__0__HSIOM_MASK, 0x0F000000
.set LED__0__HSIOM_SHIFT, 24
.set LED__0__INTCFG, CYREG_PRT1_INTCFG
.set LED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED__0__MASK, 0x40
.set LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED__0__PC, CYREG_PRT1_PC
.set LED__0__PC2, CYREG_PRT1_PC2
.set LED__0__PORT, 1
.set LED__0__PS, CYREG_PRT1_PS
.set LED__0__SHIFT, 6
.set LED__DR, CYREG_PRT1_DR
.set LED__INTCFG, CYREG_PRT1_INTCFG
.set LED__INTSTAT, CYREG_PRT1_INTSTAT
.set LED__MASK, 0x40
.set LED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED__PC, CYREG_PRT1_PC
.set LED__PC2, CYREG_PRT1_PC2
.set LED__PORT, 1
.set LED__PS, CYREG_PRT1_PS
.set LED__SHIFT, 6

/* LED_1 */
.set LED_1__0__DM__MASK, 0xE00
.set LED_1__0__DM__SHIFT, 9
.set LED_1__0__DR, CYREG_PRT0_DR
.set LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_1__0__HSIOM_MASK, 0x0000F000
.set LED_1__0__HSIOM_SHIFT, 12
.set LED_1__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_1__0__MASK, 0x08
.set LED_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_1__0__PC, CYREG_PRT0_PC
.set LED_1__0__PC2, CYREG_PRT0_PC2
.set LED_1__0__PORT, 0
.set LED_1__0__PS, CYREG_PRT0_PS
.set LED_1__0__SHIFT, 3
.set LED_1__DR, CYREG_PRT0_DR
.set LED_1__INTCFG, CYREG_PRT0_INTCFG
.set LED_1__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_1__MASK, 0x08
.set LED_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_1__PC, CYREG_PRT0_PC
.set LED_1__PC2, CYREG_PRT0_PC2
.set LED_1__PORT, 0
.set LED_1__PS, CYREG_PRT0_PS
.set LED_1__SHIFT, 3

/* Echo */
.set Echo__0__DM__MASK, 0x07
.set Echo__0__DM__SHIFT, 0
.set Echo__0__DR, CYREG_PRT0_DR
.set Echo__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Echo__0__HSIOM_MASK, 0x0000000F
.set Echo__0__HSIOM_SHIFT, 0
.set Echo__0__INTCFG, CYREG_PRT0_INTCFG
.set Echo__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Echo__0__MASK, 0x01
.set Echo__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Echo__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Echo__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Echo__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Echo__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Echo__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Echo__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Echo__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Echo__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Echo__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Echo__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Echo__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Echo__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Echo__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Echo__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Echo__0__PC, CYREG_PRT0_PC
.set Echo__0__PC2, CYREG_PRT0_PC2
.set Echo__0__PORT, 0
.set Echo__0__PS, CYREG_PRT0_PS
.set Echo__0__SHIFT, 0
.set Echo__DR, CYREG_PRT0_DR
.set Echo__INTCFG, CYREG_PRT0_INTCFG
.set Echo__INTSTAT, CYREG_PRT0_INTSTAT
.set Echo__MASK, 0x01
.set Echo__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Echo__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Echo__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Echo__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Echo__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Echo__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Echo__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Echo__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Echo__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Echo__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Echo__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Echo__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Echo__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Echo__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Echo__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Echo__PC, CYREG_PRT0_PC
.set Echo__PC2, CYREG_PRT0_PC2
.set Echo__PORT, 0
.set Echo__PS, CYREG_PRT0_PS
.set Echo__SHIFT, 0

/* Echo_1 */
.set Echo_1__0__DM__MASK, 0x07
.set Echo_1__0__DM__SHIFT, 0
.set Echo_1__0__DR, CYREG_PRT1_DR
.set Echo_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Echo_1__0__HSIOM_MASK, 0x0000000F
.set Echo_1__0__HSIOM_SHIFT, 0
.set Echo_1__0__INTCFG, CYREG_PRT1_INTCFG
.set Echo_1__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Echo_1__0__MASK, 0x01
.set Echo_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Echo_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Echo_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Echo_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Echo_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Echo_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Echo_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Echo_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Echo_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Echo_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Echo_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Echo_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Echo_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Echo_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Echo_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Echo_1__0__PC, CYREG_PRT1_PC
.set Echo_1__0__PC2, CYREG_PRT1_PC2
.set Echo_1__0__PORT, 1
.set Echo_1__0__PS, CYREG_PRT1_PS
.set Echo_1__0__SHIFT, 0
.set Echo_1__DR, CYREG_PRT1_DR
.set Echo_1__INTCFG, CYREG_PRT1_INTCFG
.set Echo_1__INTSTAT, CYREG_PRT1_INTSTAT
.set Echo_1__MASK, 0x01
.set Echo_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Echo_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Echo_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Echo_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Echo_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Echo_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Echo_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Echo_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Echo_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Echo_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Echo_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Echo_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Echo_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Echo_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Echo_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Echo_1__PC, CYREG_PRT1_PC
.set Echo_1__PC2, CYREG_PRT1_PC2
.set Echo_1__PORT, 1
.set Echo_1__PS, CYREG_PRT1_PS
.set Echo_1__SHIFT, 0

/* UART_rx */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT4_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_PRT4_PC
.set UART_rx__0__PC2, CYREG_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT4_DR
.set UART_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_PRT4_PC
.set UART_rx__PC2, CYREG_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_PRT4_PS
.set UART_rx__SHIFT, 0

/* UART_SCB */
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A01
.set UART_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_SCBCLK__MASK, 0x80000000
.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A01

/* UART_tx */
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT4_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_PRT4_PC
.set UART_tx__0__PC2, CYREG_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT4_DR
.set UART_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_PRT4_PC
.set UART_tx__PC2, CYREG_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_PRT4_PS
.set UART_tx__SHIFT, 1

/* PWM_2_cy_m0s8_tcpwm_1 */
.set PWM_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* Trigr */
.set Trigr__0__DM__MASK, 0x38
.set Trigr__0__DM__SHIFT, 3
.set Trigr__0__DR, CYREG_PRT0_DR
.set Trigr__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Trigr__0__HSIOM_MASK, 0x000000F0
.set Trigr__0__HSIOM_SHIFT, 4
.set Trigr__0__INTCFG, CYREG_PRT0_INTCFG
.set Trigr__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Trigr__0__MASK, 0x02
.set Trigr__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Trigr__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Trigr__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Trigr__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Trigr__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Trigr__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Trigr__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Trigr__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Trigr__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Trigr__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Trigr__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Trigr__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Trigr__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Trigr__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Trigr__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Trigr__0__PC, CYREG_PRT0_PC
.set Trigr__0__PC2, CYREG_PRT0_PC2
.set Trigr__0__PORT, 0
.set Trigr__0__PS, CYREG_PRT0_PS
.set Trigr__0__SHIFT, 1
.set Trigr__DR, CYREG_PRT0_DR
.set Trigr__INTCFG, CYREG_PRT0_INTCFG
.set Trigr__INTSTAT, CYREG_PRT0_INTSTAT
.set Trigr__MASK, 0x02
.set Trigr__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Trigr__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Trigr__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Trigr__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Trigr__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Trigr__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Trigr__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Trigr__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Trigr__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Trigr__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Trigr__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Trigr__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Trigr__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Trigr__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Trigr__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Trigr__PC, CYREG_PRT0_PC
.set Trigr__PC2, CYREG_PRT0_PC2
.set Trigr__PORT, 0
.set Trigr__PS, CYREG_PRT0_PS
.set Trigr__SHIFT, 1

/* Trigr_1 */
.set Trigr_1__0__DM__MASK, 0x38
.set Trigr_1__0__DM__SHIFT, 3
.set Trigr_1__0__DR, CYREG_PRT1_DR
.set Trigr_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Trigr_1__0__HSIOM_MASK, 0x000000F0
.set Trigr_1__0__HSIOM_SHIFT, 4
.set Trigr_1__0__INTCFG, CYREG_PRT1_INTCFG
.set Trigr_1__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Trigr_1__0__MASK, 0x02
.set Trigr_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Trigr_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Trigr_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Trigr_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Trigr_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Trigr_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Trigr_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Trigr_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Trigr_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Trigr_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Trigr_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Trigr_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Trigr_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Trigr_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Trigr_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Trigr_1__0__PC, CYREG_PRT1_PC
.set Trigr_1__0__PC2, CYREG_PRT1_PC2
.set Trigr_1__0__PORT, 1
.set Trigr_1__0__PS, CYREG_PRT1_PS
.set Trigr_1__0__SHIFT, 1
.set Trigr_1__DR, CYREG_PRT1_DR
.set Trigr_1__INTCFG, CYREG_PRT1_INTCFG
.set Trigr_1__INTSTAT, CYREG_PRT1_INTSTAT
.set Trigr_1__MASK, 0x02
.set Trigr_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Trigr_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Trigr_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Trigr_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Trigr_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Trigr_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Trigr_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Trigr_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Trigr_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Trigr_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Trigr_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Trigr_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Trigr_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Trigr_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Trigr_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Trigr_1__PC, CYREG_PRT1_PC
.set Trigr_1__PC2, CYREG_PRT1_PC2
.set Trigr_1__PORT, 1
.set Trigr_1__PS, CYREG_PRT1_PS
.set Trigr_1__SHIFT, 1

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_1__INTC_MASK, 0x01
.set isr_1__INTC_NUMBER, 0
.set isr_1__INTC_PRIOR_MASK, 0xC0
.set isr_1__INTC_PRIOR_NUM, 3
.set isr_1__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_C00

/* Clock_3 */
.set Clock_3__DIVIDER_MASK, 0x0000FFFF
.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_3__ENABLE_MASK, 0x80000000
.set Clock_3__MASK, 0x80000000
.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_B00

/* Timer_1_cy_m0s8_tcpwm_1 */
.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Timer_2_TimerUDB */
.set Timer_2_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_2_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_2_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_2_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_2_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_2_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_2_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_2_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set Timer_2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Timer_2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set Timer_2_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set Timer_2_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_UDB_W8_A0_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_UDB_W8_A1_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_UDB_W8_D0_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_UDB_W8_D1_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_UDB_W8_F0_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_UDB_W8_F1_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Timer_2_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03

/* Left_out */
.set Left_out__0__DM__MASK, 0xE00000
.set Left_out__0__DM__SHIFT, 21
.set Left_out__0__DR, CYREG_PRT3_DR
.set Left_out__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Left_out__0__HSIOM_MASK, 0xF0000000
.set Left_out__0__HSIOM_SHIFT, 28
.set Left_out__0__INTCFG, CYREG_PRT3_INTCFG
.set Left_out__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Left_out__0__MASK, 0x80
.set Left_out__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Left_out__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Left_out__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Left_out__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Left_out__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Left_out__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Left_out__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Left_out__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Left_out__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Left_out__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Left_out__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Left_out__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Left_out__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Left_out__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Left_out__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Left_out__0__PC, CYREG_PRT3_PC
.set Left_out__0__PC2, CYREG_PRT3_PC2
.set Left_out__0__PORT, 3
.set Left_out__0__PS, CYREG_PRT3_PS
.set Left_out__0__SHIFT, 7
.set Left_out__DR, CYREG_PRT3_DR
.set Left_out__INTCFG, CYREG_PRT3_INTCFG
.set Left_out__INTSTAT, CYREG_PRT3_INTSTAT
.set Left_out__MASK, 0x80
.set Left_out__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Left_out__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Left_out__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Left_out__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Left_out__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Left_out__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Left_out__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Left_out__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Left_out__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Left_out__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Left_out__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Left_out__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Left_out__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Left_out__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Left_out__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Left_out__PC, CYREG_PRT3_PC
.set Left_out__PC2, CYREG_PRT3_PC2
.set Left_out__PORT, 3
.set Left_out__PS, CYREG_PRT3_PS
.set Left_out__SHIFT, 7

/* I2C_Accel_SCB */
.set I2C_Accel_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set I2C_Accel_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set I2C_Accel_SCB__CTRL, CYREG_SCB1_CTRL
.set I2C_Accel_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set I2C_Accel_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set I2C_Accel_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set I2C_Accel_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set I2C_Accel_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set I2C_Accel_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set I2C_Accel_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set I2C_Accel_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set I2C_Accel_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set I2C_Accel_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set I2C_Accel_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set I2C_Accel_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set I2C_Accel_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set I2C_Accel_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set I2C_Accel_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set I2C_Accel_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set I2C_Accel_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set I2C_Accel_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set I2C_Accel_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set I2C_Accel_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set I2C_Accel_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set I2C_Accel_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set I2C_Accel_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set I2C_Accel_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set I2C_Accel_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set I2C_Accel_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set I2C_Accel_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set I2C_Accel_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set I2C_Accel_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set I2C_Accel_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set I2C_Accel_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set I2C_Accel_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set I2C_Accel_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set I2C_Accel_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set I2C_Accel_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set I2C_Accel_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set I2C_Accel_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set I2C_Accel_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set I2C_Accel_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set I2C_Accel_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set I2C_Accel_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set I2C_Accel_SCB__INTR_M, CYREG_SCB1_INTR_M
.set I2C_Accel_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set I2C_Accel_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set I2C_Accel_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set I2C_Accel_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set I2C_Accel_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set I2C_Accel_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set I2C_Accel_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set I2C_Accel_SCB__INTR_S, CYREG_SCB1_INTR_S
.set I2C_Accel_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set I2C_Accel_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set I2C_Accel_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set I2C_Accel_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set I2C_Accel_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set I2C_Accel_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set I2C_Accel_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set I2C_Accel_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set I2C_Accel_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set I2C_Accel_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set I2C_Accel_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set I2C_Accel_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set I2C_Accel_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set I2C_Accel_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set I2C_Accel_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set I2C_Accel_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set I2C_Accel_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set I2C_Accel_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set I2C_Accel_SCB__SS0_POSISTION, 0
.set I2C_Accel_SCB__SS1_POSISTION, 1
.set I2C_Accel_SCB__SS2_POSISTION, 2
.set I2C_Accel_SCB__SS3_POSISTION, 3
.set I2C_Accel_SCB__STATUS, CYREG_SCB1_STATUS
.set I2C_Accel_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set I2C_Accel_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set I2C_Accel_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set I2C_Accel_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set I2C_Accel_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set I2C_Accel_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set I2C_Accel_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set I2C_Accel_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* I2C_Accel_SCB_IRQ */
.set I2C_Accel_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_Accel_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_Accel_SCB_IRQ__INTC_MASK, 0x800
.set I2C_Accel_SCB_IRQ__INTC_NUMBER, 11
.set I2C_Accel_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set I2C_Accel_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_Accel_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2C_Accel_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_Accel_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2C_Accel_SCBCLK */
.set I2C_Accel_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set I2C_Accel_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set I2C_Accel_SCBCLK__ENABLE_MASK, 0x80000000
.set I2C_Accel_SCBCLK__MASK, 0x80000000
.set I2C_Accel_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* I2C_Accel_scl */
.set I2C_Accel_scl__0__DM__MASK, 0x07
.set I2C_Accel_scl__0__DM__SHIFT, 0
.set I2C_Accel_scl__0__DR, CYREG_PRT3_DR
.set I2C_Accel_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_Accel_scl__0__HSIOM_GPIO, 0
.set I2C_Accel_scl__0__HSIOM_I2C, 14
.set I2C_Accel_scl__0__HSIOM_I2C_SCL, 14
.set I2C_Accel_scl__0__HSIOM_MASK, 0x0000000F
.set I2C_Accel_scl__0__HSIOM_SHIFT, 0
.set I2C_Accel_scl__0__HSIOM_SPI, 15
.set I2C_Accel_scl__0__HSIOM_SPI_MOSI, 15
.set I2C_Accel_scl__0__HSIOM_UART, 9
.set I2C_Accel_scl__0__HSIOM_UART_RX, 9
.set I2C_Accel_scl__0__INTCFG, CYREG_PRT3_INTCFG
.set I2C_Accel_scl__0__INTSTAT, CYREG_PRT3_INTSTAT
.set I2C_Accel_scl__0__MASK, 0x01
.set I2C_Accel_scl__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_Accel_scl__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_Accel_scl__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_Accel_scl__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_Accel_scl__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_Accel_scl__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_Accel_scl__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_Accel_scl__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_Accel_scl__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_Accel_scl__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_Accel_scl__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_Accel_scl__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_Accel_scl__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_Accel_scl__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_Accel_scl__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_Accel_scl__0__PC, CYREG_PRT3_PC
.set I2C_Accel_scl__0__PC2, CYREG_PRT3_PC2
.set I2C_Accel_scl__0__PORT, 3
.set I2C_Accel_scl__0__PS, CYREG_PRT3_PS
.set I2C_Accel_scl__0__SHIFT, 0
.set I2C_Accel_scl__DR, CYREG_PRT3_DR
.set I2C_Accel_scl__INTCFG, CYREG_PRT3_INTCFG
.set I2C_Accel_scl__INTSTAT, CYREG_PRT3_INTSTAT
.set I2C_Accel_scl__MASK, 0x01
.set I2C_Accel_scl__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_Accel_scl__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_Accel_scl__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_Accel_scl__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_Accel_scl__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_Accel_scl__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_Accel_scl__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_Accel_scl__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_Accel_scl__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_Accel_scl__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_Accel_scl__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_Accel_scl__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_Accel_scl__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_Accel_scl__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_Accel_scl__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_Accel_scl__PC, CYREG_PRT3_PC
.set I2C_Accel_scl__PC2, CYREG_PRT3_PC2
.set I2C_Accel_scl__PORT, 3
.set I2C_Accel_scl__PS, CYREG_PRT3_PS
.set I2C_Accel_scl__SHIFT, 0

/* I2C_Accel_sda */
.set I2C_Accel_sda__0__DM__MASK, 0x38
.set I2C_Accel_sda__0__DM__SHIFT, 3
.set I2C_Accel_sda__0__DR, CYREG_PRT3_DR
.set I2C_Accel_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_Accel_sda__0__HSIOM_GPIO, 0
.set I2C_Accel_sda__0__HSIOM_I2C, 14
.set I2C_Accel_sda__0__HSIOM_I2C_SDA, 14
.set I2C_Accel_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_Accel_sda__0__HSIOM_SHIFT, 4
.set I2C_Accel_sda__0__HSIOM_SPI, 15
.set I2C_Accel_sda__0__HSIOM_SPI_MISO, 15
.set I2C_Accel_sda__0__HSIOM_UART, 9
.set I2C_Accel_sda__0__HSIOM_UART_TX, 9
.set I2C_Accel_sda__0__INTCFG, CYREG_PRT3_INTCFG
.set I2C_Accel_sda__0__INTSTAT, CYREG_PRT3_INTSTAT
.set I2C_Accel_sda__0__MASK, 0x02
.set I2C_Accel_sda__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_Accel_sda__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_Accel_sda__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_Accel_sda__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_Accel_sda__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_Accel_sda__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_Accel_sda__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_Accel_sda__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_Accel_sda__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_Accel_sda__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_Accel_sda__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_Accel_sda__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_Accel_sda__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_Accel_sda__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_Accel_sda__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_Accel_sda__0__PC, CYREG_PRT3_PC
.set I2C_Accel_sda__0__PC2, CYREG_PRT3_PC2
.set I2C_Accel_sda__0__PORT, 3
.set I2C_Accel_sda__0__PS, CYREG_PRT3_PS
.set I2C_Accel_sda__0__SHIFT, 1
.set I2C_Accel_sda__DR, CYREG_PRT3_DR
.set I2C_Accel_sda__INTCFG, CYREG_PRT3_INTCFG
.set I2C_Accel_sda__INTSTAT, CYREG_PRT3_INTSTAT
.set I2C_Accel_sda__MASK, 0x02
.set I2C_Accel_sda__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_Accel_sda__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_Accel_sda__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_Accel_sda__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_Accel_sda__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_Accel_sda__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_Accel_sda__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_Accel_sda__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_Accel_sda__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_Accel_sda__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_Accel_sda__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_Accel_sda__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_Accel_sda__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_Accel_sda__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_Accel_sda__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_Accel_sda__PC, CYREG_PRT3_PC
.set I2C_Accel_sda__PC2, CYREG_PRT3_PC2
.set I2C_Accel_sda__PORT, 3
.set I2C_Accel_sda__PS, CYREG_PRT3_PS
.set I2C_Accel_sda__SHIFT, 1

/* Right_out */
.set Right_out__0__DM__MASK, 0x38000
.set Right_out__0__DM__SHIFT, 15
.set Right_out__0__DR, CYREG_PRT3_DR
.set Right_out__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Right_out__0__HSIOM_MASK, 0x00F00000
.set Right_out__0__HSIOM_SHIFT, 20
.set Right_out__0__INTCFG, CYREG_PRT3_INTCFG
.set Right_out__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Right_out__0__MASK, 0x20
.set Right_out__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Right_out__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Right_out__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Right_out__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Right_out__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Right_out__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Right_out__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Right_out__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Right_out__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Right_out__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Right_out__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Right_out__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Right_out__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Right_out__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Right_out__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Right_out__0__PC, CYREG_PRT3_PC
.set Right_out__0__PC2, CYREG_PRT3_PC2
.set Right_out__0__PORT, 3
.set Right_out__0__PS, CYREG_PRT3_PS
.set Right_out__0__SHIFT, 5
.set Right_out__DR, CYREG_PRT3_DR
.set Right_out__INTCFG, CYREG_PRT3_INTCFG
.set Right_out__INTSTAT, CYREG_PRT3_INTSTAT
.set Right_out__MASK, 0x20
.set Right_out__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Right_out__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Right_out__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Right_out__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Right_out__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Right_out__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Right_out__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Right_out__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Right_out__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Right_out__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Right_out__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Right_out__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Right_out__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Right_out__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Right_out__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Right_out__PC, CYREG_PRT3_PC
.set Right_out__PC2, CYREG_PRT3_PC2
.set Right_out__PORT, 3
.set Right_out__PS, CYREG_PRT3_PS
.set Right_out__SHIFT, 5

/* Pin_Button */
.set Pin_Button__0__DM__MASK, 0xE00000
.set Pin_Button__0__DM__SHIFT, 21
.set Pin_Button__0__DR, CYREG_PRT0_DR
.set Pin_Button__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_Button__0__HSIOM_MASK, 0xF0000000
.set Pin_Button__0__HSIOM_SHIFT, 28
.set Pin_Button__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Button__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Button__0__MASK, 0x80
.set Pin_Button__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Button__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Button__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Button__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Button__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Button__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Button__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Button__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Button__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Button__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Button__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Button__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Button__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Button__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Button__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Button__0__PC, CYREG_PRT0_PC
.set Pin_Button__0__PC2, CYREG_PRT0_PC2
.set Pin_Button__0__PORT, 0
.set Pin_Button__0__PS, CYREG_PRT0_PS
.set Pin_Button__0__SHIFT, 7
.set Pin_Button__DR, CYREG_PRT0_DR
.set Pin_Button__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Button__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Button__MASK, 0x80
.set Pin_Button__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Button__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Button__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Button__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Button__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Button__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Button__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Button__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Button__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Button__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Button__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Button__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Button__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Button__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Button__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Button__PC, CYREG_PRT0_PC
.set Pin_Button__PC2, CYREG_PRT0_PC2
.set Pin_Button__PORT, 0
.set Pin_Button__PS, CYREG_PRT0_PS
.set Pin_Button__SHIFT, 7

/* Forward_out */
.set Forward_out__0__DM__MASK, 0x7000
.set Forward_out__0__DM__SHIFT, 12
.set Forward_out__0__DR, CYREG_PRT0_DR
.set Forward_out__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Forward_out__0__HSIOM_MASK, 0x000F0000
.set Forward_out__0__HSIOM_SHIFT, 16
.set Forward_out__0__INTCFG, CYREG_PRT0_INTCFG
.set Forward_out__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Forward_out__0__MASK, 0x10
.set Forward_out__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Forward_out__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Forward_out__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Forward_out__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Forward_out__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Forward_out__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Forward_out__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Forward_out__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Forward_out__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Forward_out__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Forward_out__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Forward_out__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Forward_out__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Forward_out__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Forward_out__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Forward_out__0__PC, CYREG_PRT0_PC
.set Forward_out__0__PC2, CYREG_PRT0_PC2
.set Forward_out__0__PORT, 0
.set Forward_out__0__PS, CYREG_PRT0_PS
.set Forward_out__0__SHIFT, 4
.set Forward_out__DR, CYREG_PRT0_DR
.set Forward_out__INTCFG, CYREG_PRT0_INTCFG
.set Forward_out__INTSTAT, CYREG_PRT0_INTSTAT
.set Forward_out__MASK, 0x10
.set Forward_out__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Forward_out__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Forward_out__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Forward_out__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Forward_out__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Forward_out__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Forward_out__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Forward_out__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Forward_out__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Forward_out__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Forward_out__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Forward_out__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Forward_out__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Forward_out__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Forward_out__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Forward_out__PC, CYREG_PRT0_PC
.set Forward_out__PC2, CYREG_PRT0_PC2
.set Forward_out__PORT, 0
.set Forward_out__PS, CYREG_PRT0_PS
.set Forward_out__SHIFT, 4

/* Reverse_out */
.set Reverse_out__0__DM__MASK, 0x38000
.set Reverse_out__0__DM__SHIFT, 15
.set Reverse_out__0__DR, CYREG_PRT0_DR
.set Reverse_out__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Reverse_out__0__HSIOM_MASK, 0x00F00000
.set Reverse_out__0__HSIOM_SHIFT, 20
.set Reverse_out__0__INTCFG, CYREG_PRT0_INTCFG
.set Reverse_out__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Reverse_out__0__MASK, 0x20
.set Reverse_out__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Reverse_out__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Reverse_out__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Reverse_out__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Reverse_out__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Reverse_out__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Reverse_out__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Reverse_out__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Reverse_out__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Reverse_out__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Reverse_out__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Reverse_out__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Reverse_out__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Reverse_out__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Reverse_out__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Reverse_out__0__PC, CYREG_PRT0_PC
.set Reverse_out__0__PC2, CYREG_PRT0_PC2
.set Reverse_out__0__PORT, 0
.set Reverse_out__0__PS, CYREG_PRT0_PS
.set Reverse_out__0__SHIFT, 5
.set Reverse_out__DR, CYREG_PRT0_DR
.set Reverse_out__INTCFG, CYREG_PRT0_INTCFG
.set Reverse_out__INTSTAT, CYREG_PRT0_INTSTAT
.set Reverse_out__MASK, 0x20
.set Reverse_out__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Reverse_out__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Reverse_out__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Reverse_out__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Reverse_out__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Reverse_out__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Reverse_out__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Reverse_out__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Reverse_out__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Reverse_out__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Reverse_out__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Reverse_out__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Reverse_out__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Reverse_out__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Reverse_out__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Reverse_out__PC, CYREG_PRT0_PC
.set Reverse_out__PC2, CYREG_PRT0_PC2
.set Reverse_out__PORT, 0
.set Reverse_out__PS, CYREG_PRT0_PS
.set Reverse_out__SHIFT, 5

/* back_wheels */
.set back_wheels__0__DM__MASK, 0x7000
.set back_wheels__0__DM__SHIFT, 12
.set back_wheels__0__DR, CYREG_PRT2_DR
.set back_wheels__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set back_wheels__0__HSIOM_MASK, 0x000F0000
.set back_wheels__0__HSIOM_SHIFT, 16
.set back_wheels__0__INTCFG, CYREG_PRT2_INTCFG
.set back_wheels__0__INTSTAT, CYREG_PRT2_INTSTAT
.set back_wheels__0__MASK, 0x10
.set back_wheels__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set back_wheels__0__OUT_SEL_SHIFT, 8
.set back_wheels__0__OUT_SEL_VAL, 1
.set back_wheels__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set back_wheels__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set back_wheels__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set back_wheels__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set back_wheels__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set back_wheels__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set back_wheels__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set back_wheels__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set back_wheels__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set back_wheels__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set back_wheels__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set back_wheels__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set back_wheels__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set back_wheels__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set back_wheels__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set back_wheels__0__PC, CYREG_PRT2_PC
.set back_wheels__0__PC2, CYREG_PRT2_PC2
.set back_wheels__0__PORT, 2
.set back_wheels__0__PS, CYREG_PRT2_PS
.set back_wheels__0__SHIFT, 4
.set back_wheels__DR, CYREG_PRT2_DR
.set back_wheels__INTCFG, CYREG_PRT2_INTCFG
.set back_wheels__INTSTAT, CYREG_PRT2_INTSTAT
.set back_wheels__MASK, 0x10
.set back_wheels__PA__CFG0, CYREG_UDB_PA2_CFG0
.set back_wheels__PA__CFG1, CYREG_UDB_PA2_CFG1
.set back_wheels__PA__CFG10, CYREG_UDB_PA2_CFG10
.set back_wheels__PA__CFG11, CYREG_UDB_PA2_CFG11
.set back_wheels__PA__CFG12, CYREG_UDB_PA2_CFG12
.set back_wheels__PA__CFG13, CYREG_UDB_PA2_CFG13
.set back_wheels__PA__CFG14, CYREG_UDB_PA2_CFG14
.set back_wheels__PA__CFG2, CYREG_UDB_PA2_CFG2
.set back_wheels__PA__CFG3, CYREG_UDB_PA2_CFG3
.set back_wheels__PA__CFG4, CYREG_UDB_PA2_CFG4
.set back_wheels__PA__CFG5, CYREG_UDB_PA2_CFG5
.set back_wheels__PA__CFG6, CYREG_UDB_PA2_CFG6
.set back_wheels__PA__CFG7, CYREG_UDB_PA2_CFG7
.set back_wheels__PA__CFG8, CYREG_UDB_PA2_CFG8
.set back_wheels__PA__CFG9, CYREG_UDB_PA2_CFG9
.set back_wheels__PC, CYREG_PRT2_PC
.set back_wheels__PC2, CYREG_PRT2_PC2
.set back_wheels__PORT, 2
.set back_wheels__PS, CYREG_PRT2_PS
.set back_wheels__SHIFT, 4

/* front_wheels */
.set front_wheels__0__DM__MASK, 0x38000
.set front_wheels__0__DM__SHIFT, 15
.set front_wheels__0__DR, CYREG_PRT2_DR
.set front_wheels__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set front_wheels__0__HSIOM_MASK, 0x00F00000
.set front_wheels__0__HSIOM_SHIFT, 20
.set front_wheels__0__INTCFG, CYREG_PRT2_INTCFG
.set front_wheels__0__INTSTAT, CYREG_PRT2_INTSTAT
.set front_wheels__0__MASK, 0x20
.set front_wheels__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set front_wheels__0__OUT_SEL_SHIFT, 10
.set front_wheels__0__OUT_SEL_VAL, 3
.set front_wheels__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set front_wheels__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set front_wheels__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set front_wheels__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set front_wheels__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set front_wheels__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set front_wheels__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set front_wheels__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set front_wheels__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set front_wheels__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set front_wheels__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set front_wheels__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set front_wheels__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set front_wheels__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set front_wheels__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set front_wheels__0__PC, CYREG_PRT2_PC
.set front_wheels__0__PC2, CYREG_PRT2_PC2
.set front_wheels__0__PORT, 2
.set front_wheels__0__PS, CYREG_PRT2_PS
.set front_wheels__0__SHIFT, 5
.set front_wheels__DR, CYREG_PRT2_DR
.set front_wheels__INTCFG, CYREG_PRT2_INTCFG
.set front_wheels__INTSTAT, CYREG_PRT2_INTSTAT
.set front_wheels__MASK, 0x20
.set front_wheels__PA__CFG0, CYREG_UDB_PA2_CFG0
.set front_wheels__PA__CFG1, CYREG_UDB_PA2_CFG1
.set front_wheels__PA__CFG10, CYREG_UDB_PA2_CFG10
.set front_wheels__PA__CFG11, CYREG_UDB_PA2_CFG11
.set front_wheels__PA__CFG12, CYREG_UDB_PA2_CFG12
.set front_wheels__PA__CFG13, CYREG_UDB_PA2_CFG13
.set front_wheels__PA__CFG14, CYREG_UDB_PA2_CFG14
.set front_wheels__PA__CFG2, CYREG_UDB_PA2_CFG2
.set front_wheels__PA__CFG3, CYREG_UDB_PA2_CFG3
.set front_wheels__PA__CFG4, CYREG_UDB_PA2_CFG4
.set front_wheels__PA__CFG5, CYREG_UDB_PA2_CFG5
.set front_wheels__PA__CFG6, CYREG_UDB_PA2_CFG6
.set front_wheels__PA__CFG7, CYREG_UDB_PA2_CFG7
.set front_wheels__PA__CFG8, CYREG_UDB_PA2_CFG8
.set front_wheels__PA__CFG9, CYREG_UDB_PA2_CFG9
.set front_wheels__PC, CYREG_PRT2_PC
.set front_wheels__PC2, CYREG_PRT2_PC2
.set front_wheels__PORT, 2
.set front_wheels__PS, CYREG_PRT2_PS
.set front_wheels__SHIFT, 5

/* Pin_Accel_GND */
.set Pin_Accel_GND__0__DM__MASK, 0x1C0000
.set Pin_Accel_GND__0__DM__SHIFT, 18
.set Pin_Accel_GND__0__DR, CYREG_PRT2_DR
.set Pin_Accel_GND__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_Accel_GND__0__HSIOM_MASK, 0x0F000000
.set Pin_Accel_GND__0__HSIOM_SHIFT, 24
.set Pin_Accel_GND__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_Accel_GND__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_Accel_GND__0__MASK, 0x40
.set Pin_Accel_GND__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_Accel_GND__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_Accel_GND__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_Accel_GND__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_Accel_GND__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_Accel_GND__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_Accel_GND__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_Accel_GND__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_Accel_GND__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_Accel_GND__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_Accel_GND__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_Accel_GND__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_Accel_GND__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_Accel_GND__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_Accel_GND__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_Accel_GND__0__PC, CYREG_PRT2_PC
.set Pin_Accel_GND__0__PC2, CYREG_PRT2_PC2
.set Pin_Accel_GND__0__PORT, 2
.set Pin_Accel_GND__0__PS, CYREG_PRT2_PS
.set Pin_Accel_GND__0__SHIFT, 6
.set Pin_Accel_GND__DR, CYREG_PRT2_DR
.set Pin_Accel_GND__INTCFG, CYREG_PRT2_INTCFG
.set Pin_Accel_GND__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_Accel_GND__MASK, 0x40
.set Pin_Accel_GND__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_Accel_GND__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_Accel_GND__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_Accel_GND__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_Accel_GND__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_Accel_GND__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_Accel_GND__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_Accel_GND__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_Accel_GND__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_Accel_GND__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_Accel_GND__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_Accel_GND__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_Accel_GND__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_Accel_GND__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_Accel_GND__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_Accel_GND__PC, CYREG_PRT2_PC
.set Pin_Accel_GND__PC2, CYREG_PRT2_PC2
.set Pin_Accel_GND__PORT, 2
.set Pin_Accel_GND__PS, CYREG_PRT2_PS
.set Pin_Accel_GND__SHIFT, 6

/* Pin_Accel_VDD */
.set Pin_Accel_VDD__0__DM__MASK, 0x1C0000
.set Pin_Accel_VDD__0__DM__SHIFT, 18
.set Pin_Accel_VDD__0__DR, CYREG_PRT0_DR
.set Pin_Accel_VDD__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_Accel_VDD__0__HSIOM_MASK, 0x0F000000
.set Pin_Accel_VDD__0__HSIOM_SHIFT, 24
.set Pin_Accel_VDD__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Accel_VDD__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Accel_VDD__0__MASK, 0x40
.set Pin_Accel_VDD__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_Accel_VDD__0__OUT_SEL_SHIFT, 12
.set Pin_Accel_VDD__0__OUT_SEL_VAL, 2
.set Pin_Accel_VDD__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Accel_VDD__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Accel_VDD__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Accel_VDD__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Accel_VDD__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Accel_VDD__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Accel_VDD__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Accel_VDD__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Accel_VDD__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Accel_VDD__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Accel_VDD__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Accel_VDD__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Accel_VDD__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Accel_VDD__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Accel_VDD__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Accel_VDD__0__PC, CYREG_PRT0_PC
.set Pin_Accel_VDD__0__PC2, CYREG_PRT0_PC2
.set Pin_Accel_VDD__0__PORT, 0
.set Pin_Accel_VDD__0__PS, CYREG_PRT0_PS
.set Pin_Accel_VDD__0__SHIFT, 6
.set Pin_Accel_VDD__DR, CYREG_PRT0_DR
.set Pin_Accel_VDD__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Accel_VDD__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Accel_VDD__MASK, 0x40
.set Pin_Accel_VDD__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Accel_VDD__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Accel_VDD__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Accel_VDD__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Accel_VDD__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Accel_VDD__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Accel_VDD__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Accel_VDD__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Accel_VDD__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Accel_VDD__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Accel_VDD__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Accel_VDD__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Accel_VDD__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Accel_VDD__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Accel_VDD__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Accel_VDD__PC, CYREG_PRT0_PC
.set Pin_Accel_VDD__PC2, CYREG_PRT0_PC2
.set Pin_Accel_VDD__PORT, 0
.set Pin_Accel_VDD__PS, CYREG_PRT0_PS
.set Pin_Accel_VDD__SHIFT, 6

/* Pin_Accel_INT1 */
.set Pin_Accel_INT1__0__DM__MASK, 0x1C0000
.set Pin_Accel_INT1__0__DM__SHIFT, 18
.set Pin_Accel_INT1__0__DR, CYREG_PRT3_DR
.set Pin_Accel_INT1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_Accel_INT1__0__HSIOM_MASK, 0x0F000000
.set Pin_Accel_INT1__0__HSIOM_SHIFT, 24
.set Pin_Accel_INT1__0__INTCFG, CYREG_PRT3_INTCFG
.set Pin_Accel_INT1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_Accel_INT1__0__MASK, 0x40
.set Pin_Accel_INT1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_Accel_INT1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_Accel_INT1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_Accel_INT1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_Accel_INT1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_Accel_INT1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_Accel_INT1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_Accel_INT1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_Accel_INT1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_Accel_INT1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_Accel_INT1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_Accel_INT1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_Accel_INT1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_Accel_INT1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_Accel_INT1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_Accel_INT1__0__PC, CYREG_PRT3_PC
.set Pin_Accel_INT1__0__PC2, CYREG_PRT3_PC2
.set Pin_Accel_INT1__0__PORT, 3
.set Pin_Accel_INT1__0__PS, CYREG_PRT3_PS
.set Pin_Accel_INT1__0__SHIFT, 6
.set Pin_Accel_INT1__DR, CYREG_PRT3_DR
.set Pin_Accel_INT1__INTCFG, CYREG_PRT3_INTCFG
.set Pin_Accel_INT1__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_Accel_INT1__MASK, 0x40
.set Pin_Accel_INT1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_Accel_INT1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_Accel_INT1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_Accel_INT1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_Accel_INT1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_Accel_INT1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_Accel_INT1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_Accel_INT1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_Accel_INT1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_Accel_INT1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_Accel_INT1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_Accel_INT1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_Accel_INT1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_Accel_INT1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_Accel_INT1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_Accel_INT1__PC, CYREG_PRT3_PC
.set Pin_Accel_INT1__PC2, CYREG_PRT3_PC2
.set Pin_Accel_INT1__PORT, 3
.set Pin_Accel_INT1__PS, CYREG_PRT3_PS
.set Pin_Accel_INT1__SHIFT, 6

/* Pin_Accel_INT2 */
.set Pin_Accel_INT2__0__DM__MASK, 0x7000
.set Pin_Accel_INT2__0__DM__SHIFT, 12
.set Pin_Accel_INT2__0__DR, CYREG_PRT3_DR
.set Pin_Accel_INT2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_Accel_INT2__0__HSIOM_MASK, 0x000F0000
.set Pin_Accel_INT2__0__HSIOM_SHIFT, 16
.set Pin_Accel_INT2__0__INTCFG, CYREG_PRT3_INTCFG
.set Pin_Accel_INT2__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_Accel_INT2__0__MASK, 0x10
.set Pin_Accel_INT2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_Accel_INT2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_Accel_INT2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_Accel_INT2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_Accel_INT2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_Accel_INT2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_Accel_INT2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_Accel_INT2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_Accel_INT2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_Accel_INT2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_Accel_INT2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_Accel_INT2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_Accel_INT2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_Accel_INT2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_Accel_INT2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_Accel_INT2__0__PC, CYREG_PRT3_PC
.set Pin_Accel_INT2__0__PC2, CYREG_PRT3_PC2
.set Pin_Accel_INT2__0__PORT, 3
.set Pin_Accel_INT2__0__PS, CYREG_PRT3_PS
.set Pin_Accel_INT2__0__SHIFT, 4
.set Pin_Accel_INT2__DR, CYREG_PRT3_DR
.set Pin_Accel_INT2__INTCFG, CYREG_PRT3_INTCFG
.set Pin_Accel_INT2__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_Accel_INT2__MASK, 0x10
.set Pin_Accel_INT2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_Accel_INT2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_Accel_INT2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_Accel_INT2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_Accel_INT2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_Accel_INT2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_Accel_INT2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_Accel_INT2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_Accel_INT2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_Accel_INT2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_Accel_INT2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_Accel_INT2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_Accel_INT2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_Accel_INT2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_Accel_INT2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_Accel_INT2__PC, CYREG_PRT3_PC
.set Pin_Accel_INT2__PC2, CYREG_PRT3_PC2
.set Pin_Accel_INT2__PORT, 3
.set Pin_Accel_INT2__PS, CYREG_PRT3_PS
.set Pin_Accel_INT2__SHIFT, 4

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
