Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 27 01:36:46 2021
| Host         : Windows10-508 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/relu_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.111ns (31.785%)  route 4.530ns (68.215%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.829     7.614    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y61         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.111ns (31.785%)  route 4.530ns (68.215%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.829     7.614    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[24]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y61         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.111ns (31.785%)  route 4.530ns (68.215%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.829     7.614    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y61         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.111ns (31.785%)  route 4.530ns (68.215%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.829     7.614    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y61         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.111ns (31.785%)  route 4.530ns (68.215%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.829     7.614    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y61         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.111ns (31.785%)  route 4.530ns (68.215%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.829     7.614    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X52Y61         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y61         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 2.111ns (31.898%)  route 4.507ns (68.102%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.806     7.591    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X51Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X51Y56         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 2.111ns (31.898%)  route 4.507ns (68.102%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.806     7.591    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X51Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X51Y56         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 2.111ns (31.898%)  route 4.507ns (68.102%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.806     7.591    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X51Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X51Y56         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 2.111ns (31.898%)  route 4.507ns (68.102%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[14]/Q
                         net (fo=4, routed)           1.200     2.592    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[14]
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.297     2.889 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_i_4_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.421 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.535 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.535    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.649 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.649    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.806 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=19, routed)          1.126     4.932    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I1_O)        0.329     5.261 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.375     6.636    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.149     6.785 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.806     7.591    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X51Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2161, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X51Y56         FDRE (Setup_fdre_C_CE)      -0.413    10.476    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  2.885    




