m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/QE_labs/labs/performance
Xfpu_agent_pkg
Z1 !s115 fpu_pin_if
Z2 DXx6 sv_std 3 std 0 22 >9az<^>2ff9DAl3OFGaAf1
Z3 DXx6 mtiUvm 7 uvm_pkg 0 22 W[PIL:@PYFGVU^fan_?8b0
Z4 DXx4 work 11 fpu_txn_pkg 0 22 V3L9]?8P_Z[Bb;H`N;4F>1
Z5 !s110 1543351640
!i10b 1
!s100 40Ro^<K=T;niKHW<1>h`U0
IG5fo=V3YM1NCiDon5AO4I3
VG5fo=V3YM1NCiDon5AO4I3
S1
R0
Z6 w1522128327
8../../tb/sv/fpu_agent/fpu_agent_pkg.sv
F../../tb/sv/fpu_agent/fpu_agent_pkg.sv
Z7 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z8 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z9 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z10 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z11 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z12 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z13 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z14 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z15 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z16 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z17 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
Z18 FC:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F../../tb/sv/fpu_agent/fpu_agent_config.svh
F../../tb/sv/fpu_agent/fpu_sequence_driver.svh
F../../tb/sv/fpu_agent/fpu_monitor_base.svh
F../../tb/sv/fpu_agent/fpu_monitor_fpu_tb_bug.svh
F../../tb/sv/fpu_agent/fpu_monitor_fpu_no_tb_bug.svh
F../../tb/sv/fpu_agent/fpu_coverage.svh
F../../tb/sv/fpu_agent/fpu_agent.svh
L0 1
Z19 OL;L;10.7a;67
r1
!s85 0
31
Z20 !s108 1543351640.000000
Z21 !s107 ../../tb/sv/test_and_env/fpu_test_patternset.svh|../../tb/sv/test_and_env/fpu_test_simple_sanity.svh|../../tb/sv/test_and_env/fpu_test_neg_sqr_sequence.svh|../../tb/sv/test_and_env/fpu_test_sequence_fair.svh|../../tb/sv/test_and_env/fpu_test_random_sequence.svh|../../tb/sv/test_and_env/fpu_test_base.svh|../../tb/sv/test_and_env/fpu_environment.svh|../../tb/sv/sequences/fpu_sequence_patternset.svh|../../tb/sv/sequences/fpu_sequence_simple_sanity.svh|../../tb/sv/sequences/fpu_sequence_neg_sqr.svh|../../tb/sv/sequences/fpu_sequence_random.svh|../../tb/sv/sequences/fpu_sequence_fair.svh|../../tb/sv/sequences/fpu_sequence_setup.svh|../../tb/sv/analysis/fpu_scoreboard.svh|../../tb/sv/analysis/fpu_comparator.svh|../../tb/sv/analysis/fpu_reference_model.svh|../../tb/sv/fpu_agent/fpu_agent.svh|../../tb/sv/fpu_agent/fpu_coverage.svh|../../tb/sv/fpu_agent/fpu_monitor_fpu_no_tb_bug.svh|../../tb/sv/fpu_agent/fpu_monitor_fpu_tb_bug.svh|../../tb/sv/fpu_agent/fpu_monitor_base.svh|../../tb/sv/fpu_agent/fpu_sequence_driver.svh|../../tb/sv/fpu_agent/fpu_agent_config.svh|../../tb/sv/transaction_classes_and_package/fpu_response.svh|../../tb/sv/transaction_classes_and_package/fpu_request.svh|../../tb/sv/transaction_classes_and_package/fp_transaction.svh|../../tb/sv/transaction_classes_and_package/fp_operand.svh|../../tb/sv/transaction_classes_and_package/fpu_sv_utils.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../../tb/sv/top.sv|../../tb/sv/test_and_env/fpu_test_pkg.sv|../../tb/sv/sequences/fpu_sequence_pkg.sv|../../tb/sv/analysis/fpu_analysis_pkg.sv|../../tb/sv/fpu_agent/fpu_agent_pkg.sv|../../tb/sv/transaction_classes_and_package/fpu_txn_pkg.sv|../../tb/sv/fpu_pin_if_sva.sv|
Z22 !s90 -reportprogress|300|-quiet|-f|vlog_sv.f|
!i113 0
Z23 o-quiet -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z24 !s92 -quiet +incdir+. +incdir+../../tb/sv +incdir+../../tb/sv/transaction_classes_and_package +incdir+../../tb/sv/fpu_agent +incdir+../../tb/sv/analysis +incdir+../../tb/sv/sequences +incdir+../../tb/sv/test_and_env -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z25 tCvgOpt 0
Xfpu_analysis_pkg
R2
R3
R4
R5
!i10b 1
!s100 LQ1ihLKDH@Go03T3L463^2
IQJe>l;W@[OJb9AK@]Iiam2
VQJe>l;W@[OJb9AK@]Iiam2
S1
R0
R6
8../../tb/sv/analysis/fpu_analysis_pkg.sv
F../../tb/sv/analysis/fpu_analysis_pkg.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
F../../tb/sv/analysis/fpu_reference_model.svh
F../../tb/sv/analysis/fpu_comparator.svh
F../../tb/sv/analysis/fpu_scoreboard.svh
L0 1
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R25
Yfpu_pin_if
R2
R5
!i10b 1
!s100 U<XE4HF`?1RSIdIQSn`O=2
Io=?;3Li6>NT8>1?BADnQZ2
Z26 VDg1SIo80bB@j0V0VzS_@n1
!s105 fpu_pin_if_sva_sv_unit
S1
R0
w1343457619
8../../tb/sv/fpu_pin_if_sva.sv
F../../tb/sv/fpu_pin_if_sva.sv
L0 3
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R25
Xfpu_sequence_pkg
R2
R3
R4
Z27 DXx4 work 13 fpu_agent_pkg 0 22 G5fo=V3YM1NCiDon5AO4I3
R5
!i10b 1
!s100 ;bli=N]c:M=J6R5jz_j^I3
I3fmz[QM>dQ0SVYfneEIkC0
V3fmz[QM>dQ0SVYfneEIkC0
S1
R0
R6
8../../tb/sv/sequences/fpu_sequence_pkg.sv
F../../tb/sv/sequences/fpu_sequence_pkg.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
F../../tb/sv/sequences/fpu_sequence_setup.svh
F../../tb/sv/sequences/fpu_sequence_fair.svh
F../../tb/sv/sequences/fpu_sequence_random.svh
F../../tb/sv/sequences/fpu_sequence_neg_sqr.svh
F../../tb/sv/sequences/fpu_sequence_simple_sanity.svh
F../../tb/sv/sequences/fpu_sequence_patternset.svh
L0 1
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R25
Xfpu_test_pkg
R1
R2
R3
R4
R27
Z28 DXx4 work 16 fpu_analysis_pkg 0 22 QJe>l;W@[OJb9AK@]Iiam2
Z29 DXx4 work 16 fpu_sequence_pkg 0 22 3fmz[QM>dQ0SVYfneEIkC0
Z30 DXx6 sv_std 7 mti_fli 0 22 EL0L3ZMZ5R:]=E0eT]8i:2
R5
!i10b 1
!s100 9Q=891@dBcIY9=;`0e]G80
IUDjkhGNUh[[XJ;5lT^K@E3
VUDjkhGNUh[[XJ;5lT^K@E3
S1
R0
R6
8../../tb/sv/test_and_env/fpu_test_pkg.sv
F../../tb/sv/test_and_env/fpu_test_pkg.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
F../../tb/sv/test_and_env/fpu_environment.svh
F../../tb/sv/test_and_env/fpu_test_base.svh
F../../tb/sv/test_and_env/fpu_test_random_sequence.svh
F../../tb/sv/test_and_env/fpu_test_sequence_fair.svh
F../../tb/sv/test_and_env/fpu_test_neg_sqr_sequence.svh
F../../tb/sv/test_and_env/fpu_test_simple_sanity.svh
F../../tb/sv/test_and_env/fpu_test_patternset.svh
L0 1
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R25
Xfpu_txn_pkg
R2
R3
R5
!i10b 1
!s100 GbACl15K7Go1BH;B?LISU3
IV3L9]?8P_Z[Bb;H`N;4F>1
VV3L9]?8P_Z[Bb;H`N;4F>1
S1
R0
R6
8../../tb/sv/transaction_classes_and_package/fpu_txn_pkg.sv
F../../tb/sv/transaction_classes_and_package/fpu_txn_pkg.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
F../../tb/sv/transaction_classes_and_package/fpu_sv_utils.svh
F../../tb/sv/transaction_classes_and_package/fp_operand.svh
F../../tb/sv/transaction_classes_and_package/fp_transaction.svh
F../../tb/sv/transaction_classes_and_package/fpu_request.svh
F../../tb/sv/transaction_classes_and_package/fpu_response.svh
L0 1
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R25
vtop
R2
R3
R4
R27
R28
R29
R30
DXx4 work 12 fpu_test_pkg 0 22 UDjkhGNUh[[XJ;5lT^K@E3
R5
!i10b 1
!s100 i<]S6OYV<iiE_Nd8ZIDib2
Ie@nNNe[L0]>4<ZA@G[0XK0
R26
!s105 top_sv_unit
S1
R0
w1384532562
8../../tb/sv/top.sv
F../../tb/sv/top.sv
L0 3
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R25
Ttop_optimized
!s110 1543351644
ViG?cA8UoaDdfi0cUhkSRO2
04 3 4 work top fast 0
o-quiet -L dut_gate_lib +nocheckALL -sdfmin /top/fpu_dut=../../fpu/netlist/verilog/fpu_flat.sdf
R25
ntop_optimized
OL;O;10.7a;67
