---
layout: default
title: DRCãƒ»LVSãƒ»ERC ã®è‡ªå‹•æ¤œè¨¼
---

---

# ğŸ§ª DRCãƒ»LVSãƒ»ERC ã®è‡ªå‹•æ¤œè¨¼  
**ğŸ§ª Automated Checks: DRC, LVS, ERC**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

ç‰©ç†è¨­è¨ˆã®å®Œæˆå¾Œã€ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã¨å›è·¯ã®æ•´åˆæ€§ã‚’ç¢ºèªã™ã‚‹ãŸã‚ã«è¡Œã‚ã‚Œã‚‹ã®ãŒ  
**DRCï¼ˆDesign Rule Checkï¼‰**ã€**LVSï¼ˆLayout vs. Schematicï¼‰**ã€**ERCï¼ˆElectrical Rule Checkï¼‰**ã§ã™ã€‚

These checksâ€”**DRC (Design Rule Check)**, **LVS (Layout vs. Schematic)**, and **ERC (Electrical Rule Check)**â€”are conducted  
after completing the physical design to ensure consistency between layout and schematic.

ã“ã‚Œã‚‰ã¯ **è¨­è¨ˆãƒŸã‚¹ã®æ—©æœŸç™ºè¦‹ã¨è£½é€ æ€§ã®ç¢ºä¿** ã«ä¸å¯æ¬ ã§ã‚ã‚Šã€  
OpenLaneãªã©ã®è‡ªå‹•è¨­è¨ˆãƒ•ãƒ­ãƒ¼ã«ã‚‚çµ„ã¿è¾¼ã¾ã‚Œã¦ã„ã¾ã™ã€‚

They are essential for **early bug detection and manufacturability**, and are embedded in automated flows like OpenLane.

---

## ğŸ” å„ç¨®ãƒã‚§ãƒƒã‚¯ã®ç›®çš„ã¨å½¹å‰²ï½œPurpose and Roles

| é …ç›®ï½œCheck Type | æ¤œæŸ»å¯¾è±¡ï½œScope | ä¸»ãªã‚¨ãƒ©ãƒ¼ä¾‹ï½œTypical Errors |
|----------------|--------------|--------------------------|
| `DRC` | ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆãƒ«ãƒ¼ãƒ«é•å<br>*Layout rule violations* | é…ç·šå¹…ä¸è¶³ã€å±¤é–“è·é›¢é•åã€ã‚ªãƒ¼ãƒãƒ¼ãƒ©ãƒƒãƒ—<br>*Insufficient width, spacing violations, overlaps* |
| `LVS` | å›è·¯å›³ã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®è«–ç†ä¸€è‡´<br>*Logical match between schematic and layout* | ãƒãƒƒãƒˆåãƒ»ç«¯å­åä¸æ•´åˆã€ãƒã‚¯ãƒ­ã®ãƒŸã‚¹æ¥ç¶š<br>*Net/Pin mismatch, incorrect macro connections* |
| `ERC` | é›»æ°—çš„åˆ¶ç´„é•å<br>*Electrical constraints violations* | ãƒ•ãƒ­ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ãƒãƒ¼ãƒ‰ã€è¤‡æ•°ãƒ‰ãƒ©ã‚¤ãƒã€çŸ­çµ¡<br>*Floating nodes, multiple drivers, shorts* |

---

## âš™ï¸ ãƒã‚§ãƒƒã‚¯ãƒ„ãƒ¼ãƒ«ã¨å®Ÿè¡Œä¾‹ï¼ˆSky130ã®å ´åˆï¼‰  
## âš™ï¸ Tools and Execution Examples (Sky130)

### âœ”ï¸ Magic ã«ã‚ˆã‚‹ DRCï½œDRC via `Magic`

```bash
magic -d XR -rcfile sky130A.magicrc
```

- **GUIä¸Šã§DRCé•åç®‡æ‰€ã‚’è¦–è¦šçš„ã«ç¢ºèªå¯èƒ½**  
  *View DRC violations visually via GUI*

- **è¨­è¨ˆè€…ãŒãƒ«ãƒ¼ãƒ«æ„å›³ã‚’ç†è§£ã—ã€è‡ªã‚‰ä¿®æ­£ã™ã‚‹ã“ã¨ãŒé‡è¦**  
  *Manual correction by the designer is recommended*

---

### âœ”ï¸ Netgen ã«ã‚ˆã‚‹ LVSï½œLVS via `Netgen`

- å›è·¯å›³ã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®**ãƒãƒƒãƒˆæ§‹æˆæ¯”è¼ƒ**ã‚’è¡Œã†  
  *Compares net connectivity between schematic and layout*

- **Blackboxãƒã‚¯ãƒ­ã‚„éšå±¤æ§‹é€ ã®æ•´åˆæ€§ã«æ³¨æ„**  
  *Be cautious of black-box modules and hierarchy*

---

### âœ”ï¸ ERC ã‚¹ã‚¯ãƒªãƒ—ãƒˆã«ã‚ˆã‚‹æ¤œè¨¼ï½œERC Scripts

- `Xschem`, `Magic` ç­‰ã¨é€£æºã—ã€**è£œåŠ©çš„ERCã‚¹ã‚¯ãƒªãƒ—ãƒˆã‚’å®Ÿè¡Œ**  
  *Uses ERC helper scripts alongside tools like Xschem and Magic*

- ä¾‹ï¼š  
  - æœªæ¥ç¶šãƒãƒ¼ãƒ‰ã®è‡ªå‹•æ¤œå‡º  
    *Auto-detection of floating nodes*  
  - é›»æºãƒ»GNDã®ã‚·ãƒ§ãƒ¼ãƒˆãƒã‚§ãƒƒã‚¯  
    *VDD-GND short checks*

---

### âœ”ï¸ Makefile ã«ã‚ˆã‚‹è‡ªå‹•åŒ–ï½œAutomation via Makefile

- ã‚¿ãƒ¼ã‚²ãƒƒãƒˆä¾‹ï¼š`make drc`ã€`make lvs`ã€`make erc`  
  *Run automated checks via Makefile targets*

- **ãƒ­ã‚°è§£æã€çµæœçµ±è¨ˆã€CIé€£æºã«ã‚‚æ´»ç”¨å¯èƒ½**  
  *Can be integrated into CI pipelines with parsed logs and summaries*

---

## ğŸ¯ æ•™æçš„æ„ç¾©ï½œEducational Significance

- **DRC/LVS/ERCã®æ§‹é€ ã‚’ç†è§£ã™ã‚‹ã“ã¨ã§ã€è¨­è¨ˆã¨è£½é€ ã®æ©‹æ¸¡ã—ãŒå¯èƒ½ã«ãªã‚‹**  
  *Understanding DRC/LVS/ERC bridges design and manufacturability*

- **ãƒ„ãƒ¼ãƒ«æ“ä½œã‚’è‡ªå‹•åŒ–ã™ã‚‹ã“ã¨ã§ã€è¨­è¨ˆæ¤œè¨¼ã®å†ç¾æ€§ã¨åŠ¹ç‡ãŒå‘ä¸Š**  
  *Automation enhances reproducibility and efficiency of verification*

- **OSSãƒ„ãƒ¼ãƒ«ã®åˆ©ç”¨ã«ã‚ˆã‚Šã€æ•™è‚²ç’°å¢ƒã§ã®æ§‹é€ çš„å­¦ç¿’ãŒä¿ƒé€²ã•ã‚Œã‚‹**  
  *Open-source tools facilitate structured learning in academic settings*

---

### ğŸ¤– å¿œç”¨ç·¨ ç¬¬7ç« ï¼šè‡ªå‹•åŒ–ã¨å®Ÿè£…æ¤œè¨¼æŠ€è¡“ï½œApplied Chapter 7: Automation and Implementation Verification  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

Â© 2025 Shinichi Samizo / MIT License
