vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)\tri_buff.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)\d_latch.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)\SRAM_Cell.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)\MxN_bit_SRAM_Cell_Array.vhd"
