<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="TimeCard_TC_TodSlave_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_TodSlave_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_gpio_gnss_mac_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_gpio_gnss_mac_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_xbar_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_gpio_ext_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_gpio_ext_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_iic_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_iic_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_gpio_rgb_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_gpio_rgb_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_iic_rgb_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_iic_rgb_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_iic_eeprom_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_iic_eeprom_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_hwicap_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_hwicap_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_PpsSourceSelector_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsSourceSelector_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_MsiIrq_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_MsiIrq_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_Timestamper_4_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_Timestamper_FpgaPps_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_FpgaPps_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_PpsSlave_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsSlave_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_SignalGenerator_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_SignalGenerator_3_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_Timestamper_2_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_SignalGenerator_2_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_SmaSelector_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SmaSelector_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_PpsGenerator_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsGenerator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_PpsSourceSelector_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsSourceSelector_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_Timestamper_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_FrequencyCounter_4_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FrequencyCounter_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_Timestamper_3_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_SignalGenerator_4_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_11_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_11_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_6_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_12_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_12_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_15_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_15_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_1_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_9_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_tier2_xbar_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_tier2_xbar_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_14_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_14_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_10_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_10_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_tier2_xbar_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_tier2_xbar_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_7_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_5_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_13_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_13_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_tier2_xbar_2_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_tier2_xbar_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_4_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_2_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_3_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_cc_8_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_FrequencyCounter_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FrequencyCounter_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_FrequencyCounter_2_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FrequencyCounter_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_BufgMux_IPI_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_BufgMux_IPI_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_DummyAxiSlave_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_DummyAxiSlave_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_DummyAxiSlave_3_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_BufgMux_IPI_2_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_BufgMux_IPI_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_DummyAxiSlave_4_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_FrequencyCounter_3_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FrequencyCounter_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_BufgMux_IPI_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_BufgMux_IPI_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_rs_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_rs_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_ConfMaster_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ConfMaster_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_ClockDetector_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ClockDetector_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_CoreList_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_CoreList_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_DummyAxiSlave_2_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_AdjustableClock_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_AdjustableClock_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_TC_FpgaVersion_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FpgaVersion_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_proc_sys_reset_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_proc_sys_reset_2_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_proc_sys_reset_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_util_ds_buf_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_util_ds_buf_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_uart16550_gnss1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_gnss1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_pcie_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_pcie_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_xbar_3_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_uart16550_gnss2_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_gnss2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_uart16550_reserved_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_reserved_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_uart16550_mac_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_mac_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_util_ds_buf_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_util_ds_buf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_xbar_2_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_uart16550_ext_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_ext_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_clk_wiz_2_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_clk_wiz_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_axi_quad_spi_flash_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_quad_spi_flash_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_proc_sys_reset_1_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_proc_sys_reset_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_ds_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_auto_pc_0_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TimeCard_xbar_1_synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="TimeCard_TC_TodSlave_0_0_synth_1"/>
		<Parent Id="TimeCard_axi_gpio_gnss_mac_0_synth_1"/>
		<Parent Id="TimeCard_xbar_0_synth_1"/>
		<Parent Id="TimeCard_axi_gpio_ext_0_synth_1"/>
		<Parent Id="TimeCard_axi_iic_0_synth_1"/>
		<Parent Id="TimeCard_axi_gpio_rgb_0_synth_1"/>
		<Parent Id="TimeCard_axi_iic_rgb_0_synth_1"/>
		<Parent Id="TimeCard_axi_iic_eeprom_0_synth_1"/>
		<Parent Id="TimeCard_axi_hwicap_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_PpsSourceSelector_1_0_synth_1"/>
		<Parent Id="TimeCard_TC_MsiIrq_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_Timestamper_4_0_synth_1"/>
		<Parent Id="TimeCard_TC_Timestamper_FpgaPps_0_synth_1"/>
		<Parent Id="TimeCard_TC_PpsSlave_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1"/>
		<Parent Id="TimeCard_TC_SignalGenerator_1_0_synth_1"/>
		<Parent Id="TimeCard_TC_SignalGenerator_3_0_synth_1"/>
		<Parent Id="TimeCard_TC_Timestamper_2_0_synth_1"/>
		<Parent Id="TimeCard_TC_SignalGenerator_2_0_synth_1"/>
		<Parent Id="TimeCard_TC_SmaSelector_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_PpsGenerator_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_PpsSourceSelector_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_Timestamper_1_0_synth_1"/>
		<Parent Id="TimeCard_TC_FrequencyCounter_4_0_synth_1"/>
		<Parent Id="TimeCard_TC_Timestamper_3_0_synth_1"/>
		<Parent Id="TimeCard_TC_SignalGenerator_4_0_synth_1"/>
		<Parent Id="TimeCard_auto_cc_11_synth_1"/>
		<Parent Id="TimeCard_auto_cc_6_synth_1"/>
		<Parent Id="TimeCard_auto_cc_12_synth_1"/>
		<Parent Id="TimeCard_auto_cc_15_synth_1"/>
		<Parent Id="TimeCard_auto_cc_1_synth_1"/>
		<Parent Id="TimeCard_auto_cc_9_synth_1"/>
		<Parent Id="TimeCard_tier2_xbar_0_0_synth_1"/>
		<Parent Id="TimeCard_auto_cc_14_synth_1"/>
		<Parent Id="TimeCard_auto_cc_10_synth_1"/>
		<Parent Id="TimeCard_auto_cc_0_synth_1"/>
		<Parent Id="TimeCard_tier2_xbar_1_0_synth_1"/>
		<Parent Id="TimeCard_auto_cc_7_synth_1"/>
		<Parent Id="TimeCard_auto_cc_5_synth_1"/>
		<Parent Id="TimeCard_auto_cc_13_synth_1"/>
		<Parent Id="TimeCard_tier2_xbar_2_0_synth_1"/>
		<Parent Id="TimeCard_auto_cc_4_synth_1"/>
		<Parent Id="TimeCard_auto_cc_2_synth_1"/>
		<Parent Id="TimeCard_auto_cc_3_synth_1"/>
		<Parent Id="TimeCard_auto_cc_8_synth_1"/>
		<Parent Id="TimeCard_TC_FrequencyCounter_1_0_synth_1"/>
		<Parent Id="TimeCard_TC_FrequencyCounter_2_0_synth_1"/>
		<Parent Id="TimeCard_BufgMux_IPI_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_DummyAxiSlave_1_0_synth_1"/>
		<Parent Id="TimeCard_TC_DummyAxiSlave_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_DummyAxiSlave_3_0_synth_1"/>
		<Parent Id="TimeCard_BufgMux_IPI_2_0_synth_1"/>
		<Parent Id="TimeCard_TC_DummyAxiSlave_4_0_synth_1"/>
		<Parent Id="TimeCard_TC_FrequencyCounter_3_0_synth_1"/>
		<Parent Id="TimeCard_BufgMux_IPI_1_0_synth_1"/>
		<Parent Id="TimeCard_auto_rs_0_synth_1"/>
		<Parent Id="TimeCard_TC_ConfMaster_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_ClockDetector_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_CoreList_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_DummyAxiSlave_2_0_synth_1"/>
		<Parent Id="TimeCard_TC_AdjustableClock_0_0_synth_1"/>
		<Parent Id="TimeCard_TC_FpgaVersion_0_0_synth_1"/>
		<Parent Id="TimeCard_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="TimeCard_proc_sys_reset_2_0_synth_1"/>
		<Parent Id="TimeCard_util_ds_buf_1_0_synth_1"/>
		<Parent Id="TimeCard_axi_uart16550_gnss1_0_synth_1"/>
		<Parent Id="TimeCard_axi_pcie_0_0_synth_1"/>
		<Parent Id="TimeCard_xbar_3_synth_1"/>
		<Parent Id="TimeCard_axi_uart16550_gnss2_0_synth_1"/>
		<Parent Id="TimeCard_axi_uart16550_reserved_0_synth_1"/>
		<Parent Id="TimeCard_axi_uart16550_mac_0_synth_1"/>
		<Parent Id="TimeCard_util_ds_buf_0_0_synth_1"/>
		<Parent Id="TimeCard_clk_wiz_0_0_synth_1"/>
		<Parent Id="TimeCard_xbar_2_synth_1"/>
		<Parent Id="TimeCard_clk_wiz_1_0_synth_1"/>
		<Parent Id="TimeCard_axi_uart16550_ext_0_synth_1"/>
		<Parent Id="TimeCard_clk_wiz_2_0_synth_1"/>
		<Parent Id="TimeCard_axi_quad_spi_flash_0_synth_1"/>
		<Parent Id="TimeCard_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="TimeCard_auto_ds_0_synth_1"/>
		<Parent Id="TimeCard_auto_pc_0_synth_1"/>
		<Parent Id="TimeCard_xbar_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

