

================================================================
== Vitis HLS Report for 'rx_fifo'
================================================================
* Date:           Tue Nov 15 12:03:30 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265  |rx_fifo_Pipeline_VITIS_LOOP_71_1  |       14|       14|   0.140 us|   0.140 us|   14|   14|       no|
        |grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273  |rx_fifo_Pipeline_VITIS_LOOP_91_2  |        5|        6|  50.000 ns|  60.000 ns|    5|    6|       no|
        |grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281  |rx_fifo_Pipeline_rx_macfifo_data  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_rx_fifo_Pipeline_4_fu_292                |rx_fifo_Pipeline_4                |        4|       18|  40.000 ns|   0.180 us|    4|   18|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 32 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 32 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fifo_axi_lite_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fifo_axi_lite"   --->   Operation 33 'read' 'fifo_axi_lite_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%tmp_buf = alloca i64 1" [mac_logger.cpp:70]   --->   Operation 34 'alloca' 'tmp_buf' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (1.08ns)   --->   "%add_ln53 = add i64 %fifo_axi_lite_read, i64 28" [mac_logger.cpp:53]   --->   Operation 35 'add' 'add_ln53' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln53 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53, i32 2, i32 63" [mac_logger.cpp:53]   --->   Operation 36 'partselect' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %trunc_ln53" [mac_logger.cpp:53]   --->   Operation 37 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mac_fifo_addr = getelementptr i32 %mac_fifo, i64 %sext_ln53" [mac_logger.cpp:53]   --->   Operation 38 'getelementptr' 'mac_fifo_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [7/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 39 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 40 [6/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 40 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 41 [5/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 41 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 42 [4/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 42 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 43 [3/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 43 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [2/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 44 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i32 %data_buf, i64 0, i64 0" [mac_logger.cpp:50]   --->   Operation 45 'getelementptr' 'data_buf_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 0, i9 %data_buf_addr" [mac_logger.cpp:50]   --->   Operation 46 'store' 'store_ln50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_8 : Operation 47 [1/7] (7.30ns)   --->   "%mac_fifo_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr, i32 1" [mac_logger.cpp:53]   --->   Operation 47 'readreq' 'mac_fifo_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%data_buf_addr_39 = getelementptr i32 %data_buf, i64 0, i64 1" [mac_logger.cpp:51]   --->   Operation 48 'getelementptr' 'data_buf_addr_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 0, i9 %data_buf_addr_39" [mac_logger.cpp:51]   --->   Operation 49 'store' 'store_ln51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%data_buf_addr_40 = getelementptr i32 %data_buf, i64 0, i64 2" [mac_logger.cpp:52]   --->   Operation 50 'getelementptr' 'data_buf_addr_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln52 = store i32 0, i9 %data_buf_addr_40" [mac_logger.cpp:52]   --->   Operation 51 'store' 'store_ln52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 52 [1/1] (7.30ns)   --->   "%mac_fifo_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %mac_fifo_addr" [mac_logger.cpp:53]   --->   Operation 52 'read' 'mac_fifo_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.22>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_axi_full, void @empty_49, i32 0, i32 0, void @empty_50, i32 0, i32 1028, void @empty_55, void @empty_57, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mac_fifo, void @empty_49, i32 0, i32 0, void @empty_50, i32 0, i32 5120, void @empty_51, void @empty_57, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 55 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%fifo_axi_full1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fifo_axi_full1"   --->   Operation 56 'read' 'fifo_axi_full1_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.99ns)   --->   "%icmp_ln53 = icmp_eq  i32 %mac_fifo_addr_read, i32 0" [mac_logger.cpp:53]   --->   Operation 57 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %if.then, void %if.end107" [mac_logger.cpp:53]   --->   Operation 58 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (1.08ns)   --->   "%add_ln54 = add i64 %fifo_axi_lite_read, i64 36" [mac_logger.cpp:54]   --->   Operation 59 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln54 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54, i32 2, i32 63" [mac_logger.cpp:54]   --->   Operation 60 'partselect' 'trunc_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i62 %trunc_ln54" [mac_logger.cpp:54]   --->   Operation 61 'sext' 'sext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%mac_fifo_addr_1 = getelementptr i32 %mac_fifo, i64 %sext_ln54" [mac_logger.cpp:54]   --->   Operation 62 'getelementptr' 'mac_fifo_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [mac_logger.cpp:66]   --->   Operation 63 'partselect' 'tmp_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [mac_logger.cpp:66]   --->   Operation 64 'partselect' 'tmp_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [mac_logger.cpp:66]   --->   Operation 65 'partselect' 'tmp_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [mac_logger.cpp:66]   --->   Operation 66 'partselect' 'tmp_16' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln66_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_13, i8 %tmp_14, i8 %tmp_15, i8 %tmp_16" [mac_logger.cpp:66]   --->   Operation 67 'bitconcatenate' 'or_ln66_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %or_ln66_2, i9 %data_buf_addr" [mac_logger.cpp:66]   --->   Operation 68 'store' 'store_ln66' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%empty = trunc i64 %timestamp_read"   --->   Operation 69 'trunc' 'empty' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31"   --->   Operation 70 'partselect' 'trunc_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15"   --->   Operation 71 'partselect' 'trunc_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23"   --->   Operation 72 'partselect' 'trunc_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %empty, i8 %trunc_1, i8 %trunc_2, i8 %trunc_3"   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %tmp_s, i9 %data_buf_addr_39" [mac_logger.cpp:67]   --->   Operation 74 'store' 'store_ln67' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 75 [1/1] (1.08ns)   --->   "%empty_152 = add i64 %fifo_axi_full1_read, i64 4096"   --->   Operation 75 'add' 'empty_152' <Predicate = (!icmp_ln53)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln73 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_152, i32 2, i32 63" [mac_logger.cpp:73]   --->   Operation 76 'partselect' 'trunc_ln73' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_VITIS_LOOP_71_1, i32 %fifo_axi_full, i62 %trunc_ln73, i32 %tmp_buf" [mac_logger.cpp:73]   --->   Operation 77 'call' 'call_ln73' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 78 [7/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 78 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_VITIS_LOOP_71_1, i32 %fifo_axi_full, i62 %trunc_ln73, i32 %tmp_buf" [mac_logger.cpp:73]   --->   Operation 79 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 80 [6/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 80 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 81 [5/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 81 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 82 [4/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 82 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 83 [3/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 83 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 84 [2/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 84 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 85 [1/7] (7.30ns)   --->   "%frame_len_bytes_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mac_fifo_addr_1, i32 1" [mac_logger.cpp:54]   --->   Operation 85 'readreq' 'frame_len_bytes_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 86 [1/1] (7.30ns)   --->   "%frame_len_bytes = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %mac_fifo_addr_1" [mac_logger.cpp:54]   --->   Operation 86 'read' 'frame_len_bytes' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i32 %frame_len_bytes" [mac_logger.cpp:54]   --->   Operation 87 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = trunc i32 %frame_len_bytes" [mac_logger.cpp:54]   --->   Operation 88 'trunc' 'trunc_ln54_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln55 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %frame_len_bytes, i32 2, i32 10" [mac_logger.cpp:55]   --->   Operation 89 'partselect' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %frame_len_bytes, i32 2, i32 5" [mac_logger.cpp:55]   --->   Operation 90 'partselect' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_buf_addr = getelementptr i32 %tmp_buf, i64 0, i64 3" [mac_logger.cpp:80]   --->   Operation 91 'getelementptr' 'tmp_buf_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [2/2] (0.67ns)   --->   "%tmp_buf_load = load i2 %tmp_buf_addr" [mac_logger.cpp:80]   --->   Operation 92 'load' 'tmp_buf_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 19 <SV = 18> <Delay = 3.46>
ST_19 : Operation 93 [1/1] (0.44ns)   --->   "%icmp_ln55 = icmp_ne  i2 %trunc_ln54_2, i2 0" [mac_logger.cpp:55]   --->   Operation 93 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i1 %icmp_ln55" [mac_logger.cpp:55]   --->   Operation 94 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i1 %icmp_ln55" [mac_logger.cpp:55]   --->   Operation 95 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.77ns)   --->   "%WordLength = add i9 %trunc_ln55, i9 %zext_ln55" [mac_logger.cpp:55]   --->   Operation 96 'add' 'WordLength' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/2] (0.67ns)   --->   "%tmp_buf_load = load i2 %tmp_buf_addr" [mac_logger.cpp:80]   --->   Operation 97 'load' 'tmp_buf_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%empty_153 = trunc i32 %tmp_buf_load" [mac_logger.cpp:80]   --->   Operation 98 'trunc' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (1.10ns)   --->   "%icmp_ln80 = icmp_eq  i16 %empty_153, i16 34952" [mac_logger.cpp:80]   --->   Operation 99 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_buf_load, i32 24, i32 31" [mac_logger.cpp:83]   --->   Operation 100 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %tmp_buf_load, i32 16, i32 19" [mac_logger.cpp:83]   --->   Operation 101 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i8.i8, i4 %tmp_18, i8 %tmp_17, i8 0" [mac_logger.cpp:83]   --->   Operation 102 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i20 %or_ln" [mac_logger.cpp:83]   --->   Operation 103 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.89ns)   --->   "%add_ln83 = add i21 %zext_ln83, i21 2071552" [mac_logger.cpp:83]   --->   Operation 104 'add' 'add_ln83' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%sext_ln84 = sext i21 %add_ln83" [mac_logger.cpp:84]   --->   Operation 105 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.85ns)   --->   "%add_ln84 = add i16 %trunc_ln54_1, i16 65532" [mac_logger.cpp:84]   --->   Operation 106 'add' 'add_ln84' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln84, i32 8, i32 15" [mac_logger.cpp:84]   --->   Operation 107 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%trunc_ln84 = trunc i16 %add_ln84" [mac_logger.cpp:84]   --->   Operation 108 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16, i8 %trunc_ln84, i8 %tmp_19, i16 0" [mac_logger.cpp:84]   --->   Operation 109 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln84 = or i32 %sext_ln84, i32 %or_ln1" [mac_logger.cpp:84]   --->   Operation 110 'or' 'or_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln84_1 = or i32 %or_ln84, i32 1" [mac_logger.cpp:84]   --->   Operation 111 'or' 'or_ln84_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%trunc_ln88 = trunc i32 %frame_len_bytes" [mac_logger.cpp:88]   --->   Operation 112 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i16.i8, i8 %trunc_ln88, i16 %trunc_ln54_1, i8 0" [mac_logger.cpp:88]   --->   Operation 113 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln88 = or i32 %or_ln2, i32 65281" [mac_logger.cpp:88]   --->   Operation 114 'or' 'or_ln88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %icmp_ln80, i32 %or_ln84_1, i32 %or_ln88" [mac_logger.cpp:80]   --->   Operation 115 'select' 'select_ln80' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln82 = store i32 %select_ln80, i9 %data_buf_addr_40" [mac_logger.cpp:82]   --->   Operation 116 'store' 'store_ln82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_1 = add i4 %trunc_ln55_1, i4 %zext_ln55_1" [mac_logger.cpp:97]   --->   Operation 117 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 118 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%M = add i4 %add_ln97_1, i4 12" [mac_logger.cpp:97]   --->   Operation 118 'add' 'M' <Predicate = true> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.21>
ST_20 : Operation 119 [1/1] (0.20ns)   --->   "%select_ln91 = select i1 %icmp_ln80, i3 3, i3 4" [mac_logger.cpp:91]   --->   Operation 119 'select' 'select_ln91' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 120 [2/2] (1.01ns)   --->   "%call_ln91 = call void @rx_fifo_Pipeline_VITIS_LOOP_91_2, i3 %select_ln91, i32 %tmp_buf, i32 %data_buf" [mac_logger.cpp:91]   --->   Operation 120 'call' 'call_ln91' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln91 = call void @rx_fifo_Pipeline_VITIS_LOOP_91_2, i3 %select_ln91, i32 %tmp_buf, i32 %data_buf" [mac_logger.cpp:91]   --->   Operation 121 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.22>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%WordLength_cast_cast = zext i9 %WordLength" [mac_logger.cpp:55]   --->   Operation 122 'zext' 'WordLength_cast_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.28ns)   --->   "%offset = xor i1 %icmp_ln80, i1 1" [mac_logger.cpp:80]   --->   Operation 123 'xor' 'offset' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (0.77ns)   --->   "%add_ln97 = add i10 %WordLength_cast_cast, i10 1020" [mac_logger.cpp:97]   --->   Operation 124 'add' 'add_ln97' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.77ns)   --->   "%add_ln97_2 = add i9 %WordLength, i9 508" [mac_logger.cpp:97]   --->   Operation 125 'add' 'add_ln97_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln97 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add_ln97, i32 4, i32 9" [mac_logger.cpp:97]   --->   Operation 126 'partselect' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%add = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %offset" [mac_logger.cpp:80]   --->   Operation 127 'bitconcatenate' 'add' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [2/2] (1.44ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_rx_macfifo_data, i32 %fifo_axi_full, i62 %trunc_ln73, i6 %trunc_ln97, i2 %add, i32 %data_buf" [mac_logger.cpp:73]   --->   Operation 128 'call' 'call_ln73' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln97_2, i32 4, i32 8" [mac_logger.cpp:103]   --->   Operation 129 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.72>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i62 %trunc_ln73" [mac_logger.cpp:73]   --->   Operation 130 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%fifo_axi_full_addr = getelementptr i32 %fifo_axi_full, i64 %sext_ln73" [mac_logger.cpp:73]   --->   Operation 131 'getelementptr' 'fifo_axi_full_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i4 %M" [mac_logger.cpp:98]   --->   Operation 132 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i2 %add" [mac_logger.cpp:100]   --->   Operation 133 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_rx_macfifo_data, i32 %fifo_axi_full, i62 %trunc_ln73, i6 %trunc_ln97, i2 %add, i32 %data_buf" [mac_logger.cpp:73]   --->   Operation 134 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i1.i3, i5 %tmp_20, i1 0, i3 %sext_ln100" [mac_logger.cpp:103]   --->   Operation 135 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.72ns)   --->   "%icmp_ln103 = icmp_eq  i4 %M, i4 0" [mac_logger.cpp:103]   --->   Operation 136 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %loop-memcpy-expansion.preheader, void %post-loop-memcpy-expansion" [mac_logger.cpp:103]   --->   Operation 137 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 138 [7/7] (7.30ns)   --->   "%empty_154 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 138 'readreq' 'empty_154' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 139 [6/7] (7.30ns)   --->   "%empty_154 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 139 'readreq' 'empty_154' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 140 [5/7] (7.30ns)   --->   "%empty_154 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 140 'readreq' 'empty_154' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 141 [4/7] (7.30ns)   --->   "%empty_154 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 141 'readreq' 'empty_154' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 142 [3/7] (7.30ns)   --->   "%empty_154 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 142 'readreq' 'empty_154' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 143 [2/7] (7.30ns)   --->   "%empty_154 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 143 'readreq' 'empty_154' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 144 [1/7] (7.30ns)   --->   "%empty_154 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 %zext_ln98" [mac_logger.cpp:73]   --->   Operation 144 'readreq' 'empty_154' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 145 [2/2] (7.30ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_4, i32 %fifo_axi_full, i62 %trunc_ln73, i9 %or_ln3, i32 %data_buf, i4 %M" [mac_logger.cpp:73]   --->   Operation 145 'call' 'call_ln73' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln73 = call void @rx_fifo_Pipeline_4, i32 %fifo_axi_full, i62 %trunc_ln73, i9 %or_ln3, i32 %data_buf, i4 %M" [mac_logger.cpp:73]   --->   Operation 146 'call' 'call_ln73' <Predicate = (!icmp_ln53 & !icmp_ln103)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion"   --->   Operation 147 'br' 'br_ln0' <Predicate = (!icmp_ln53 & !icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln142 = br void %if.end107" [mac_logger.cpp:142]   --->   Operation 148 'br' 'br_ln142' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [mac_logger.cpp:143]   --->   Operation 149 'ret' 'ret_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mac_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fifo_axi_lite]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_axi_full]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fifo_axi_full1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fifo_axi_lite_read   (read          ) [ 001111111110000000000000000000000]
tmp_buf              (alloca        ) [ 001111111111111111111100000000000]
add_ln53             (add           ) [ 000000000000000000000000000000000]
trunc_ln53           (partselect    ) [ 000000000000000000000000000000000]
sext_ln53            (sext          ) [ 000000000000000000000000000000000]
mac_fifo_addr        (getelementptr ) [ 001111111100000000000000000000000]
data_buf_addr        (getelementptr ) [ 000000000110000000000000000000000]
store_ln50           (store         ) [ 000000000000000000000000000000000]
mac_fifo_load_req    (readreq       ) [ 000000000000000000000000000000000]
data_buf_addr_39     (getelementptr ) [ 000000000010000000000000000000000]
store_ln51           (store         ) [ 000000000000000000000000000000000]
data_buf_addr_40     (getelementptr ) [ 000000000011111111110000000000000]
store_ln52           (store         ) [ 000000000000000000000000000000000]
mac_fifo_addr_read   (read          ) [ 000000000010000000000000000000000]
specinterface_ln0    (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 000000000000000000000000000000000]
timestamp_read       (read          ) [ 000000000000000000000000000000000]
fifo_axi_full1_read  (read          ) [ 000000000000000000000000000000000]
icmp_ln53            (icmp          ) [ 000000000011111111111111111111111]
br_ln53              (br            ) [ 000000000000000000000000000000000]
add_ln54             (add           ) [ 000000000000000000000000000000000]
trunc_ln54           (partselect    ) [ 000000000000000000000000000000000]
sext_ln54            (sext          ) [ 000000000000000000000000000000000]
mac_fifo_addr_1      (getelementptr ) [ 000000000001111111100000000000000]
tmp_13               (partselect    ) [ 000000000000000000000000000000000]
tmp_14               (partselect    ) [ 000000000000000000000000000000000]
tmp_15               (partselect    ) [ 000000000000000000000000000000000]
tmp_16               (partselect    ) [ 000000000000000000000000000000000]
or_ln66_2            (bitconcatenate) [ 000000000000000000000000000000000]
store_ln66           (store         ) [ 000000000000000000000000000000000]
empty                (trunc         ) [ 000000000000000000000000000000000]
trunc_3              (partselect    ) [ 000000000000000000000000000000000]
trunc_1              (partselect    ) [ 000000000000000000000000000000000]
trunc_2              (partselect    ) [ 000000000000000000000000000000000]
tmp_s                (bitconcatenate) [ 000000000000000000000000000000000]
store_ln67           (store         ) [ 000000000000000000000000000000000]
empty_152            (add           ) [ 000000000000000000000000000000000]
trunc_ln73           (partselect    ) [ 000000000001111111111111111111111]
call_ln73            (call          ) [ 000000000000000000000000000000000]
frame_len_bytes_req  (readreq       ) [ 000000000000000000000000000000000]
frame_len_bytes      (read          ) [ 000000000000000000010000000000000]
trunc_ln54_1         (trunc         ) [ 000000000000000000010000000000000]
trunc_ln54_2         (trunc         ) [ 000000000000000000010000000000000]
trunc_ln55           (partselect    ) [ 000000000000000000010000000000000]
trunc_ln55_1         (partselect    ) [ 000000000000000000010000000000000]
tmp_buf_addr         (getelementptr ) [ 000000000000000000010000000000000]
icmp_ln55            (icmp          ) [ 000000000000000000000000000000000]
zext_ln55            (zext          ) [ 000000000000000000000000000000000]
zext_ln55_1          (zext          ) [ 000000000000000000000000000000000]
WordLength           (add           ) [ 000000000000000000001110000000000]
tmp_buf_load         (load          ) [ 000000000000000000000000000000000]
empty_153            (trunc         ) [ 000000000000000000000000000000000]
icmp_ln80            (icmp          ) [ 000000000000000000001110000000000]
tmp_17               (partselect    ) [ 000000000000000000000000000000000]
tmp_18               (partselect    ) [ 000000000000000000000000000000000]
or_ln                (bitconcatenate) [ 000000000000000000000000000000000]
zext_ln83            (zext          ) [ 000000000000000000000000000000000]
add_ln83             (add           ) [ 000000000000000000000000000000000]
sext_ln84            (sext          ) [ 000000000000000000000000000000000]
add_ln84             (add           ) [ 000000000000000000000000000000000]
tmp_19               (partselect    ) [ 000000000000000000000000000000000]
trunc_ln84           (trunc         ) [ 000000000000000000000000000000000]
or_ln1               (bitconcatenate) [ 000000000000000000000000000000000]
or_ln84              (or            ) [ 000000000000000000000000000000000]
or_ln84_1            (or            ) [ 000000000000000000000000000000000]
trunc_ln88           (trunc         ) [ 000000000000000000000000000000000]
or_ln2               (bitconcatenate) [ 000000000000000000000000000000000]
or_ln88              (or            ) [ 000000000000000000000000000000000]
select_ln80          (select        ) [ 000000000000000000000000000000000]
store_ln82           (store         ) [ 000000000000000000000000000000000]
add_ln97_1           (add           ) [ 000000000000000000000000000000000]
M                    (add           ) [ 000000000000000000001111111111111]
select_ln91          (select        ) [ 000000000000000000000100000000000]
call_ln91            (call          ) [ 000000000000000000000000000000000]
WordLength_cast_cast (zext          ) [ 000000000000000000000000000000000]
offset               (xor           ) [ 000000000000000000000000000000000]
add_ln97             (add           ) [ 000000000000000000000000000000000]
add_ln97_2           (add           ) [ 000000000000000000000000000000000]
trunc_ln97           (partselect    ) [ 000000000000000000000001000000000]
add                  (bitconcatenate) [ 000000000000000000000001000000000]
tmp_20               (partselect    ) [ 000000000000000000000001000000000]
sext_ln73            (sext          ) [ 000000000000000000000000000000000]
fifo_axi_full_addr   (getelementptr ) [ 000000000000000000000000111111100]
zext_ln98            (zext          ) [ 000000000000000000000000111111100]
sext_ln100           (sext          ) [ 000000000000000000000000000000000]
call_ln73            (call          ) [ 000000000000000000000000000000000]
or_ln3               (bitconcatenate) [ 000000000000000000000000111111111]
icmp_ln103           (icmp          ) [ 000000000000000000000001111111111]
br_ln103             (br            ) [ 000000000000000000000000000000000]
empty_154            (readreq       ) [ 000000000000000000000000000000000]
call_ln73            (call          ) [ 000000000000000000000000000000000]
br_ln0               (br            ) [ 000000000000000000000000000000000]
br_ln142             (br            ) [ 000000000000000000000000000000000]
ret_ln143            (ret           ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mac_fifo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_fifo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_axi_lite">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_axi_lite"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_axi_full">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_axi_full"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_axi_full1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_axi_full1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="timestamp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_buf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_Pipeline_VITIS_LOOP_71_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i4.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_Pipeline_VITIS_LOOP_91_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_Pipeline_rx_macfifo_data"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_buf_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_buf/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="fifo_axi_lite_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_axi_lite_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mac_fifo_load_req/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="mac_fifo_addr_read_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="8"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_fifo_addr_read/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="timestamp_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="fifo_axi_full1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_axi_full1_read/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_readreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="frame_len_bytes_req/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="frame_len_bytes_read_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="8"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_len_bytes/18 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_readreq_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="0" index="2" bw="4" slack="1"/>
<pin id="212" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_154/24 "/>
</bind>
</comp>

<comp id="214" class="1004" name="data_buf_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="0"/>
<pin id="237" dir="0" index="4" bw="9" slack="0"/>
<pin id="238" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="240" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/8 store_ln51/9 store_ln52/9 store_ln66/10 store_ln67/10 store_ln82/19 "/>
</bind>
</comp>

<comp id="229" class="1004" name="data_buf_addr_39_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_39/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="data_buf_addr_40_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_40/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_buf_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_buf_addr/18 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_buf_load/18 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="62" slack="0"/>
<pin id="269" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="3" bw="32" slack="0"/>
<pin id="278" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/20 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="62" slack="12"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="0" index="4" bw="2" slack="0"/>
<pin id="287" dir="0" index="5" bw="32" slack="0"/>
<pin id="288" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/22 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_rx_fifo_Pipeline_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="62" slack="21"/>
<pin id="296" dir="0" index="3" bw="9" slack="8"/>
<pin id="297" dir="0" index="4" bw="32" slack="0"/>
<pin id="298" dir="0" index="5" bw="4" slack="12"/>
<pin id="299" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/31 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln53_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="6" slack="0"/>
<pin id="306" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln53_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="62" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="0" index="3" bw="7" slack="0"/>
<pin id="314" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln53/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln53_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="62" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="mac_fifo_addr_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="62" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_fifo_addr/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln53_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln54_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="9"/>
<pin id="336" dir="0" index="1" bw="7" slack="0"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln54_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="62" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="3" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54/10 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln54_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="62" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="mac_fifo_addr_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="62" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_fifo_addr_1/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_14_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="0" index="2" bw="7" slack="0"/>
<pin id="373" dir="0" index="3" bw="7" slack="0"/>
<pin id="374" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_15_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="0" index="2" bw="7" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_16_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="0" index="2" bw="7" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="399" class="1004" name="or_ln66_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="0" index="3" bw="8" slack="0"/>
<pin id="404" dir="0" index="4" bw="8" slack="0"/>
<pin id="405" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln66_2/10 "/>
</bind>
</comp>

<comp id="412" class="1004" name="empty_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_3/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="0" index="2" bw="5" slack="0"/>
<pin id="430" dir="0" index="3" bw="5" slack="0"/>
<pin id="431" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_1/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_2/10 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_s_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="0" index="3" bw="8" slack="0"/>
<pin id="451" dir="0" index="4" bw="8" slack="0"/>
<pin id="452" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="empty_152_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="0" index="1" bw="14" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_152/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln73_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="62" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="0" index="2" bw="3" slack="0"/>
<pin id="469" dir="0" index="3" bw="7" slack="0"/>
<pin id="470" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln73/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln54_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/18 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln54_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_2/18 "/>
</bind>
</comp>

<comp id="484" class="1004" name="trunc_ln55_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="3" slack="0"/>
<pin id="488" dir="0" index="3" bw="5" slack="0"/>
<pin id="489" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55/18 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln55_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="0" index="3" bw="4" slack="0"/>
<pin id="499" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_1/18 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln55_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="1"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/19 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln55_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/19 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln55_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/19 "/>
</bind>
</comp>

<comp id="517" class="1004" name="WordLength_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="1"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="WordLength/19 "/>
</bind>
</comp>

<comp id="522" class="1004" name="empty_153_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_153/19 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln80_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/19 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_17_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="6" slack="0"/>
<pin id="536" dir="0" index="3" bw="6" slack="0"/>
<pin id="537" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/19 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_18_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="0" index="3" bw="6" slack="0"/>
<pin id="547" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/19 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="20" slack="0"/>
<pin id="554" dir="0" index="1" bw="4" slack="0"/>
<pin id="555" dir="0" index="2" bw="8" slack="0"/>
<pin id="556" dir="0" index="3" bw="1" slack="0"/>
<pin id="557" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/19 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln83_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="20" slack="0"/>
<pin id="564" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/19 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln83_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="20" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/19 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln84_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="21" slack="0"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/19 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln84_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="0" index="1" bw="3" slack="0"/>
<pin id="579" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/19 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_19_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="0" index="3" bw="5" slack="0"/>
<pin id="586" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln84_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/19 "/>
</bind>
</comp>

<comp id="595" class="1004" name="or_ln1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="0" index="3" bw="1" slack="0"/>
<pin id="600" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/19 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln84_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="21" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84/19 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln84_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_1/19 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln88_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/19 "/>
</bind>
</comp>

<comp id="620" class="1004" name="or_ln2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="0" index="2" bw="16" slack="1"/>
<pin id="624" dir="0" index="3" bw="1" slack="0"/>
<pin id="625" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/19 "/>
</bind>
</comp>

<comp id="629" class="1004" name="or_ln88_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="17" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88/19 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln80_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="32" slack="0"/>
<pin id="639" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/19 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln97_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="1"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/19 "/>
</bind>
</comp>

<comp id="649" class="1004" name="M_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="0" index="1" bw="3" slack="0"/>
<pin id="652" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="M/19 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln91_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="0" index="1" bw="3" slack="0"/>
<pin id="658" dir="0" index="2" bw="3" slack="0"/>
<pin id="659" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/20 "/>
</bind>
</comp>

<comp id="663" class="1004" name="WordLength_cast_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="3"/>
<pin id="665" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="WordLength_cast_cast/22 "/>
</bind>
</comp>

<comp id="666" class="1004" name="offset_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="3"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="offset/22 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln97_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="0"/>
<pin id="673" dir="0" index="1" bw="3" slack="0"/>
<pin id="674" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/22 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln97_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="3"/>
<pin id="679" dir="0" index="1" bw="3" slack="0"/>
<pin id="680" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_2/22 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln97_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="0" index="1" bw="10" slack="0"/>
<pin id="685" dir="0" index="2" bw="4" slack="0"/>
<pin id="686" dir="0" index="3" bw="5" slack="0"/>
<pin id="687" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln97/22 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add/22 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_20_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="9" slack="0"/>
<pin id="705" dir="0" index="2" bw="4" slack="0"/>
<pin id="706" dir="0" index="3" bw="5" slack="0"/>
<pin id="707" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/22 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sext_ln73_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="62" slack="13"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/23 "/>
</bind>
</comp>

<comp id="715" class="1004" name="fifo_axi_full_addr_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="62" slack="0"/>
<pin id="718" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fifo_axi_full_addr/23 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln98_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="4"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/23 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sext_ln100_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="1"/>
<pin id="726" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/23 "/>
</bind>
</comp>

<comp id="727" class="1004" name="or_ln3_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="9" slack="0"/>
<pin id="729" dir="0" index="1" bw="5" slack="1"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="0" index="3" bw="2" slack="0"/>
<pin id="732" dir="1" index="4" bw="9" slack="8"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/23 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln103_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="4"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/23 "/>
</bind>
</comp>

<comp id="741" class="1005" name="fifo_axi_lite_read_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="9"/>
<pin id="743" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="fifo_axi_lite_read "/>
</bind>
</comp>

<comp id="746" class="1005" name="mac_fifo_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_fifo_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="data_buf_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="9" slack="2"/>
<pin id="754" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="data_buf_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="data_buf_addr_39_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="9" slack="1"/>
<pin id="759" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_addr_39 "/>
</bind>
</comp>

<comp id="762" class="1005" name="data_buf_addr_40_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="9" slack="10"/>
<pin id="764" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="data_buf_addr_40 "/>
</bind>
</comp>

<comp id="767" class="1005" name="mac_fifo_addr_read_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_fifo_addr_read "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln53_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="22"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="776" class="1005" name="mac_fifo_addr_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_fifo_addr_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="trunc_ln73_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="62" slack="1"/>
<pin id="784" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln73 "/>
</bind>
</comp>

<comp id="790" class="1005" name="frame_len_bytes_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_len_bytes "/>
</bind>
</comp>

<comp id="795" class="1005" name="trunc_ln54_1_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="1"/>
<pin id="797" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="trunc_ln54_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="2" slack="1"/>
<pin id="803" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="trunc_ln55_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="9" slack="1"/>
<pin id="808" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="811" class="1005" name="trunc_ln55_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="1"/>
<pin id="813" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_buf_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="2" slack="1"/>
<pin id="818" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_buf_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="WordLength_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="9" slack="3"/>
<pin id="823" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="WordLength "/>
</bind>
</comp>

<comp id="827" class="1005" name="icmp_ln80_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="833" class="1005" name="M_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="4"/>
<pin id="835" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="M "/>
</bind>
</comp>

<comp id="840" class="1005" name="select_ln91_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="3" slack="1"/>
<pin id="842" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln91 "/>
</bind>
</comp>

<comp id="845" class="1005" name="trunc_ln97_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="6" slack="1"/>
<pin id="847" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln97 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="1"/>
<pin id="852" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_20_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="1"/>
<pin id="858" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="861" class="1005" name="fifo_axi_full_addr_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fifo_axi_full_addr "/>
</bind>
</comp>

<comp id="866" class="1005" name="zext_ln98_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98 "/>
</bind>
</comp>

<comp id="871" class="1005" name="or_ln3_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="8"/>
<pin id="873" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="or_ln3 "/>
</bind>
</comp>

<comp id="876" class="1005" name="icmp_ln103_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="9"/>
<pin id="878" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="158" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="242"><net_src comp="229" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="251"><net_src comp="243" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="98" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="88" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="4" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="279"><net_src comp="132" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="10" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="289"><net_src comp="148" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="4" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="281" pin=5"/></net>

<net id="300"><net_src comp="160" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="307"><net_src comp="166" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="20" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="309" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="20" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="22" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="352"><net_src comp="339" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="0" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="184" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="184" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="184" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="184" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="72" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="406"><net_src comp="74" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="359" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="369" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="379" pin="4"/><net_sink comp="399" pin=3"/></net>

<net id="410"><net_src comp="389" pin="4"/><net_sink comp="399" pin=4"/></net>

<net id="411"><net_src comp="399" pin="5"/><net_sink comp="222" pin=1"/></net>

<net id="415"><net_src comp="184" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="58" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="184" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="76" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="78" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="184" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="80" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="82" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="58" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="184" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="84" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="412" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="426" pin="4"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="436" pin="4"/><net_sink comp="446" pin=3"/></net>

<net id="457"><net_src comp="416" pin="4"/><net_sink comp="446" pin=4"/></net>

<net id="458"><net_src comp="446" pin="5"/><net_sink comp="222" pin=4"/></net>

<net id="463"><net_src comp="190" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="86" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="18" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="20" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="22" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="475"><net_src comp="465" pin="4"/><net_sink comp="265" pin=2"/></net>

<net id="479"><net_src comp="203" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="203" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="203" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="92" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="203" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="20" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="96" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="508"><net_src comp="100" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="504" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="509" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="259" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="102" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="104" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="259" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="76" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="78" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="548"><net_src comp="94" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="259" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="48" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="106" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="558"><net_src comp="108" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="542" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="532" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="110" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="565"><net_src comp="552" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="112" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="114" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="116" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="576" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="80" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="594"><net_src comp="576" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="118" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="581" pin="4"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="120" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="609"><net_src comp="572" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="595" pin="4"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="26" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="626"><net_src comp="122" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="110" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="633"><net_src comp="620" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="124" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="526" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="611" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="629" pin="2"/><net_sink comp="635" pin=2"/></net>

<net id="643"><net_src comp="635" pin="3"/><net_sink comp="222" pin=4"/></net>

<net id="648"><net_src comp="513" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="126" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="128" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="661"><net_src comp="130" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="662"><net_src comp="655" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="670"><net_src comp="134" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="663" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="136" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="138" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="140" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="671" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="142" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="144" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="692"><net_src comp="682" pin="4"/><net_sink comp="281" pin=3"/></net>

<net id="698"><net_src comp="146" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="134" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="666" pin="2"/><net_sink comp="693" pin=2"/></net>

<net id="701"><net_src comp="693" pin="3"/><net_sink comp="281" pin=4"/></net>

<net id="708"><net_src comp="150" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="677" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="142" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="711"><net_src comp="80" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="719"><net_src comp="4" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="733"><net_src comp="152" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="154" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="735"><net_src comp="724" pin="1"/><net_sink comp="727" pin=3"/></net>

<net id="740"><net_src comp="156" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="166" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="749"><net_src comp="323" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="755"><net_src comp="214" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="760"><net_src comp="229" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="765"><net_src comp="243" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="770"><net_src comp="179" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="775"><net_src comp="329" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="353" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="785"><net_src comp="465" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="793"><net_src comp="203" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="798"><net_src comp="476" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="804"><net_src comp="480" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="809"><net_src comp="484" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="814"><net_src comp="494" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="819"><net_src comp="252" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="824"><net_src comp="517" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="830"><net_src comp="526" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="836"><net_src comp="649" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="292" pin=5"/></net>

<net id="843"><net_src comp="655" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="848"><net_src comp="682" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="281" pin=3"/></net>

<net id="853"><net_src comp="693" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="281" pin=4"/></net>

<net id="859"><net_src comp="702" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="864"><net_src comp="715" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="869"><net_src comp="721" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="874"><net_src comp="727" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="292" pin=3"/></net>

<net id="879"><net_src comp="736" pin="2"/><net_sink comp="876" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_buf | {8 9 10 19 20 21 22 23 31 32 }
 - Input state : 
	Port: rx_fifo : mac_fifo | {2 3 4 5 6 7 8 9 11 12 13 14 15 16 17 18 }
	Port: rx_fifo : fifo_axi_lite | {1 }
	Port: rx_fifo : fifo_axi_full | {10 11 22 23 24 25 26 27 28 29 30 31 32 }
	Port: rx_fifo : fifo_axi_full1 | {10 }
	Port: rx_fifo : timestamp | {10 }
  - Chain level:
	State 1
		trunc_ln53 : 1
		sext_ln53 : 2
		mac_fifo_addr : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln50 : 1
	State 9
		store_ln51 : 1
		store_ln52 : 1
	State 10
		br_ln53 : 1
		trunc_ln54 : 1
		sext_ln54 : 2
		mac_fifo_addr_1 : 3
		or_ln66_2 : 1
		store_ln66 : 2
		tmp_s : 1
		store_ln67 : 2
		trunc_ln73 : 1
		call_ln73 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_buf_load : 1
	State 19
		zext_ln55 : 1
		zext_ln55_1 : 1
		WordLength : 2
		empty_153 : 1
		icmp_ln80 : 2
		tmp_17 : 1
		tmp_18 : 1
		or_ln : 2
		zext_ln83 : 3
		add_ln83 : 4
		sext_ln84 : 5
		tmp_19 : 1
		trunc_ln84 : 1
		or_ln1 : 2
		or_ln84 : 6
		or_ln84_1 : 6
		or_ln2 : 1
		or_ln88 : 2
		select_ln80 : 6
		store_ln82 : 7
		add_ln97_1 : 2
		M : 3
	State 20
		call_ln91 : 1
	State 21
	State 22
		add_ln97 : 1
		trunc_ln97 : 2
		call_ln73 : 3
		tmp_20 : 1
	State 23
		fifo_axi_full_addr : 1
		or_ln3 : 1
		br_ln103 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|
|          | grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265 |  0.427  |   135   |    27   |
|   call   | grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273 |  0.427  |    7    |    39   |
|          | grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281 |  0.489  |   110   |   342   |
|          |        grp_rx_fifo_Pipeline_4_fu_292        |    0    |    50   |    37   |
|----------|---------------------------------------------|---------|---------|---------|
|          |               add_ln53_fu_303               |    0    |    0    |    71   |
|          |               add_ln54_fu_334               |    0    |    0    |    71   |
|          |               empty_152_fu_459              |    0    |    0    |    71   |
|          |              WordLength_fu_517              |    0    |    0    |    16   |
|    add   |               add_ln83_fu_566               |    0    |    0    |    27   |
|          |               add_ln84_fu_576               |    0    |    0    |    23   |
|          |              add_ln97_1_fu_644              |    0    |    0    |    7    |
|          |                   M_fu_649                  |    0    |    0    |    7    |
|          |               add_ln97_fu_671               |    0    |    0    |    16   |
|          |              add_ln97_2_fu_677              |    0    |    0    |    16   |
|----------|---------------------------------------------|---------|---------|---------|
|          |               icmp_ln53_fu_329              |    0    |    0    |    20   |
|   icmp   |               icmp_ln55_fu_504              |    0    |    0    |    8    |
|          |               icmp_ln80_fu_526              |    0    |    0    |    13   |
|          |              icmp_ln103_fu_736              |    0    |    0    |    9    |
|----------|---------------------------------------------|---------|---------|---------|
|  select  |              select_ln80_fu_635             |    0    |    0    |    32   |
|          |              select_ln91_fu_655             |    0    |    0    |    3    |
|----------|---------------------------------------------|---------|---------|---------|
|          |                or_ln84_fu_605               |    0    |    0    |    32   |
|    or    |               or_ln84_1_fu_611              |    0    |    0    |    0    |
|          |                or_ln88_fu_629               |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|    xor   |                offset_fu_666                |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|
|          |        fifo_axi_lite_read_read_fu_166       |    0    |    0    |    0    |
|          |        mac_fifo_addr_read_read_fu_179       |    0    |    0    |    0    |
|   read   |          timestamp_read_read_fu_184         |    0    |    0    |    0    |
|          |       fifo_axi_full1_read_read_fu_190       |    0    |    0    |    0    |
|          |         frame_len_bytes_read_fu_203         |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |              grp_readreq_fu_172             |    0    |    0    |    0    |
|  readreq |              grp_readreq_fu_196             |    0    |    0    |    0    |
|          |              grp_readreq_fu_208             |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |              trunc_ln53_fu_309              |    0    |    0    |    0    |
|          |              trunc_ln54_fu_339              |    0    |    0    |    0    |
|          |                tmp_13_fu_359                |    0    |    0    |    0    |
|          |                tmp_14_fu_369                |    0    |    0    |    0    |
|          |                tmp_15_fu_379                |    0    |    0    |    0    |
|          |                tmp_16_fu_389                |    0    |    0    |    0    |
|          |                trunc_3_fu_416               |    0    |    0    |    0    |
|          |                trunc_1_fu_426               |    0    |    0    |    0    |
|partselect|                trunc_2_fu_436               |    0    |    0    |    0    |
|          |              trunc_ln73_fu_465              |    0    |    0    |    0    |
|          |              trunc_ln55_fu_484              |    0    |    0    |    0    |
|          |             trunc_ln55_1_fu_494             |    0    |    0    |    0    |
|          |                tmp_17_fu_532                |    0    |    0    |    0    |
|          |                tmp_18_fu_542                |    0    |    0    |    0    |
|          |                tmp_19_fu_581                |    0    |    0    |    0    |
|          |              trunc_ln97_fu_682              |    0    |    0    |    0    |
|          |                tmp_20_fu_702                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |               sext_ln53_fu_319              |    0    |    0    |    0    |
|          |               sext_ln54_fu_349              |    0    |    0    |    0    |
|   sext   |               sext_ln84_fu_572              |    0    |    0    |    0    |
|          |               sext_ln73_fu_712              |    0    |    0    |    0    |
|          |              sext_ln100_fu_724              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |               or_ln66_2_fu_399              |    0    |    0    |    0    |
|          |                 tmp_s_fu_446                |    0    |    0    |    0    |
|          |                 or_ln_fu_552                |    0    |    0    |    0    |
|bitconcatenate|                or_ln1_fu_595                |    0    |    0    |    0    |
|          |                or_ln2_fu_620                |    0    |    0    |    0    |
|          |                  add_fu_693                 |    0    |    0    |    0    |
|          |                or_ln3_fu_727                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |                 empty_fu_412                |    0    |    0    |    0    |
|          |             trunc_ln54_1_fu_476             |    0    |    0    |    0    |
|   trunc  |             trunc_ln54_2_fu_480             |    0    |    0    |    0    |
|          |               empty_153_fu_522              |    0    |    0    |    0    |
|          |              trunc_ln84_fu_591              |    0    |    0    |    0    |
|          |              trunc_ln88_fu_617              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |               zext_ln55_fu_509              |    0    |    0    |    0    |
|          |              zext_ln55_1_fu_513             |    0    |    0    |    0    |
|   zext   |               zext_ln83_fu_562              |    0    |    0    |    0    |
|          |         WordLength_cast_cast_fu_663         |    0    |    0    |    0    |
|          |               zext_ln98_fu_721              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   Total  |                                             |  1.343  |   302   |   889   |
|----------|---------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|tmp_buf|    0   |   32   |    2   |    0   |
+-------+--------+--------+--------+--------+
| Total |    0   |   32   |    2   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         M_reg_833        |    4   |
|    WordLength_reg_821    |    9   |
|        add_reg_850       |    2   |
| data_buf_addr_39_reg_757 |    9   |
| data_buf_addr_40_reg_762 |    9   |
|   data_buf_addr_reg_752  |    9   |
|fifo_axi_full_addr_reg_861|   32   |
|fifo_axi_lite_read_reg_741|   64   |
|  frame_len_bytes_reg_790 |   32   |
|    icmp_ln103_reg_876    |    1   |
|     icmp_ln53_reg_772    |    1   |
|     icmp_ln80_reg_827    |    1   |
|  mac_fifo_addr_1_reg_776 |   32   |
|mac_fifo_addr_read_reg_767|   32   |
|   mac_fifo_addr_reg_746  |   32   |
|      or_ln3_reg_871      |    9   |
|    select_ln91_reg_840   |    3   |
|      tmp_20_reg_856      |    5   |
|   tmp_buf_addr_reg_816   |    2   |
|   trunc_ln54_1_reg_795   |   16   |
|   trunc_ln54_2_reg_801   |    2   |
|   trunc_ln55_1_reg_811   |    4   |
|    trunc_ln55_reg_806    |    9   |
|    trunc_ln73_reg_782    |   62   |
|    trunc_ln97_reg_845    |    6   |
|     zext_ln98_reg_866    |   32   |
+--------------------------+--------+
|           Total          |   419  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_222              |  p0  |   3  |   9  |   27   ||    14   |
|              grp_access_fu_222              |  p1  |   2  |  32  |   64   ||    9    |
|              grp_access_fu_222              |  p2  |   3  |   0  |    0   ||    14   |
|              grp_access_fu_222              |  p4  |   3  |   9  |   27   ||    14   |
|              grp_access_fu_259              |  p0  |   2  |   2  |    4   ||    9    |
| grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265 |  p2  |   2  |  62  |   124  ||    9    |
| grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273 |  p1  |   2  |   3  |    6   ||    9    |
| grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281 |  p3  |   2  |   6  |   12   ||    9    |
| grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281 |  p4  |   2  |   2  |    4   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   268  ||   3.99  ||    96   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   302  |   889  |    -   |
|   Memory  |    0   |    -   |   32   |    2   |    0   |
|Multiplexer|    -   |    3   |    -   |   96   |    -   |
|  Register |    -   |    -   |   419  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   753  |   987  |    0   |
+-----------+--------+--------+--------+--------+--------+
