
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list adder.v shifter.v alu.v cla16.v cla4.v control.v decode.v dff.v execute.v fetch.v memory2c.syn.v memory.v proc.v reg16.v rf_bypass.v rf.v writeback.v  ]
adder.v shifter.v alu.v cla16.v cla4.v control.v decode.v dff.v execute.v fetch.v memory2c.syn.v memory.v proc.v reg16.v rf_bypass.v rf.v writeback.v
set my_toplevel proc
proc
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./adder.v
Compiling source file ./shifter.v
Compiling source file ./alu.v
Compiling source file ./cla16.v
Compiling source file ./cla4.v
Compiling source file ./control.v
Compiling source file ./decode.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./execute.v
Compiling source file ./fetch.v
Compiling source file ./memory2c.syn.v
Compiling source file ./memory.v
Warning:  ./memory2c.syn.v:61: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./proc.v
Compiling source file ./reg16.v
Compiling source file ./rf_bypass.v
Compiling source file ./rf.v
Compiling source file ./writeback.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (proc)
Elaborated 1 design.
Current design is now 'proc'.
Information: Building the design 'fetch'. (HDL-193)
Presto compilation completed successfully. (fetch)
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'decode'. (HDL-193)
Presto compilation completed successfully. (decode)
Information: Building the design 'execute'. (HDL-193)

Statistics for case statements in always block at line 48 in file
	'./execute.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================
Presto compilation completed successfully. (execute)
Information: Building the design 'memory'. (HDL-193)
Presto compilation completed successfully. (memory)
Information: Building the design 'writeback'. (HDL-193)
Presto compilation completed successfully. (writeback)
Information: Building the design 'cla16'. (HDL-193)
Presto compilation completed successfully. (cla16)
Information: Building the design 'memory2c'. (HDL-193)

Inferred memory devices in process
	in routine memory2c line 71 in file
		'./memory2c.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   memory2c/60    |   64   |    8    |      6       |
|   memory2c/60    |   64   |    8    |      6       |
======================================================
Presto compilation completed successfully. (memory2c)
Information: Building the design 'control'. (HDL-193)
Warning:  ./control.v:87: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 27 in file
	'./control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            30            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 66 in file
	'./control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================
Presto compilation completed successfully. (control)
Information: Building the design 'rf_bypass'. (HDL-193)
Presto compilation completed successfully. (rf_bypass)
Information: Building the design 'alu'. (HDL-193)
Presto compilation completed successfully. (alu)
Information: Building the design 'cla4'. (HDL-193)
Presto compilation completed successfully. (cla4)
Information: Building the design 'rf'. (HDL-193)
Presto compilation completed successfully. (rf)
Information: Building the design 'shifter'. (HDL-193)
Presto compilation completed successfully. (shifter)
Information: Building the design 'reg16'. (HDL-193)
Presto compilation completed successfully. (reg16)
Information: Building the design 'adder'. (HDL-193)
Presto compilation completed successfully. (adder)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design proc
Current design is 'proc'.
{proc}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : proc
Version: Q-2019.12-SP3
Date   : Thu Apr  8 15:04:35 2021
****************************************

Information: This design contains unmapped logic. (RPT-7)

proc
    GTECH_AND2                                       gtech
    GTECH_BUF                                        gtech
    GTECH_NOT                                        gtech
    GTECH_OR2                                        gtech
    decode
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        control
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
        dff
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
        rf_bypass
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            rf
                GTECH_AND2                           gtech
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
                reg16
                    GTECH_BUF                        gtech
                    GTECH_NOT                        gtech
                    dff
                        ...
    dff
        ...
    execute
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        alu
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
            GTECH_XOR2                               gtech
            cla16
                GTECH_AND2                           gtech
                GTECH_OR2                            gtech
                cla4
                    GTECH_AND2                       gtech
                    GTECH_OR2                        gtech
                    adder
                        GTECH_XOR2                   gtech
            shifter
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
        cla16
            ...
    fetch
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        cla16
            ...
        dff
            ...
        memory2c
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
    memory
        GTECH_OR2                                    gtech
        memory2c
            ...
    writeback
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
1
link

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 398 instances of design 'dff'. (OPT-1056)
Information: Uniquified 3 instances of design 'cla16'. (OPT-1056)
Information: Uniquified 2 instances of design 'memory2c'. (OPT-1056)
Information: Uniquified 12 instances of design 'cla4'. (OPT-1056)
Information: Uniquified 8 instances of design 'reg16'. (OPT-1056)
Information: Uniquified 48 instances of design 'adder'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'proc'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 66 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'writeback'
  Processing 'dff_215'
  Processing 'memory2c_0'
  Processing 'memory'
  Processing 'adder_0'
  Processing 'cla4_0'
  Processing 'cla16_0'
  Processing 'shifter'
  Processing 'alu'
  Processing 'execute'
  Processing 'reg16_7'
  Processing 'reg16_6'
  Processing 'rf'
  Processing 'rf_bypass'
  Processing 'control'
  Processing 'decode'
  Processing 'fetch'
  Processing 'proc'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'memory2c_0_DW01_inc_0'
  Processing 'memory2c_1_DW01_inc_0_DW01_inc_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:02   36164.3      2.15     272.0      27.3                          
    0:01:02   36164.3      2.15     272.0      27.3                          
    0:01:08   38533.8      1.19     130.2      21.6                          
    0:01:09   38536.1      1.18     130.2      21.6                          
    0:01:09   38536.1      1.18     130.2      21.6                          
    0:01:09   38535.2      1.18     130.2      21.6                          
    0:01:09   38535.2      1.18     130.2      21.6                          
    0:01:12   36754.2      1.37     232.4      20.5                          
    0:01:12   36776.2      1.28     149.5      20.5                          
    0:01:13   36765.9      1.28     209.2      20.5                          
    0:01:13   36777.6      1.27     148.3      20.5                          
    0:01:14   36771.5      1.24     204.9      20.5                          
    0:01:14   36778.1      1.24     145.3      20.5                          
    0:01:15   36772.5      1.24     204.9      20.5                          
    0:01:16   36776.7      1.24     145.3      20.5                          
    0:01:16   36772.5      1.24     204.9      20.5                          
    0:01:17   36776.7      1.24     145.3      20.5                          
    0:01:17   36776.7      1.24     145.3      20.5                          
    0:01:17   36776.7      1.24     145.3      20.5                          
    0:01:17   36776.7      1.24     145.3      20.5                          
    0:01:27   37077.5      1.33     153.7      17.6                          
    0:01:37   37291.5      1.35     156.5      14.9                          
    0:01:49   37340.8      1.39     170.7      14.9                          
    0:02:01   37369.0      1.39     170.7      15.0                          
    0:02:04   37404.6      1.39     171.7      14.9                          
    0:02:04   37429.5      1.39     171.7      14.9                          
    0:02:04   37455.8      1.39     171.7      14.8                          
    0:02:05   37482.1      1.39     171.7      14.8                          
    0:02:05   37504.6      1.39     171.7      14.7                          
    0:02:05   37504.6      1.39     171.7      14.7                          
    0:02:06   37882.8      1.27     157.4      14.8 fetch/pc_reg[13]/state_reg/D
    0:02:07   37896.4      1.22     152.1      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:07   37918.5      1.21     150.1      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:07   37957.5      1.17     145.6      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:08   37962.1      1.15     141.1      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:08   37966.8      1.14     142.1      14.8                          
    0:02:08   38020.3      1.12     138.3      14.8                          
    0:02:09   38038.2      1.10     136.9      14.8                          
    0:02:09   38051.8      1.09     135.5      14.8                          
    0:02:09   38072.9      1.08     132.8      14.8                          
    0:02:09   38077.6      1.07     131.8      14.8                          
    0:02:09   38079.9      1.06     130.8      14.7                          
    0:02:10   38090.3      1.06     133.6      14.7                          
    0:02:10   38101.1      1.04     132.4      14.7                          
    0:02:10   38106.2      1.03     128.4      14.7                          
    0:02:10   38118.0      1.03     128.3      14.7                          
    0:02:10   38116.5      1.02     127.8      14.7                          
    0:02:10   38122.6      1.02     127.3      14.7                          
    0:02:10   38136.7      1.01     126.7      14.7                          
    0:02:11   38159.3      1.01     126.1      14.7                          
    0:02:11   38170.5      1.00     125.1      14.7                          
    0:02:11   38175.2      1.00     124.6      14.7                          
    0:02:11   38190.2      0.99     124.0      14.8                          
    0:02:11   38204.3      0.99     123.3      14.7                          
    0:02:11   38208.5      0.98     123.2      14.8                          
    0:02:12   38216.0      0.98     122.4      14.8                          
    0:02:12   38217.9      0.98     122.0      14.8                          
    0:02:12   38240.9      0.97     121.4      14.8                          
    0:02:12   38243.3      0.97     121.2      14.8                          
    0:02:12   38259.2      0.97     120.8      14.8                          
    0:02:12   38284.1      0.97     120.5      14.8                          
    0:02:12   38291.1      0.97     120.4      14.8                          
    0:02:13   38303.8      0.96     120.0      14.8                          
    0:02:13   38300.5      0.96     119.4      14.8                          
    0:02:13   38299.6      0.96     119.1      14.8                          
    0:02:13   38292.5      0.96     118.7      14.8                          
    0:02:13   38300.0      0.95     118.5      14.8                          
    0:02:13   38310.8      0.95     118.3      14.8                          
    0:02:14   38319.8      0.95     117.9      14.8                          
    0:02:14   38318.3      0.95     117.7      14.8                          
    0:02:14   38320.7      0.95     117.2      14.8                          
    0:02:14   38330.5      0.94     116.6      14.8                          
    0:02:14   38336.6      0.92     113.1      14.8                          
    0:02:14   38337.6      0.92     113.1      14.8                          
    0:02:15   38347.4      0.92     113.1      14.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:15   38347.4      0.92     113.1      14.8                          
    0:02:15   38346.5      0.92     113.5      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:15   38365.3      0.91     112.7      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:15   38383.1      0.91     112.0      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:16   38394.8      0.91     111.7      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:16   38395.8      0.90     111.4      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:16   38411.3      0.90     111.1      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:17   38413.1      0.90     111.0      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:17   38430.5      0.90     110.8      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:17   38440.4      0.90     110.1      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:18   38448.8      0.89     110.0      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:18   38468.5      0.89     109.5      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:18   38489.2      0.89     109.0      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:19   38492.5      0.88     108.8      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:19   38503.2      0.88     108.5      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:20   38508.4      0.87     106.9      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:20   38512.6      0.87     106.7      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:20   38516.4      0.86     106.2      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:20   38531.9      0.86     106.2      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:21   38538.9      0.86     105.7      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:21   38545.5      0.86     105.7      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:21   38553.5      0.86     105.5      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:21   38578.8      0.85     104.6      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:21   38584.0      0.85     104.3      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:21   38591.5      0.85     104.1      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:22   38597.1      0.85     103.7      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:22   38600.4      0.84     103.4      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:22   38611.7      0.84     103.3      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:22   38615.9      0.84     103.2      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:23   38621.0      0.82     103.3      14.8 fetch/pc_reg[12]/state_reg/D
    0:02:23   38621.5      0.82     103.2      14.8 fetch/pc_reg[13]/state_reg/D
    0:02:23   38621.0      0.82     102.9      14.8 fetch/pc_reg[13]/state_reg/D
    0:02:23   38626.2      0.81     102.9      14.9 fetch/pc_reg[13]/state_reg/D
    0:02:23   38635.6      0.81     103.9      14.9 fetch/pc_reg[13]/state_reg/D
    0:02:24   38647.3      0.81     103.9      14.9 fetch/pc_reg[13]/state_reg/D
    0:02:24   38660.0      0.81     103.1      14.9 fetch/pc_reg[13]/state_reg/D
    0:02:24   38667.0      0.80     103.0      14.9 fetch/pc_reg[13]/state_reg/D
    0:02:24   38672.2      0.80     102.3      14.8 fetch/pc_reg[13]/state_reg/D
    0:02:25   38678.8      0.80     102.3      14.8 fetch/pc_reg[13]/state_reg/D
    0:02:25   38687.7      0.80     102.2      14.8 fetch/pc_reg[13]/state_reg/D
    0:02:25   38698.9      0.79     102.1      14.8 fetch/pc_reg[13]/state_reg/D
    0:02:25   38712.6      0.78     101.8      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:25   38718.7      0.78     101.8      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:26   38719.1      0.78     101.7      14.8 fetch/pc_reg[10]/state_reg/D
    0:02:26   38737.0      0.77     101.6      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:26   38744.9      0.77     101.6      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:26   38745.4      0.77     101.6      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:26   38741.7      0.77     101.5      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:26   38745.9      0.77     101.4      14.8 fetch/pc_reg[14]/state_reg/D
    0:02:27   38768.4      0.77     101.1      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:27   38762.8      0.77     101.1      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:27   38767.0      0.77     100.9      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:27   38777.8      0.77     100.7      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:27   38778.7      0.77     100.6      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:28   38782.5      0.77     100.5      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:28   38784.8      0.76     100.6      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:29   38780.6      0.76     100.4      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:29   38783.9      0.76      99.8      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:29   38793.3      0.75      99.7      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:30   38793.7      0.75      99.6      14.9 fetch/pc_reg[15]/state_reg/D
    0:02:30   38797.5      0.74      99.4      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:30   38797.0      0.74      99.1      14.9 fetch/pc_reg[15]/state_reg/D
    0:02:30   38797.5      0.74      99.1      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:30   38804.1      0.74      99.0      14.9 fetch/pc_reg[15]/state_reg/D
    0:02:30   38808.8      0.74      98.9      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:31   38810.2      0.74      98.9      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:31   38807.8      0.74      98.2      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:31   38810.2      0.74      97.8      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:31   38803.6      0.74      97.9      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:31   38806.4      0.74      97.7      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:31   38810.2      0.74      97.7      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:32   38812.5      0.73      97.7      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:32   38820.0      0.73      97.3      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:32   38823.8      0.73      97.3      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:33   38830.4      0.73      97.3      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:33   38831.3      0.73      97.2      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:33   38829.9      0.73      97.2      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:34   38835.0      0.73      97.1      14.9 fetch/pc_reg[15]/state_reg/D
    0:02:34   38844.4      0.73      96.7      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:34   38848.2      0.73      96.5      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:34   38848.7      0.73      96.5      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:34   38849.1      0.73      96.5      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:35   38856.6      0.73      96.5      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:35   38863.7      0.72      96.2      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:35   38867.4      0.72      96.3      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:35   38870.2      0.72      95.6      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:35   38893.2      0.72      95.7      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:35   38897.5      0.72      95.7      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:36   38897.5      0.72      95.7      14.9 fetch/pc_reg[14]/state_reg/D
    0:02:36   38909.2      0.72      95.7      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:36   38911.5      0.72      95.7      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:36   38917.2      0.72      95.1      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:36   38926.6      0.72      95.1      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:37   38926.6      0.72      95.1      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:37   38922.3      0.72      95.0      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:37   38926.1      0.72      95.0      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:37   38933.1      0.71      94.9      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:37   38935.9      0.71      94.7      15.0 fetch/pc_reg[15]/state_reg/D
    0:02:37   38934.5      0.71      94.7      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:37   38942.5      0.71      93.8      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:38   38945.8      0.71      93.6      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:38   38947.7      0.71      93.6      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:38   38939.7      0.71      93.4      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:38   38940.6      0.71      93.2      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:38   38948.1      0.71      93.2      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:39   38948.1      0.70      93.0      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:39   38950.5      0.70      93.0      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:39   38956.6      0.70      93.0      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:39   38957.5      0.70      92.9      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:40   38962.7      0.70      92.9      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:40   38960.3      0.70      92.9      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:40   38964.1      0.70      92.8      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:41   38959.4      0.70      92.7      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:41   38961.8      0.70      92.6      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:41   38964.6      0.70      92.5      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:41   38973.5      0.70      92.6      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:41   38981.0      0.70      92.6      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:41   38978.6      0.70      92.5      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:42   38982.4      0.70      92.5      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:42   38983.3      0.69      92.3      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:42   38985.7      0.69      92.3      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:42   38990.4      0.69      92.3      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:42   38989.4      0.69      92.2      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:42   38989.9      0.69      92.2      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:42   38997.0      0.69      92.2      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:43   39002.1      0.69      92.1      15.0 fetch/pc_reg[15]/state_reg/D
    0:02:43   39007.3      0.69      91.9      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:43   39009.6      0.69      91.9      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:43   39014.8      0.69      91.8      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:43   39017.1      0.69      91.6      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:43   39022.8      0.69      91.5      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:43   39028.9      0.69      91.5      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:44   39032.1      0.69      91.5      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:44   39036.8      0.69      91.4      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:44   39033.1      0.69      91.4      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:44   39035.0      0.69      91.4      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:44   39038.3      0.69      91.4      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:45   39024.6      0.69      90.8      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:45   39025.1      0.69      90.8      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:45   39031.2      0.69      90.8      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:45   39031.2      0.68      90.7      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:46   39031.2      0.68      90.7      15.0 fetch/pc_reg[14]/state_reg/D
    0:02:46   39031.2      0.68      90.0      15.0                          
    0:02:47   39031.2      0.68      90.0      15.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:47   39031.2      0.68      90.0      15.0                          
    0:02:47   39041.5      0.68      90.0      14.9 writeback/Writeback_data<8>
    0:02:47   39166.8      0.68      90.0      14.4 execute/alu/shifter/net50726
    0:02:47   39223.2      0.68      90.0      14.3 execute/alu/shifter/net59646
    0:02:47   39265.9      0.68      90.0      14.2 decode/n171              
    0:02:47   39301.5      0.68      90.0      14.2 execute/pc_addr_adder/adders[2]/net51101
    0:02:47   39314.7      0.68      90.0      14.2 decode/control/n49       
    0:02:48   39338.1      0.68      90.0      14.1 fetch/net51538           
    0:02:48   39365.4      0.68      90.0      14.1 execute/alu/shifter/net50709
    0:02:48   39395.4      0.68      90.0      14.1 execute/alu/cla16/adders[0]/net60610
    0:02:48   39412.3      0.68      90.0      14.0 decode/n105              
    0:02:48   39484.6      0.68      90.0      14.0 memory/Data_Memory/n1152 
    0:02:48   39600.9      0.68      90.0      13.9 execute/alu/net50934     
    0:02:48   39622.5      0.68      90.0      13.9 decode/control/n46       
    0:02:48   39655.4      0.68      90.0      13.9 execute/alu/shifter/net58388
    0:02:49   39675.1      0.68      90.0      13.9 execute/alu/shifter/net50579
    0:02:50   39677.4      0.68      90.0      13.9 execute/net51187         
    0:02:50   39719.2      0.68      90.0      13.8 execute/alu/net51022     
    0:02:50   39721.6      0.68      90.0      13.8 memory/Data_Memory/C2243/net50355
    0:02:50   39731.4      0.68      90.0      13.8 execute/net60710         
    0:02:50   39738.9      0.68      90.0      13.8 execute/alu/shifter/net50593
    0:02:50   39852.0      0.68      90.0      13.7 fetch/Instruction_Memory/C2243/net11860
    0:02:50   40016.7      0.68      90.0      13.6 fetch/Instruction_Memory/C2242/net13246
    0:02:50   40051.0      0.68      90.0      13.6 decode/control/n65       
    0:02:51   40131.3      0.68      90.0      13.6 decode/net51386          
    0:02:51   40204.9      0.68      90.0      13.5 memory/Data_Memory/C2242/net49417
    0:02:51   40237.3      0.68      90.0      13.5 execute/alu/cla16/adders[1]/net50479
    0:02:51   40389.4      0.68      90.0      13.4 fetch/Instruction_Memory/C2242/net12642
    0:02:51   40514.7      0.68      90.0      13.3 execute/alu/cla16/adders[2]/net50443
    0:02:51   40555.0      0.68      90.0      13.3 fetch/Instruction_Memory/C2243/net11351
    0:02:51   40694.4      0.68      90.0      13.3 fetch/Instruction_Memory/C2242/net13070
    0:02:51   40826.8      0.68      90.0      13.2 fetch/Instruction_Memory/C2242/net12685
    0:02:52   40901.8      0.68      90.0      13.2 execute/alu/Out<9>       
    0:02:52   40939.4      0.68      90.0      13.2 memory/Data_Memory/C2243/net50233
    0:02:52   41005.1      0.68      90.0      13.2 memory/Data_Memory/C2242/net49502
    0:02:52   41037.0      0.68      90.0      13.2 fetch/Instruction_Memory/C2243/net11349
    0:02:52   41119.6      0.68      90.0      13.2 execute/pc_addr_adder/adders[3]/GG
    0:02:52   41212.5      0.68      90.0      13.0 Forwarding_data<16>      
    0:02:52   41226.1      0.68      90.0      13.0 decode/n187              
    0:02:52   41236.0      0.68      90.0      13.0 memory/Data_Memory/C2242/net49127
    0:02:53   41262.7      0.68      90.0      13.0 memory/Data_Memory/C2242/net49096
    0:02:53   41311.1      0.68      90.0      13.0 decode/registers/registers/read2data<8>
    0:02:53   41718.4      0.68      90.0      12.9 decode/registers/registers/read1data<11>
    0:02:57   41750.8      0.68      90.0      12.7 fetch/Instruction_Memory/C2242/net12599
    0:02:57   41754.1      0.68      90.0      12.6 fetch/Instruction_Memory/C2242/net12604
    0:02:57   41772.4      0.68      90.0      12.1 execute/alu/shifter/net50581
    0:02:57   41777.1      0.68      90.0      12.1 execute/alu/shifter/net50702
    0:02:57   41779.9      0.68      90.0      12.1 execute/alu/net51017     
    0:02:58   41784.6      0.68      90.0      12.1 fetch/Instruction_Memory/C2242/net13282
    0:02:58   41790.2      0.68      90.0      12.1 execute/alu/shifter/net50570
    0:02:58   41790.2      0.68      90.0      12.1 memory/Data_Memory/C2243/net49921
    0:02:58   41790.2      0.68      90.0      12.1 memory/Data_Memory/C2243/net50028
    0:02:58   41790.2      0.68      90.0      12.1 memory/Data_Memory/C2242/net49285
    0:02:58   41796.8      0.68      90.0      12.1 execute/alu/net27107     
    0:02:59   41794.9      0.68      90.0      12.1 execute/alu/shifter/net50709
    0:02:59   41796.8      0.68      90.0      12.1 memory/Data_Memory/C2242/net49093
    0:03:00   41802.0      0.68      90.0      12.1 fetch/pc_addr_adder/adders[3]/n14
    0:03:00   41812.8      0.68      90.0      12.1 memory/Data_Memory/C2242/net49008
    0:03:00   41814.6      0.68      90.0      12.1 execute/alu/shifter/net50814
    0:03:00   41817.4      0.68      90.0      12.0 n39                      
    0:03:00   41828.7      0.68      90.0      12.0 memory/Data_Memory/C2242/net49139
    0:03:03   41833.9      0.68      90.0      12.0 fetch/Instruction_Memory/n93
    0:03:03   41973.3      0.68      90.0      12.0 fetch/Instruction_Memory/n167
    0:03:04   42112.6      0.68      90.0      12.0 fetch/Instruction_Memory/n236
    0:03:04   42252.0      0.68      90.0      12.0 fetch/Instruction_Memory/n309
    0:03:04   42391.4      0.68      90.0      12.0 fetch/Instruction_Memory/n375
    0:03:04   42530.8      0.68      90.0      12.0 fetch/Instruction_Memory/n442
    0:03:04   42670.2      0.68      90.0      11.9 fetch/Instruction_Memory/n512
    0:03:04   42809.5      0.68      90.0      11.9 fetch/Instruction_Memory/n578
    0:03:04   42948.9      0.68      90.0      11.9 fetch/Instruction_Memory/n647
    0:03:04   43088.3      0.68      90.0      11.9 fetch/Instruction_Memory/n716
    0:03:05   43227.7      0.68      90.0      11.9 fetch/Instruction_Memory/n784
    0:03:05   43367.1      0.68      90.0      11.9 fetch/Instruction_Memory/n854
    0:03:05   43506.5      0.68      90.0      11.9 fetch/Instruction_Memory/n922
    0:03:05   43645.8      0.68      90.0      11.8 fetch/Instruction_Memory/n988
    0:03:05   43785.2      0.68      90.0      11.8 fetch/Instruction_Memory/n1058
    0:03:06   43924.6      0.68      90.0      11.8 fetch/Instruction_Memory/n1126
    0:03:06   44064.0      0.68      90.0      11.8 fetch/Instruction_Memory/n1193
    0:03:06   44203.4      0.68      90.0      11.8 fetch/Instruction_Memory/n1264
    0:03:06   44342.7      0.68      90.0      11.8 fetch/Instruction_Memory/n1330
    0:03:06   44446.0      0.68      90.0      11.7 decode/net51417          
    0:03:06   44533.3      0.68      90.0      11.7 memory/Data_Memory/n101  
    0:03:07   44624.8      0.68      90.0      11.7 memory/Data_Memory/n206  
    0:03:07   44716.3      0.68      90.0      11.6 memory/Data_Memory/n305  
    0:03:07   44807.8      0.68      90.0      11.5 memory/Data_Memory/n402  
    0:03:07   44899.3      0.68      90.0      11.4 memory/Data_Memory/n501  
    0:03:07   44990.9      0.68      90.0      11.3 memory/Data_Memory/n601  
    0:03:07   45082.4      0.68      90.0      11.3 memory/Data_Memory/n699  
    0:03:07   45173.9      0.68      90.0      11.2 memory/Data_Memory/n799  
    0:03:08   45265.4      0.68      90.0      11.1 memory/Data_Memory/n897  
    0:03:08   45356.9      0.68      90.0      11.0 memory/Data_Memory/n997  
    0:03:08   45448.4      0.68      90.0      10.9 memory/Data_Memory/n1094 
    0:03:08   45539.9      0.68      90.0      10.9 memory/Data_Memory/n1191 
    0:03:08   45631.4      0.68      90.0      10.8 memory/Data_Memory/n1291 
    0:03:08   45692.5      0.68      90.0      10.7 memory/Data_Memory/C2242/net49155
    0:03:09   45697.6      0.68      90.0      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:09   45699.0      0.68      90.0      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:09   45695.3      0.68      90.0      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:10   45695.7      0.68      90.0      10.7 fetch/pc_reg[14]/state_reg/D
    0:03:10   45692.9      0.68      90.0      10.7 fetch/pc_reg[14]/state_reg/D
    0:03:10   45698.6      0.68      89.9      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:10   45700.0      0.68      89.9      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:10   45700.4      0.68      89.9      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:10   45704.7      0.68      89.8      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:10   45710.3      0.68      89.7      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:10   45703.2      0.68      89.7      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:10   45703.7      0.68      89.7      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:11   45706.1      0.68      89.5      10.7 fetch/pc_reg[14]/state_reg/D
    0:03:11   45709.8      0.68      89.5      10.7 execute/alu/shifter/net50696
    0:03:11   45712.6      0.68      89.5      10.7 execute/alu/shifter/net50595
    0:03:11   45719.2      0.68      89.5      10.7 execute/alu/shifter/net50765
    0:03:11   45724.4      0.68      89.5      10.7 execute/alu/net50852     
    0:03:11   45727.2      0.68      89.5      10.7 execute/alu/shifter/net50691
    0:03:11   45734.2      0.68      89.5      10.7 execute/alu/cla16/adders[0]/net61326
    0:03:11   45739.4      0.68      89.5      10.7 memory/Data_Memory/C2243/net49647
    0:03:12   45744.1      0.68      89.5      10.7 memory/Data_Memory/C2242/net49524
    0:03:12   45746.0      0.68      89.5      10.7 memory/Data_Memory/C2242/net48842
    0:03:13   45747.8      0.68      89.5      10.7 memory/Data_Memory/C2242/net49536
    0:03:13   45747.8      0.68      89.5      10.7 execute/alu/shifter/net50749
    0:03:13   45752.1      0.68      89.5      10.7 memory/Data_Memory/C2243/net50232
    0:03:13   45752.1      0.68      89.5      10.7 execute/alu/shifter_out<5>
    0:03:13   45748.3      0.68      89.5      10.7 memory/Data_Memory/C2242/net52546
    0:03:14   45748.3      0.68      89.5      10.7 execute/alu/shifter/net50610
    0:03:14   45753.5      0.68      89.5      10.7 execute/alu/net50902     
    0:03:17   45756.3      0.68      89.5      10.7 memory/Data_Memory/C2243/net50314
    0:03:18   45756.3      0.68      89.5      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:18   45756.3      0.68      89.5      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:19   45752.5      0.68      89.5      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:19   45762.4      0.68      89.5      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:19   45761.9      0.68      89.5      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:19   45764.7      0.68      89.5      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:19   45766.1      0.68      89.5      10.7 fetch/pc_reg[15]/state_reg/D
    0:03:20   45766.6      0.68      89.4      10.7 fetch/pc_reg[14]/state_reg/D
    0:03:21   45769.4      0.69      89.5      10.7 execute/pc_addr_adder/adders[2]/C<0>
    0:03:21   45797.6      0.80     101.7      10.6 memory/Data_Memory/C2243/net50218
    0:03:21   45822.0      0.81     103.5      10.5 execute/alu/shifter/net50740
    0:03:21   45860.5      0.84     108.7      10.4 memory/Data_Memory/C2242/net52496
    0:03:22   45919.1      0.87     110.8      10.4 execute/alu/shifter/net50537
    0:03:22   45963.7      0.91     117.8      10.3 execute/ALU_Out<1>       
    0:03:22   46014.4      0.92     121.1      10.3 execute/alu/shifter/net50584
    0:03:22   46041.6      0.92     121.3      10.2 execute/net51183         
    0:03:22   46085.7      0.98     121.9      10.2 execute/pc_addr_adder/net51111
    0:03:23   46083.9      0.98     121.9      10.2 memory/Data_Memory/C2242/net49479
    0:03:23   46084.8      0.98     121.9      10.2 memory/Data_Memory/C2243/net49734
    0:03:23   46091.4      1.00     125.5      10.2 memory/Data_Memory/C2243/net49798
    0:03:23   46094.2      1.00     125.5      10.2 memory/Data_Memory/C2243/net50045
    0:03:24   46102.6      1.00     125.5      10.1 execute/alu/cla16/adders[0]/net50493
    0:03:24   46155.2      1.00     125.6      10.1 execute/alu/cla16/adders[2]/net50426
    0:03:24   46207.7      1.02     127.9      10.0 execute/alu/shifter/net58709
    0:03:24   46270.6      1.02     128.0      10.0 execute/alu/shifter/net50744
    0:03:24   46350.9      1.05     128.9       9.9 memory/Data_Memory/C2243/net52456
    0:03:24   46385.6      1.08     134.6       9.8 execute/alu/net50889     
    0:03:25   46437.2      1.11     138.0       9.8 execute/alu/cla16/G<2>   
    0:03:25   46495.4      1.17     146.5       9.8 execute/alu/shifter/net50757
    0:03:25   46511.9      1.20     150.5       9.8 execute/alu/net50994     
    0:03:25   46546.6      1.21     150.6       9.7 execute/alu/shifter/net59294
    0:03:27   46560.7      1.21     150.6       9.7 execute/alu/net50945     
    0:03:28   46618.4      1.21     150.9       9.7 execute/alu/net50947     
    0:03:28   46686.0      1.30     159.0       9.6 decode/net51430          
    0:03:28   46760.1      1.30     159.0       9.6 decode/registers/n26     
    0:03:29   46849.7      1.30     159.0       9.5 execute/pc_addr_adder/adders[3]/net51068
    0:03:29   46909.3      1.32     159.2       9.5 execute/alu/shifter/net50678
    0:03:29   46961.0      1.32     159.3       9.4 execute/alu/shifter/net50612
    0:03:30   47005.6      1.34     162.3       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:30   47011.7      1.31     157.3       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:31   47014.9      1.30     155.9       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:31   47022.0      1.29     155.5       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:31   47025.7      1.29     154.9       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:31   47027.1      1.28     154.4       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:31   47023.4      1.28     154.1       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:31   47023.4      1.28     153.6       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:31   47020.6      1.28     153.6       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:32   47017.8      1.28     153.3       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:32   47016.8      1.27     153.1       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:32   47017.3      1.27     152.8       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:32   47015.4      1.27     152.4       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:32   47011.7      1.27     152.1       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:32   47001.8      1.26     151.8       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:32   47002.7      1.25     150.7       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:32   47002.7      1.25     150.6       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:33   47007.0      1.25     150.6       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:33   47002.7      1.25     150.4       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:33   47002.7      1.25     150.4       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:33   46997.6      1.24     150.3       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:33   46999.0      1.24     150.0       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:33   47008.8      1.24     149.7       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:33   47008.4      1.24     149.4       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:33   47015.4      1.23     149.0       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:34   47007.0      1.23     148.3       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:34   47004.1      1.23     147.9       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:34   47007.0      1.22     147.8       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:34   47004.1      1.22     147.8       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:34   47005.6      1.22     147.0       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:34   47007.0      1.21     147.0       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:34   47008.8      1.21     146.6       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:34   47008.4      1.21     146.4       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:34   47007.9      1.21     146.2       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:35   47011.2      1.20     145.6       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:35   47010.2      1.20     145.5       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:35   47008.8      1.20     145.5       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:35   47007.4      1.20     145.5       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:35   47010.7      1.19     145.2       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:35   47009.8      1.17     145.2       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:36   47007.4      1.17     145.2       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:36   46998.5      1.17     145.1       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:36   46996.6      1.17     145.0       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:36   46999.0      1.17     144.7       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:37   47006.5      1.16     144.7       9.4 memory/Data_Memory/net50371
    0:03:37   47029.0      1.16     144.7       9.4 memory/Data_Memory/C2243/net50237
    0:03:37   47027.6      1.16     144.7       9.4 memory/Data_Memory/C2243/net49616
    0:03:38   47029.5      1.16     144.7       9.4 memory/Data_Memory/C2243/net49678
    0:03:38   47035.1      1.20     149.6       9.4 fetch/Instruction_Memory/n748
    0:03:39   47036.5      1.20     149.6       9.4 memory/Data_Memory/C2243/net49603
    0:03:43   47038.9      1.20     149.7       9.4 fetch/net51533           
    0:03:43   47037.0      1.20     149.7       9.4 memory/Data_Memory/net59367
    0:03:44   47036.5      1.19     147.1       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:44   47038.4      1.18     146.7       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:44   47022.0      1.16     143.8       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:44   47022.5      1.16     142.7       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:44   47024.3      1.15     142.5       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:44   47026.7      1.15     142.3       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:44   47026.7      1.15     142.0       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:45   47026.7      1.15     141.1       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:45   47026.2      1.14     141.1       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:45   47026.7      1.14     141.0       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:45   47028.6      1.14     141.1       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:45   47030.0      1.14     140.9       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:45   47031.4      1.14     140.9       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:45   47033.7      1.14     140.6       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:45   47033.7      1.14     140.5       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:46   47033.7      1.14     140.5       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:46   47037.9      1.14     140.5       9.4 fetch/pc_reg[15]/state_reg/D
    0:03:46   47045.4      1.13     140.5       9.4 fetch/pc_reg[14]/state_reg/D
    0:03:47   47050.6      1.13     140.7       9.4                          
    0:03:47   47052.0      1.13     140.7       9.4                          
    0:03:47   47053.4      1.13     140.6       9.4                          
    0:03:47   47058.1      1.13     140.6       9.4                          
    0:03:47   47051.1      1.13     140.6       9.4                          
    0:03:48   47046.4      1.13     140.5       9.4                          
    0:03:48   47043.1      1.13     140.5       9.4                          
    0:03:48   47045.4      1.13     140.4       9.4                          
    0:03:48   47038.4      1.13     140.4       9.3                          
    0:03:48   47037.9      1.13     135.9       9.3                          
    0:03:48   47033.7      1.13     132.7       9.3                          
    0:03:48   47037.9      1.13     131.2       9.3                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:48   47037.9      1.13     131.2       9.3                          
    0:03:49   47037.9      1.13     131.2       9.3                          
    0:03:51   44623.4      1.13     131.2       9.2                          
    0:03:52   43799.3      1.13     131.3       9.1                          
    0:03:52   43473.6      1.13     131.5       9.1                          
    0:03:52   43407.0      1.13     131.3       9.1                          
    0:03:53   43358.2      1.13     131.3       9.1                          
    0:03:53   43314.0      1.13     131.3       9.1                          
    0:03:53   43270.4      1.13     131.3       9.1                          
    0:03:53   43249.3      1.13     131.3       9.1                          
    0:03:53   43235.2      1.13     131.3       9.1                          
    0:03:53   43235.2      1.13     131.3       9.1                          
    0:03:53   43235.2      1.13     131.3       9.1                          
    0:03:54   43116.5      1.13     131.3       9.1                          
    0:03:54   43105.7      1.13     131.2       9.1                          
    0:03:54   43105.7      1.13     131.2       9.1                          
    0:03:54   43105.7      1.13     131.2       9.1                          
    0:03:54   43105.7      1.13     131.2       9.1                          
    0:03:54   43105.7      1.13     131.2       9.1                          
    0:03:54   43105.7      1.13     131.2       9.1                          
    0:03:54   43106.1      1.13     131.2       9.1 fetch/pc_reg[14]/state_reg/D
    0:03:55   43109.0      1.12     131.0       9.1 fetch/pc_reg[14]/state_reg/D
    0:03:55   43107.6      1.12     130.9       9.1 fetch/pc_reg[14]/state_reg/D
    0:03:55   43112.7      1.12     130.6       9.1 fetch/pc_reg[14]/state_reg/D
    0:03:55   43122.1      1.12     130.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:03:55   43124.4      1.12     130.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:03:56   43124.9      1.12     130.2       9.1 fetch/pc_reg[14]/state_reg/D
    0:03:56   43111.8      1.12     130.1       9.1                          
    0:03:56   43107.1      1.12     130.1       9.1                          
    0:03:56   43089.2      1.12     130.1       9.1                          
    0:03:56   43047.0      1.12     130.1       9.1                          
    0:03:56   43005.7      1.12     130.1       9.1                          
    0:03:57   42994.0      1.12     130.1       9.1                          
    0:03:57   42984.6      1.12     130.1       9.1                          
    0:03:57   42971.5      1.12     130.1       9.1                          
    0:03:57   42943.8      1.12     130.1       9.1                          
    0:03:57   42902.9      1.12     130.0       9.1                          
    0:03:58   42872.9      1.12     130.0       9.1                          
    0:03:58   42849.0      1.12     130.0       9.1                          
    0:03:58   42826.9      1.12     130.0       9.1                          
    0:03:58   42805.8      1.12     130.0       9.1                          
    0:03:58   42782.3      1.12     130.0       9.1                          
    0:03:58   42758.9      1.12     130.0       9.1                          
    0:03:58   42735.4      1.12     130.0       9.1                          
    0:03:58   42726.9      1.12     130.0       9.1                          
    0:03:58   42729.3      1.12     130.0       9.1                          
    0:03:59   42732.6      1.12     129.9       9.1                          
    0:03:59   42730.7      1.12     129.6       9.1                          
    0:03:59   42732.1      1.11     129.6       9.1                          
    0:03:59   42740.6      1.11     129.5       9.1                          
    0:03:59   42739.2      1.11     129.5       9.1                          
    0:03:59   42734.9      1.11     129.4       9.1                          
    0:03:59   42739.6      1.11     128.5       9.1                          
    0:03:59   42738.7      1.11     128.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:00   42736.8      1.11     128.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:00   42738.2      1.11     128.5       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:00   42739.6      1.11     128.5       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:00   42745.3      1.11     128.3       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:00   42746.2      1.11     128.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:00   42748.1      1.11     128.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:00   42750.4      1.11     128.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:00   42748.1      1.11     128.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:01   42749.9      1.11     128.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:01   42748.1      1.11     128.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:01   42754.6      1.11     128.3       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:01   42760.7      1.11     128.3       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:01   42757.9      1.11     127.2       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:01   42760.7      1.10     127.2       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:01   42768.2      1.10     127.1       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:01   42777.2      1.10     126.5       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:02   42779.0      1.10     126.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:02   42777.6      1.09     126.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:02   42779.5      1.09     126.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:02   42783.3      1.09     125.9       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:02   42788.9      1.09     125.6       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:02   42787.0      1.09     125.5       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:02   42795.9      1.08     125.5       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:03   42793.6      1.08     125.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:03   42804.9      1.08     125.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:03   42808.1      1.08     125.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:03   42811.4      1.08     125.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:03   42809.5      1.08     125.4       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:03   42813.3      1.08     125.3       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:03   42818.5      1.08     124.2       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:03   42821.3      1.08     124.0       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:04   42830.2      1.08     123.9       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:04   42833.9      1.08     123.8       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:04   42835.4      1.08     123.6       9.1 fetch/pc_reg[14]/state_reg/D
    0:04:05   42838.2      1.08     123.6       9.1                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'fetch/Instruction_Memory/data_in<0>': 1016 load(s), 1 driver(s)
     Net 'decode/registers/registers/registers[1]/registers[0]/clk': 1422 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Thu Apr  8 15:08:28 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      7
    Unconnected ports (LINT-28)                                     2
    Constant outputs (LINT-52)                                      5

Cells                                                              61
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                         36
    Nets connected to multiple pins on same cell (LINT-33)         23

Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
proc.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/a/a/aaronc/CS552/project/pipelined-processor/verilog/synth/proc.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
proc.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/proc.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 127 Mbytes.
Memory usage for this session including child processes 127 Mbytes.
CPU usage for this session 232 seconds ( 0.06 hours ).
Elapsed time for this session 249 seconds ( 0.07 hours ).

Thank you...
