<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Edidi Sai Anant | Portfolio</title>

  <!-- Fonts & Icons -->
  <link rel="preconnect" href="https://fonts.googleapis.com" />
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
  <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;400;600;700&display=swap" rel="stylesheet" />
  <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css" rel="stylesheet" />

  <!-- Main stylesheet -->
  <link rel="stylesheet" href="style.css" />
</head>
<body>

  <!-- Pre-loader (digital pulse) -->
  <div id="preloader">
    <div class="pulse-ring"></div>
  </div>

  <!-- Custom cursor -->
  <div id="cursor"></div>

  <!-- Animated circuit background (Vanta.js) -->
  <div id="vanta-bg"></div>

  <!-- Header -->
  <header class="header">
    <div class="nav-container">
      <a href="#home" class="logo">ESA</a>
      <nav class="navbar">
        <a class="nav-link" href="#about">About</a>
        <a class="nav-link" href="#experience">Experience</a>
        <a class="nav-link" href="#projects">Projects</a>
        <a class="nav-link" href="#skills">Skills</a>
        <a class="nav-link" href="#contact">Contact</a>
      </nav>
    </div>
  </header>

  <!-- Main content -->
  <main>

    <!-- Hero -->
    <section id="home" class="hero section-visible">
      <h1 class="hero-title">Edidi Sai Anant</h1>
      <p class="tagline">M.Sc. Electrical Engineering | Semiconductor & IC Design Enthusiast</p>
      <div class="social">
        <a href="https://www.linkedin.com/in/sai-anant/" target="_blank" aria-label="LinkedIn"><i class="fab fa-linkedin"></i></a>
        <a href="https://github.com/ESAnant" target="_blank" aria-label="GitHub"><i class="fab fa-github"></i></a>
        <a href="mailto:esanant@gmail.com" aria-label="Email"><i class="fas fa-envelope"></i></a>
      </div>
    </section>

    <!-- About -->
    <section id="about" class="card-section">
      <div class="card">
        <h2>About Me</h2>
        <p>
          Master’s candidate at the National University of Singapore with a passion for VLSI, memory technologies and embedded hardware. I thrive on turning complex semiconductor challenges into elegant silicon solutions while mentoring peers as a graduate assistant.
        </p>
        <p>
          Outside the lab you’ll find me solving puzzles, exploring new music, and travelling to spark fresh ideas.
        </p>
      </div>
    </section>

    <!-- Experience & Education -->
    <section id="experience" class="card-section">
      <div class="card">
        <h2>Experience & Education</h2>

        <div class="timeline">

          <div class="timeline-item">
            <div class="dot"></div>
            <div class="content">
              <h3>National University of Singapore – M.Sc. Electrical Engineering</h3>
              <span>2023 – 2025 (exp.)</span>
              <ul>
                <li>Graduate assistant for Microcontroller Programming & Computer Architecture labs.</li>
                <li>Coursework: VLSI Design, Memory Technologies, Embedded Hardware Systems.</li>
              </ul>
            </div>
          </div>

          <div class="timeline-item">
            <div class="dot"></div>
            <div class="content">
              <h3>SRM Institute of Science & Technology – B.Tech. ECE</h3>
              <span>2019 – 2023</span>
            </div>
          </div>

          <div class="timeline-item">
            <div class="dot"></div>
            <div class="content">
              <h3>Maven Silicon – Project Intern</h3>
              <span>Dec 2022 – Jan 2023</span>
              <p>Designed an AHB→APB bridge and authored robust RTL in Verilog.</p>
            </div>
          </div>

          <div class="timeline-item">
            <div class="dot"></div>
            <div class="content">
              <h3>Sandeepani School of Embedded Systems – Intern</h3>
              <span>Jun 2022 – Jul 2022</span>
              <p>Verified UART protocol & half-adder using Verilog/SystemVerilog with QuestaSim coverage.</p>
            </div>
          </div>

        </div>
      </div>
    </section>

    <!-- Projects -->
    <section id="projects" class="card-section">
      <div class="card">
        <h2>Highlighted Projects</h2>
        <div class="grid">

          <a class="project" href="https://github.com/ESAnant" target="_blank">
            <h3>FPGA Hardware Accelerator</h3>
            <p>Zynq-7000 design achieving 8× speed-up on MLP inference via HLS pipelining & loop unrolling.</p>
            <span class="chip">Xilinx</span>
            <span class="chip">HLS</span>
            <span class="chip">Verilog</span>
          </a>

          <a class="project" href="https://github.com/ESAnant" target="_blank">
            <h3>In-Memory Compute Circuit</h3>
            <p>NeuroSim & MuMax3 based array accelerating quantised neural ops; compared INT8 vs INT4 accuracy.</p>
            <span class="chip">NeuroSim</span>
            <span class="chip">PyTorch</span>
          </a>

          <a class="project" href="https://github.com/ESAnant" target="_blank">
            <h3>VLSI Interconnect Simulation</h3>
            <p>45 nm Elmore RC modelling for 2-core processor; optimised energy-delay trade-offs.</p>
            <span class="chip">Cadence</span>
            <span class="chip">VLSI</span>
          </a>

          <a class="project" href="https://github.com/ESAnant" target="_blank">
            <h3>Standard Cell IP – Ring Oscillator</h3>
            <p>40 nm cell with minimal area; validated through DRC/LVS.</p>
            <span class="chip">Cadence</span>
          </a>

        </div>
      </div>
    </section>

    <!-- Skills -->
    <section id="skills" class="card-section">
      <div class="card">
        <h2>Technical Skills</h2>
        <div class="skills-grid">
          <div><h4>HDLs & Verification</h4><p>Verilog · SystemVerilog · HLS</p></div>
          <div><h4>EDA Tools</h4><p>Cadence Virtuoso · Xilinx Vivado · QuestaSim</p></div>
          <div><h4>Programming</h4><p>Python · C++ · LaTeX</p></div>
          <div><h4>Embedded</h4><p>Arduino · NodeMCU · Raspberry Pi</p></div>
        </div>
      </div>
    </section>

    <!-- Contact -->
    <section id="contact" class="card-section">
      <div class="card">
        <h2>Get in Touch</h2>
        <p>
          Open to internships or full-time roles in IC design & semiconductor research.  
          Let’s build the next generation of hardware together.
        </p>
        <a class="cta" href="mailto:esanant@gmail.com">Say Hello</a>
      </div>
    </section>

  </main>

  <!-- Scroll-to-top button -->
  <button id="toTop" title="Back to top"><i class="fas fa-arrow-up"></i></button>

  <!-- Scripts -->
  <script src="https://cdnjs.cloudflare.com/ajax/libs/three.js/r134/three.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/vanta@latest/dist/vanta.dots.min.js"></script>
  <script src="script.js"></script>
</body>
</html>
