Just simple notes about Verilog HDL which I am currently studying.
