$date
	Tue Jul 30 14:45:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 2 ! rouding_mode [1:0] $end
$var reg 35 " vector [34:0] $end
$scope module DUT $end
$var wire 35 # data [34:0] $end
$var wire 2 $ rouding_mode [1:0] $end
$var wire 1 % sticky_bit $end
$var wire 1 & rounding_bit $end
$var wire 23 ' mant [22:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
x&
x%
b0 $
bx #
bx "
b0 !
$end
#2000
b1000000000 '
0&
1%
b1000001000000000000001000000000010 "
b1000001000000000000001000000000010 #
#4000
b1000001000000000000001000000000100 "
b1000001000000000000001000000000100 #
#6000
0%
b1000001000000000000001000000000000 "
b1000001000000000000001000000000000 #
#8000
b1000000010 '
1&
1%
b1000001000000000000001000000001010 "
b1000001000000000000001000000001010 #
#10000
b1 '
0%
b1000001000000000000000000000001000 "
b1000001000000000000000000000001000 #
#12000
b100101 '
b1000001000000000000000000100101000 "
b1000001000000000000000000100101000 #
#14000
b100100000000 '
0&
1%
b1000001000000000000100100000000111 "
b1000001000000000000100100000000111 #
b1 !
b1 $
#16000
b10000000000111111000000 '
b1000001010000000000111111000000001 "
b1000001010000000000111111000000001 #
#18000
b10000000000000111100000 '
b1000001010000000000000111100000010 "
b1000001010000000000000111100000010 #
#20000
b10000000000000000000010 '
b1000001010000000000000000000010100 "
b1000001010000000000000000000010100 #
#22000
b10000000000000000000001 '
1&
b1000001010000000000000000000001011 "
b1000001010000000000000000000001011 #
#24000
