;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN @72, #200
	ADD #270, <0
	DJN -207, @-120
	JMP @0, -2
	JMP @0, -2
	JMN @72, #201
	JMN -1, @-20
	JMN 12, <19
	MOV #-7, <-20
	MOV #-7, <-20
	ADD 12, @19
	CMP #-7, <-20
	SUB @121, 103
	SPL <-127, 100
	SPL <-127, 100
	ADD -100, -109
	ADD -297, <-120
	SPL <121, 103
	SLT -1, <-20
	SLT -1, <-20
	ADD -100, -109
	SUB @-127, 100
	SPL <-127, 100
	ADD @-127, 100
	ADD #270, <0
	SUB -207, <-120
	SUB 20, @12
	CMP #-77, <-20
	DJN -1, @-20
	SUB @-127, 100
	JMP -207, @-120
	SUB #270, <0
	DAT #907, <-220
	SUB #270, <0
	DAT #907, <-220
	JMP -207, @-120
	JMP <127, 191
	CMP -207, <-120
	SPL <117, -2
	CMP -207, <-120
	MOV -7, <-20
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	JMN @72, #200
