{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670267626736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670267626736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 00:43:46 2022 " "Processing started: Tue Dec 06 00:43:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670267626736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267626736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb-cpu -c iitb-cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb-cpu -c iitb-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267626736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670267627024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670267627024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_8_1-behave " "Found design unit 1: Mux3_8_1-behave" {  } { { "Mux3_8_1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_8_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_8_1 " "Found entity 1: Mux3_8_1" {  } { { "Mux3_8_1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_8_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Struct " "Found design unit 1: alu-Struct" {  } { { "alu_3.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635958 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu_3.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmultrapromax.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmultrapromax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMultraProMax-fsm " "Found design unit 1: FSMultraProMax-fsm" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635960 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMultraProMax " "Found entity 1: FSMultraProMax" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmpro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmpro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMpro-lmao " "Found design unit 1: FSMpro-lmao" {  } { { "FSMpro.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMpro.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635961 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMpro " "Found entity 1: FSMpro" {  } { { "FSMpro.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMpro.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635963 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "six_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file six_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 six_extender-Struct " "Found design unit 1: six_extender-Struct" {  } { { "six_extender.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/six_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635963 ""} { "Info" "ISGN_ENTITY_NAME" "1 six_extender " "Found entity 1: six_extender" {  } { { "six_extender.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/six_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-Struct " "Found design unit 1: shifter-Struct" {  } { { "shifter.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/shifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635964 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-arch " "Found design unit 1: RegisterFile-arch" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635965 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-reg16 " "Found design unit 1: reg_16-reg16" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635965 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1-reg1 " "Found design unit 1: reg_1-reg1" {  } { { "reg1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635966 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nine_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nine_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nine_extender-Struct " "Found design unit 1: nine_extender-Struct" {  } { { "nine_extender.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/nine_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635967 ""} { "Info" "ISGN_ENTITY_NAME" "1 nine_extender " "Found entity 1: nine_extender" {  } { { "nine_extender.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/nine_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_two_to_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_two_to_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_two_to_one-Struct " "Found design unit 1: mux_two_to_one-Struct" {  } { { "mux_two_to_one.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/mux_two_to_one.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635967 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_two_to_one " "Found entity 1: mux_two_to_one" {  } { { "mux_two_to_one.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/mux_two_to_one.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_four_to_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_four_to_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_four_to_one-Struct " "Found design unit 1: mux_four_to_one-Struct" {  } { { "mux_four_to_one.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/mux_four_to_one.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635968 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_four_to_one " "Found entity 1: mux_four_to_one" {  } { { "mux_four_to_one.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/mux_four_to_one.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_eight_to_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_eight_to_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_eight_to_one-Struct " "Found design unit 1: mux_eight_to_one-Struct" {  } { { "mux_eight_to_one.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/mux_eight_to_one.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635969 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_eight_to_one " "Found entity 1: mux_eight_to_one" {  } { { "mux_eight_to_one.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/mux_eight_to_one.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_4_1-behave " "Found design unit 1: Mux16_4_1-behave" {  } { { "Mux16_4to1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_4to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_4_1 " "Found entity 1: Mux16_4_1" {  } { { "Mux16_4to1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_2_1-behave " "Found design unit 1: Mux16_2_1-behave" {  } { { "Mux16_2to1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_2to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_2_1 " "Found entity 1: Mux16_2_1" {  } { { "Mux16_2to1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-mem " "Found design unit 1: Memory-mem" {  } { { "memory.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635971 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-Struct " "Found design unit 1: encoder-Struct" {  } { { "encoder.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/encoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635973 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Struct " "Found design unit 1: decoder-Struct" {  } { { "decoder.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635975 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-path " "Found design unit 1: Datapath-path" {  } { { "datapath.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635977 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-bhv " "Found design unit 1: clock_generator-bhv" {  } { { "clock.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/clock.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635977 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "penc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file penc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Penc_8_3-tech " "Found design unit 1: Penc_8_3-tech" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635978 ""} { "Info" "ISGN_ENTITY_NAME" "1 Penc_8_3 " "Found entity 1: Penc_8_3" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_2_1-behave " "Found design unit 1: Mux3_2_1-behave" {  } { { "Mux3_2_1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_2_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635978 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_2_1 " "Found entity 1: Mux3_2_1" {  } { { "Mux3_2_1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670267635978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267635978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670267636015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk1 DUT.vhdl(31) " "Verilog HDL or VHDL warning at DUT.vhdl(31): object \"clk1\" assigned a value but never read" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670267636015 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst1 DUT.vhdl(31) " "Verilog HDL or VHDL warning at DUT.vhdl(31): object \"rst1\" assigned a value but never read" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670267636015 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clk " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clk\"" {  } { { "DUT.vhdl" "clk" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:add_instance " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r datapath.vhd(140) " "Verilog HDL or VHDL warning at datapath.vhd(140): object \"r\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670267636020 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp datapath.vhd(148) " "Verilog HDL or VHDL warning at datapath.vhd(148): object \"temp\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670267636020 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_value datapath.vhd(154) " "Verilog HDL or VHDL warning at datapath.vhd(154): object \"state_value\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670267636020 "|DUT|Datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMultraProMax Datapath:add_instance\|FSMultraProMax:Controller " "Elaborating entity \"FSMultraProMax\" for hierarchy \"Datapath:add_instance\|FSMultraProMax:Controller\"" {  } { { "datapath.vhd" "Controller" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ctemp FSMultraProMax.vhd(37) " "Verilog HDL or VHDL warning at FSMultraProMax.vhd(37): object \"Ctemp\" assigned a value but never read" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ztemp FSMultraProMax.vhd(37) " "Verilog HDL or VHDL warning at FSMultraProMax.vhd(37): object \"Ztemp\" assigned a value but never read" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(69) " "VHDL Process Statement warning at FSMultraProMax.vhd(69): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(77) " "VHDL Process Statement warning at FSMultraProMax.vhd(77): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 FSMultraProMax.vhd(78) " "VHDL Process Statement warning at FSMultraProMax.vhd(78): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 FSMultraProMax.vhd(78) " "VHDL Process Statement warning at FSMultraProMax.vhd(78): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(84) " "VHDL Process Statement warning at FSMultraProMax.vhd(84): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(86) " "VHDL Process Statement warning at FSMultraProMax.vhd(86): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(88) " "VHDL Process Statement warning at FSMultraProMax.vhd(88): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(95) " "VHDL Process Statement warning at FSMultraProMax.vhd(95): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v FSMultraProMax.vhd(117) " "VHDL Process Statement warning at FSMultraProMax.vhd(117): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state FSMultraProMax.vhd(59) " "VHDL Process Statement warning at FSMultraProMax.vhd(59): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZtemp FSMultraProMax.vhd(144) " "VHDL Process Statement warning at FSMultraProMax.vhd(144): signal \"CZtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZtemp FSMultraProMax.vhd(146) " "VHDL Process Statement warning at FSMultraProMax.vhd(146): signal \"CZtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636022 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C FSMultraProMax.vhd(146) " "VHDL Process Statement warning at FSMultraProMax.vhd(146): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z FSMultraProMax.vhd(146) " "VHDL Process Statement warning at FSMultraProMax.vhd(146): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction FSMultraProMax.vhd(178) " "VHDL Process Statement warning at FSMultraProMax.vhd(178): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction FSMultraProMax.vhd(179) " "VHDL Process Statement warning at FSMultraProMax.vhd(179): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction FSMultraProMax.vhd(180) " "VHDL Process Statement warning at FSMultraProMax.vhd(180): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(208) " "VHDL Process Statement warning at FSMultraProMax.vhd(208): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(211) " "VHDL Process Statement warning at FSMultraProMax.vhd(211): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(219) " "VHDL Process Statement warning at FSMultraProMax.vhd(219): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(220) " "VHDL Process Statement warning at FSMultraProMax.vhd(220): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(227) " "VHDL Process Statement warning at FSMultraProMax.vhd(227): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(229) " "VHDL Process Statement warning at FSMultraProMax.vhd(229): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(234) " "VHDL Process Statement warning at FSMultraProMax.vhd(234): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(239) " "VHDL Process Statement warning at FSMultraProMax.vhd(239): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(244) " "VHDL Process Statement warning at FSMultraProMax.vhd(244): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(254) " "VHDL Process Statement warning at FSMultraProMax.vhd(254): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(257) " "VHDL Process Statement warning at FSMultraProMax.vhd(257): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(260) " "VHDL Process Statement warning at FSMultraProMax.vhd(260): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(293) " "VHDL Process Statement warning at FSMultraProMax.vhd(293): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(299) " "VHDL Process Statement warning at FSMultraProMax.vhd(299): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op FSMultraProMax.vhd(336) " "VHDL Process Statement warning at FSMultraProMax.vhd(336): signal \"Op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin FSMultraProMax.vhd(363) " "VHDL Process Statement warning at FSMultraProMax.vhd(363): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zin FSMultraProMax.vhd(364) " "VHDL Process Statement warning at FSMultraProMax.vhd(364): signal \"Zin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "State_value FSMultraProMax.vhd(141) " "VHDL Process Statement warning at FSMultraProMax.vhd(141): inferring latch(es) for signal or variable \"State_value\", which holds its previous value in one or more paths through the process" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C FSMultraProMax.vhd(141) " "VHDL Process Statement warning at FSMultraProMax.vhd(141): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670267636023 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z FSMultraProMax.vhd(141) " "VHDL Process Statement warning at FSMultraProMax.vhd(141): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z FSMultraProMax.vhd(141) " "Inferred latch for \"Z\" at FSMultraProMax.vhd(141)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C FSMultraProMax.vhd(141) " "Inferred latch for \"C\" at FSMultraProMax.vhd(141)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_value\[0\] FSMultraProMax.vhd(141) " "Inferred latch for \"State_value\[0\]\" at FSMultraProMax.vhd(141)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_value\[1\] FSMultraProMax.vhd(141) " "Inferred latch for \"State_value\[1\]\" at FSMultraProMax.vhd(141)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_value\[2\] FSMultraProMax.vhd(141) " "Inferred latch for \"State_value\[2\]\" at FSMultraProMax.vhd(141)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_value\[3\] FSMultraProMax.vhd(141) " "Inferred latch for \"State_value\[3\]\" at FSMultraProMax.vhd(141)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S100 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S100\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S99 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S99\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S10 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S10\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S9 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S9\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S8 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S8\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S7 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S7\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.Sw FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.Sw\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.SL FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.SL\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S6 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S6\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S5 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S5\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S4 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S4\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S3 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S3\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S2 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S2\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S1 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S1\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.S0 FSMultraProMax.vhd(59) " "Inferred latch for \"nx_state.S0\" at FSMultraProMax.vhd(59)" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636024 "|DUT|Datapath:add_instance|FSMultraProMax:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_2_1 Datapath:add_instance\|Mux16_2_1:mem_mux_address " "Elaborating entity \"Mux16_2_1\" for hierarchy \"Datapath:add_instance\|Mux16_2_1:mem_mux_address\"" {  } { { "datapath.vhd" "mem_mux_address" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_two_to_one Datapath:add_instance\|Mux16_2_1:mem_mux_address\|mux_two_to_one:\\muxg:15:mx " "Elaborating entity \"mux_two_to_one\" for hierarchy \"Datapath:add_instance\|Mux16_2_1:mem_mux_address\|mux_two_to_one:\\muxg:15:mx\"" {  } { { "Mux16_2to1.vhd" "\\muxg:15:mx" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_2to1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Datapath:add_instance\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Datapath:add_instance\|Memory:mem\"" {  } { { "datapath.vhd" "mem" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636039 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM memory.vhd(33) " "VHDL Process Statement warning at memory.vhd(33): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636041 "|DUT|Datapath:add_instance|Memory:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A memory.vhd(33) " "VHDL Process Statement warning at memory.vhd(33): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636041 "|DUT|Datapath:add_instance|Memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 Datapath:add_instance\|reg_16:IR " "Elaborating entity \"reg_16\" for hierarchy \"Datapath:add_instance\|reg_16:IR\"" {  } { { "datapath.vhd" "IR" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636041 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst reg16.vhd(18) " "VHDL Process Statement warning at reg16.vhd(18): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636042 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr reg16.vhd(22) " "VHDL Process Statement warning at reg16.vhd(22): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636042 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din reg16.vhd(23) " "VHDL Process Statement warning at reg16.vhd(23): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636042 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din reg16.vhd(24) " "VHDL Process Statement warning at reg16.vhd(24): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636042 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg reg16.vhd(26) " "VHDL Process Statement warning at reg16.vhd(26): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg reg16.vhd(15) " "VHDL Process Statement warning at reg16.vhd(15): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout reg16.vhd(15) " "VHDL Process Statement warning at reg16.vhd(15): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] reg16.vhd(15) " "Inferred latch for \"Dout\[0\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] reg16.vhd(15) " "Inferred latch for \"Dout\[1\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] reg16.vhd(15) " "Inferred latch for \"Dout\[2\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] reg16.vhd(15) " "Inferred latch for \"Dout\[3\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] reg16.vhd(15) " "Inferred latch for \"Dout\[4\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] reg16.vhd(15) " "Inferred latch for \"Dout\[5\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] reg16.vhd(15) " "Inferred latch for \"Dout\[6\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] reg16.vhd(15) " "Inferred latch for \"Dout\[7\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] reg16.vhd(15) " "Inferred latch for \"Dout\[8\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] reg16.vhd(15) " "Inferred latch for \"Dout\[9\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] reg16.vhd(15) " "Inferred latch for \"Dout\[10\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] reg16.vhd(15) " "Inferred latch for \"Dout\[11\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] reg16.vhd(15) " "Inferred latch for \"Dout\[12\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] reg16.vhd(15) " "Inferred latch for \"Dout\[13\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] reg16.vhd(15) " "Inferred latch for \"Dout\[14\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] reg16.vhd(15) " "Inferred latch for \"Dout\[15\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\] reg16.vhd(15) " "Inferred latch for \"reg\[0\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636043 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\] reg16.vhd(15) " "Inferred latch for \"reg\[1\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\] reg16.vhd(15) " "Inferred latch for \"reg\[2\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\] reg16.vhd(15) " "Inferred latch for \"reg\[3\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\] reg16.vhd(15) " "Inferred latch for \"reg\[4\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\] reg16.vhd(15) " "Inferred latch for \"reg\[5\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\] reg16.vhd(15) " "Inferred latch for \"reg\[6\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\] reg16.vhd(15) " "Inferred latch for \"reg\[7\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\] reg16.vhd(15) " "Inferred latch for \"reg\[8\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\] reg16.vhd(15) " "Inferred latch for \"reg\[9\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\] reg16.vhd(15) " "Inferred latch for \"reg\[10\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\] reg16.vhd(15) " "Inferred latch for \"reg\[11\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\] reg16.vhd(15) " "Inferred latch for \"reg\[12\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\] reg16.vhd(15) " "Inferred latch for \"reg\[13\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\] reg16.vhd(15) " "Inferred latch for \"reg\[14\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\] reg16.vhd(15) " "Inferred latch for \"reg\[15\]\" at reg16.vhd(15)" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636044 "|DUT|Datapath:add_instance|reg_16:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_8_1 Datapath:add_instance\|Mux3_8_1:Reg_File_Mux_for_storageReg " "Elaborating entity \"Mux3_8_1\" for hierarchy \"Datapath:add_instance\|Mux3_8_1:Reg_File_Mux_for_storageReg\"" {  } { { "datapath.vhd" "Reg_File_Mux_for_storageReg" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eight_to_one Datapath:add_instance\|Mux3_8_1:Reg_File_Mux_for_storageReg\|mux_eight_to_one:\\muxg4:2:mx " "Elaborating entity \"mux_eight_to_one\" for hierarchy \"Datapath:add_instance\|Mux3_8_1:Reg_File_Mux_for_storageReg\|mux_eight_to_one:\\muxg4:2:mx\"" {  } { { "Mux3_8_1.vhd" "\\muxg4:2:mx" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_8_1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four_to_one Datapath:add_instance\|mux_four_to_one:RFMux_for_writeEnable " "Elaborating entity \"mux_four_to_one\" for hierarchy \"Datapath:add_instance\|mux_four_to_one:RFMux_for_writeEnable\"" {  } { { "datapath.vhd" "RFMux_for_writeEnable" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_2_1 Datapath:add_instance\|Mux3_2_1:RFDout_mux " "Elaborating entity \"Mux3_2_1\" for hierarchy \"Datapath:add_instance\|Mux3_2_1:RFDout_mux\"" {  } { { "datapath.vhd" "RFDout_mux" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:add_instance\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:add_instance\|RegisterFile:RF\"" {  } { { "datapath.vhd" "RF" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636057 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr register_file.vhd(35) " "VHDL Process Statement warning at register_file.vhd(35): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst register_file.vhd(35) " "VHDL Process Statement warning at register_file.vhd(35): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din register_file.vhd(36) " "VHDL Process Statement warning at register_file.vhd(36): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 register_file.vhd(36) " "VHDL Process Statement warning at register_file.vhd(36): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 register_file.vhd(37) " "VHDL Process Statement warning at register_file.vhd(37): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 register_file.vhd(37) " "VHDL Process Statement warning at register_file.vhd(37): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din register_file.vhd(38) " "VHDL Process Statement warning at register_file.vhd(38): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 register_file.vhd(39) " "VHDL Process Statement warning at register_file.vhd(39): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 register_file.vhd(39) " "VHDL Process Statement warning at register_file.vhd(39): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din register_file.vhd(40) " "VHDL Process Statement warning at register_file.vhd(40): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF register_file.vhd(47) " "VHDL Process Statement warning at register_file.vhd(47): signal \"RF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF register_file.vhd(48) " "VHDL Process Statement warning at register_file.vhd(48): signal \"RF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF register_file.vhd(49) " "VHDL Process Statement warning at register_file.vhd(49): signal \"RF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 register_file.vhd(49) " "VHDL Process Statement warning at register_file.vhd(49): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF register_file.vhd(50) " "VHDL Process Statement warning at register_file.vhd(50): signal \"RF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 register_file.vhd(50) " "VHDL Process Statement warning at register_file.vhd(50): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF register_file.vhd(26) " "VHDL Process Statement warning at register_file.vhd(26): inferring latch(es) for signal or variable \"RF\", which holds its previous value in one or more paths through the process" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[0\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[0\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636059 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[1\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[1\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[2\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[2\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[3\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[3\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[4\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[4\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[5\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[5\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[6\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[6\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[7\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[7\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[8\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[8\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[9\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[9\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[10\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[10\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[11\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[11\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[12\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[12\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[13\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[13\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[14\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[14\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[7\]\[15\] register_file.vhd(26) " "Inferred latch for \"RF\[7\]\[15\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[0\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[0\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[1\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[1\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[2\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[2\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[3\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[3\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[4\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[4\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[5\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[5\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[6\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[6\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[7\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[7\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[8\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[8\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[9\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[9\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[10\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[10\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[11\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[11\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[12\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[12\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[13\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[13\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[14\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[14\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[6\]\[15\] register_file.vhd(26) " "Inferred latch for \"RF\[6\]\[15\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[0\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[0\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[1\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[1\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[2\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[2\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[3\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[3\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[4\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[4\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[5\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[5\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[6\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[6\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[7\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[7\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[8\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[8\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[9\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[9\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[10\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[10\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[11\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[11\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[12\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[12\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[13\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[13\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[14\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[14\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[5\]\[15\] register_file.vhd(26) " "Inferred latch for \"RF\[5\]\[15\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[0\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[0\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[1\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[1\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[2\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[2\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[3\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[3\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[4\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[4\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[5\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[5\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[6\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[6\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[7\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[7\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[8\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[8\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[9\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[9\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[10\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[10\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[11\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[11\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[12\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[12\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[13\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[13\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[14\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[14\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[4\]\[15\] register_file.vhd(26) " "Inferred latch for \"RF\[4\]\[15\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[0\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[0\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[1\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[1\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[2\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[2\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[3\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[3\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[4\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[4\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[5\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[5\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[6\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[6\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[7\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[7\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[8\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[8\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[9\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[9\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[10\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[10\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[11\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[11\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636060 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[12\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[12\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[13\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[13\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[14\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[14\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[3\]\[15\] register_file.vhd(26) " "Inferred latch for \"RF\[3\]\[15\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[0\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[0\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[1\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[1\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[2\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[2\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[3\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[3\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[4\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[4\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[5\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[5\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[6\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[6\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[7\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[7\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[8\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[8\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[9\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[9\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[10\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[10\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[11\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[11\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[12\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[12\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[13\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[13\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[14\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[14\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[2\]\[15\] register_file.vhd(26) " "Inferred latch for \"RF\[2\]\[15\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[0\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[0\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[1\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[1\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[2\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[2\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[3\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[3\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[4\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[4\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[5\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[5\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[6\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[6\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[7\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[7\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[8\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[8\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[9\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[9\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[10\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[10\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[11\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[11\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[12\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[12\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[13\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[13\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[14\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[14\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[1\]\[15\] register_file.vhd(26) " "Inferred latch for \"RF\[1\]\[15\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[0\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[0\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[1\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[1\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[2\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[2\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[3\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[3\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[4\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[4\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[5\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[5\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[6\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[6\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[7\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[7\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[8\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[8\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636062 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[9\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[9\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636063 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[10\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[10\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636063 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[11\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[11\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636063 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[12\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[12\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636063 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[13\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[13\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636063 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[14\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[14\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636063 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF\[0\]\[15\] register_file.vhd(26) " "Inferred latch for \"RF\[0\]\[15\]\" at register_file.vhd(26)" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636063 "|DUT|Datapath:add_instance|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_4_1 Datapath:add_instance\|Mux16_4_1:penc_t5_mux " "Elaborating entity \"Mux16_4_1\" for hierarchy \"Datapath:add_instance\|Mux16_4_1:penc_t5_mux\"" {  } { { "datapath.vhd" "penc_t5_mux" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Penc_8_3 Datapath:add_instance\|Penc_8_3:penc " "Elaborating entity \"Penc_8_3\" for hierarchy \"Datapath:add_instance\|Penc_8_3:penc\"" {  } { { "datapath.vhd" "penc" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636076 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(22) " "VHDL Process Statement warning at penc.vhd(22): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636079 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(24) " "VHDL Process Statement warning at penc.vhd(24): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636079 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(25) " "VHDL Process Statement warning at penc.vhd(25): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636079 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(27) " "VHDL Process Statement warning at penc.vhd(27): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636079 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(28) " "VHDL Process Statement warning at penc.vhd(28): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636079 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(30) " "VHDL Process Statement warning at penc.vhd(30): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636079 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(31) " "VHDL Process Statement warning at penc.vhd(31): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(33) " "VHDL Process Statement warning at penc.vhd(33): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(34) " "VHDL Process Statement warning at penc.vhd(34): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(36) " "VHDL Process Statement warning at penc.vhd(36): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(37) " "VHDL Process Statement warning at penc.vhd(37): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(39) " "VHDL Process Statement warning at penc.vhd(39): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(40) " "VHDL Process Statement warning at penc.vhd(40): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(42) " "VHDL Process Statement warning at penc.vhd(42): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(43) " "VHDL Process Statement warning at penc.vhd(43): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input penc.vhd(45) " "VHDL Process Statement warning at penc.vhd(45): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bin penc.vhd(18) " "VHDL Process Statement warning at penc.vhd(18): inferring latch(es) for signal or variable \"bin\", which holds its previous value in one or more paths through the process" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output penc.vhd(18) " "VHDL Process Statement warning at penc.vhd(18): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] penc.vhd(18) " "Inferred latch for \"output\[0\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] penc.vhd(18) " "Inferred latch for \"output\[1\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] penc.vhd(18) " "Inferred latch for \"output\[2\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] penc.vhd(18) " "Inferred latch for \"output\[3\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] penc.vhd(18) " "Inferred latch for \"output\[4\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] penc.vhd(18) " "Inferred latch for \"output\[5\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] penc.vhd(18) " "Inferred latch for \"output\[6\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] penc.vhd(18) " "Inferred latch for \"output\[7\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] penc.vhd(18) " "Inferred latch for \"output\[8\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] penc.vhd(18) " "Inferred latch for \"output\[9\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] penc.vhd(18) " "Inferred latch for \"output\[10\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] penc.vhd(18) " "Inferred latch for \"output\[11\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] penc.vhd(18) " "Inferred latch for \"output\[12\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] penc.vhd(18) " "Inferred latch for \"output\[13\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] penc.vhd(18) " "Inferred latch for \"output\[14\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] penc.vhd(18) " "Inferred latch for \"output\[15\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[0\] penc.vhd(18) " "Inferred latch for \"bin\[0\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[1\] penc.vhd(18) " "Inferred latch for \"bin\[1\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[2\] penc.vhd(18) " "Inferred latch for \"bin\[2\]\" at penc.vhd(18)" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267636080 "|DUT|Datapath:add_instance|Penc_8_3:penc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 Datapath:add_instance\|reg_1:C_flag " "Elaborating entity \"reg_1\" for hierarchy \"Datapath:add_instance\|reg_1:C_flag\"" {  } { { "datapath.vhd" "C_flag" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg reg1.vhd(29) " "VHDL Process Statement warning at reg1.vhd(29): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg1.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670267636083 "|DUT|Datapath:add_instance|reg_1:C_flag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six_extender Datapath:add_instance\|six_extender:ext1 " "Elaborating entity \"six_extender\" for hierarchy \"Datapath:add_instance\|six_extender:ext1\"" {  } { { "datapath.vhd" "ext1" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nine_extender Datapath:add_instance\|nine_extender:ext2 " "Elaborating entity \"nine_extender\" for hierarchy \"Datapath:add_instance\|nine_extender:ext2\"" {  } { { "datapath.vhd" "ext2" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter Datapath:add_instance\|shifter:shif " "Elaborating entity \"shifter\" for hierarchy \"Datapath:add_instance\|shifter:shif\"" {  } { { "datapath.vhd" "shif" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:add_instance\|alu:ArithLU " "Elaborating entity \"alu\" for hierarchy \"Datapath:add_instance\|alu:ArithLU\"" {  } { { "datapath.vhd" "ArithLU" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267636101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum alu_3.vhd(54) " "Verilog HDL or VHDL warning at alu_3.vhd(54): object \"sum\" assigned a value but never read" {  } { { "alu_3.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670267636102 "|DUT|alu:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "f alu_3.vhd(102) " "VHDL Variable Declaration warning at alu_3.vhd(102): used initial value expression for variable \"f\" because variable was never assigned a value" {  } { { "alu_3.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd" 102 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670267636102 "|DUT|alu:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "f alu_3.vhd(123) " "VHDL Variable Declaration warning at alu_3.vhd(123): used initial value expression for variable \"f\" because variable was never assigned a value" {  } { { "alu_3.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd" 123 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670267636102 "|DUT|alu:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "f alu_3.vhd(144) " "VHDL Variable Declaration warning at alu_3.vhd(144): used initial value expression for variable \"f\" because variable was never assigned a value" {  } { { "alu_3.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd" 144 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670267636102 "|DUT|alu:add_instance"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_6\|Dout\[1\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_6\|Dout\[1\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_6\|Dout\[2\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_6\|Dout\[2\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_6\|Dout\[3\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_6\|Dout\[3\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_6\|Dout\[4\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_6\|Dout\[4\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_6\|Dout\[5\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_6\|Dout\[5\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_6\|Dout\[6\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_6\|Dout\[6\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_6\|Dout\[7\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_6\|Dout\[7\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_6\|Dout\[0\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_6\|Dout\[0\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_5\|Dout\[1\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_5\|Dout\[1\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_5\|Dout\[2\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_5\|Dout\[2\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_5\|Dout\[3\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_5\|Dout\[3\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_5\|Dout\[4\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_5\|Dout\[4\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_5\|Dout\[5\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_5\|Dout\[5\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_5\|Dout\[6\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_5\|Dout\[6\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_5\|Dout\[7\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_5\|Dout\[7\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_5\|Dout\[0\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_5\|Dout\[0\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[1\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[1\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[2\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[2\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[3\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[3\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[4\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[4\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[5\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[5\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[6\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[6\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[7\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[7\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[8\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[8\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[9\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[9\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[10\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[10\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[11\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[11\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[12\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[12\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[13\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[13\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[14\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[14\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[15\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[15\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_4\|Dout\[0\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_4\|Dout\[0\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[1\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[1\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[2\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[2\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[3\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[3\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[4\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[4\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[5\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[5\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[6\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[6\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[7\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[7\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[8\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[8\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[9\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[9\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[10\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[10\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[11\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[11\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[12\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[12\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[13\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[13\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[14\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[14\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[15\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[15\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_3\|Dout\[0\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_3\|Dout\[0\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[1\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[1\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[2\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[2\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[3\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[3\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[4\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[4\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[5\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[5\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[6\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[6\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[7\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[7\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[8\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[8\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[9\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[9\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[10\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[10\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[11\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[11\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[12\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[12\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[13\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[13\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[14\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[14\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[15\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[15\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_2\|Dout\[0\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_2\|Dout\[0\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[1\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[1\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[2\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[2\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[3\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[3\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[4\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[4\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[5\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[5\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[6\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[6\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[7\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[7\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[8\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[8\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[9\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[9\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[10\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[10\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[11\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[11\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[12\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[12\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[13\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[13\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[14\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[14\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[15\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[15\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:T_1\|Dout\[0\] " "LATCH primitive \"Datapath:add_instance\|reg_16:T_1\|Dout\[0\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[1\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[1\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[2\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[2\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[3\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[3\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[4\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[4\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[5\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[5\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[6\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[6\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[7\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[7\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[8\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[8\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[9\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[9\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[10\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[10\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[11\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[11\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[12\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[12\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[13\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[13\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[14\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[14\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[15\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[15\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|reg_16:IR\|Dout\[0\] " "LATCH primitive \"Datapath:add_instance\|reg_16:IR\|Dout\[0\]\" is permanently enabled" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S0_644 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S0_644\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S1_636 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S1_636\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S4_620 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S4_620\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S5_612 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S5_612\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S6_604 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S6_604\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.SL_596 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.SL_596\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.Sw_588 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.Sw_588\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S7_580 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S7_580\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S8_572 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S8_572\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S9_564 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S9_564\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S10_556 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S10_556\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S99_548 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S99_548\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S100_540 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S100_540\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S0_644 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S0_644\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S1_636 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S1_636\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S4_620 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S4_620\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S5_612 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S5_612\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S6_604 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S6_604\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.SL_596 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.SL_596\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.Sw_588 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.Sw_588\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S7_580 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S7_580\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S8_572 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S8_572\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S9_564 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S9_564\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S10_556 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S10_556\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S99_548 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S99_548\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S100_540 " "LATCH primitive \"Datapath:add_instance\|FSMultraProMax:Controller\|nx_state.S100_540\" is permanently enabled" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 59 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670267636555 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Datapath:add_instance\|Memory:mem\|RAM " "RAM logic \"Datapath:add_instance\|Memory:mem\|RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "memory.vhd" "RAM" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd" 16 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1670267636576 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670267636576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[1\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638449 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[1\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[1\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[1\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[1\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[1\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[1\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[1\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[4\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[4\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[4\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[4\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638450 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[4\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638451 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[4\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638451 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[4\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638451 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[4\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638451 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[4\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638451 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[5\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638451 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[5\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638451 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[5\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638452 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[5\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638452 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[5\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638452 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[5\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638452 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[5\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638452 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[5\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638452 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[5\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638452 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[6\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[6\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[6\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[6\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[6\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[6\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[6\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[6\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[6\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[7\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[7\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638453 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[7\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638454 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[7\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638454 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[7\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638454 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[7\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638454 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[7\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[7\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[7\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[3\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[3\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[2\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[2\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[2\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[2\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[2\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638455 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[2\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[2\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[2\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[3\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[3\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[3\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[3\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[3\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[3\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[3\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[2\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[1\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[0\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[0\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638456 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[8\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638458 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[8\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638458 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[8\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638458 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[8\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638458 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[8\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638458 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[8\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638458 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[8\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638458 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[8\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638459 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[9\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638459 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[9\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638459 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[9\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638460 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[9\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638460 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[9\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638460 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[9\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638460 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[9\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638460 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[9\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638460 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[10\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638460 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[10\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638460 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[10\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638461 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[10\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638461 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[10\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638461 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[10\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638461 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[10\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638461 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[10\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638461 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[11\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638461 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[11\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638461 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[11\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638462 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[11\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638462 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[11\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638462 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[11\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638462 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[11\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638462 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[11\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638462 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[12\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638462 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[12\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638462 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[12\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[12\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[12\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[12\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[12\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[12\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[14\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[14\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[14\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[14\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[14\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[14\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638463 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[14\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[14\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[15\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[15\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[15\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[15\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[15\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[15\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[15\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[15\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[0\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638464 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[0\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[0\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[0\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[0\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[0\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[0\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[1\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[13\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[13\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[13\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[13\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638465 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[13\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[13\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[13\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[13\] " "Latch Datapath:add_instance\|RegisterFile:RF\|RF\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S7" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[5\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[6\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[7\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[3\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[8\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[8\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638466 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[9\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[9\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[10\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[10\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[11\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[11\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[12\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[12\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[14\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[14\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[15\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638467 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[15\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638468 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[0\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638468 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_5\|reg\[0\] " "Latch Datapath:add_instance\|reg_16:T_5\|reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638468 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_5\|reg\[1\] " "Latch Datapath:add_instance\|reg_16:T_5\|reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638468 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_5\|reg\[2\] " "Latch Datapath:add_instance\|reg_16:T_5\|reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638468 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_5\|reg\[3\] " "Latch Datapath:add_instance\|reg_16:T_5\|reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638468 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_5\|reg\[4\] " "Latch Datapath:add_instance\|reg_16:T_5\|reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638468 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_5\|reg\[5\] " "Latch Datapath:add_instance\|reg_16:T_5\|reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638468 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_5\|reg\[6\] " "Latch Datapath:add_instance\|reg_16:T_5\|reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S10" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638468 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_5\|reg\[7\] " "Latch Datapath:add_instance\|reg_16:T_5\|reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S1 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S1" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[2\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[4\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_1\|reg\[13\] " "Latch Datapath:add_instance\|reg_16:T_1\|reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S9" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|reg_16:T_3\|reg\[13\] " "Latch Datapath:add_instance\|reg_16:T_3\|reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|FSMultraProMax:Controller\|ps_state.S6" {  } { { "FSMultraProMax.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|Penc_8_3:penc\|output\[0\] " "Latch Datapath:add_instance\|Penc_8_3:penc\|output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|reg_16:T_5\|Dout~0 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|reg_16:T_5\|Dout~0" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|Penc_8_3:penc\|output\[1\] " "Latch Datapath:add_instance\|Penc_8_3:penc\|output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|reg_16:T_5\|Dout~1 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|reg_16:T_5\|Dout~1" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|Penc_8_3:penc\|output\[2\] " "Latch Datapath:add_instance\|Penc_8_3:penc\|output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|reg_16:T_5\|Dout~2 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|reg_16:T_5\|Dout~2" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|Penc_8_3:penc\|output\[3\] " "Latch Datapath:add_instance\|Penc_8_3:penc\|output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|reg_16:T_5\|Dout~3 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|reg_16:T_5\|Dout~3" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|Penc_8_3:penc\|output\[4\] " "Latch Datapath:add_instance\|Penc_8_3:penc\|output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|reg_16:T_5\|Dout~4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|reg_16:T_5\|Dout~4" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|Penc_8_3:penc\|output\[5\] " "Latch Datapath:add_instance\|Penc_8_3:penc\|output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|reg_16:T_5\|Dout~5 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|reg_16:T_5\|Dout~5" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638469 ""}  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|Penc_8_3:penc\|output\[6\] " "Latch Datapath:add_instance\|Penc_8_3:penc\|output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|reg_16:T_5\|Dout~6 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|reg_16:T_5\|Dout~6" {  } { { "reg16.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670267638470 ""}  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670267638470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670267657098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670267690817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670267691308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670267691308 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[2\] " "No output dependent on input pin \"input_vector\[2\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[3\] " "No output dependent on input pin \"input_vector\[3\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[4\] " "No output dependent on input pin \"input_vector\[4\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[5\] " "No output dependent on input pin \"input_vector\[5\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[6\] " "No output dependent on input pin \"input_vector\[6\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[7\] " "No output dependent on input pin \"input_vector\[7\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[8\] " "No output dependent on input pin \"input_vector\[8\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[9\] " "No output dependent on input pin \"input_vector\[9\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[10\] " "No output dependent on input pin \"input_vector\[10\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[11\] " "No output dependent on input pin \"input_vector\[11\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[12\] " "No output dependent on input pin \"input_vector\[12\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[13\] " "No output dependent on input pin \"input_vector\[13\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[14\] " "No output dependent on input pin \"input_vector\[14\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[15\] " "No output dependent on input pin \"input_vector\[15\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670267691786 "|DUT|input_vector[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670267691786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8096 " "Implemented 8096 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670267691787 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670267691787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8063 " "Implemented 8063 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670267691787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670267691787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 583 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 583 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670267691833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 00:44:51 2022 " "Processing ended: Tue Dec 06 00:44:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670267691833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670267691833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670267691833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670267691833 ""}
