
*** Running vivado
    with args -log UART_APB_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_APB_TOP.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source UART_APB_TOP.tcl -notrace
Command: synth_design -top UART_APB_TOP -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 409.484 ; gain = 97.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_APB_TOP' [E:/Projects/Verilog/Projects/APB_UART/UART_APB.v:1]
	Parameter WIDTH32 bound to: 32 - type: integer 
	Parameter WIDTH8 bound to: 8 - type: integer 
	Parameter WIDTH18 bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'baudrate' [E:/Projects/Verilog/Projects/APB_UART/baudrate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'baudrate' (1#1) [E:/Projects/Verilog/Projects/APB_UART/baudrate.v:1]
WARNING: [Synth 8-689] width (18) of port connection 'baud_div' does not match port width (19) of module 'baudrate' [E:/Projects/Verilog/Projects/APB_UART/UART_APB.v:35]
INFO: [Synth 8-6157] synthesizing module 'APB_SLAVE' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:1]
	Parameter Width bound to: 32 - type: integer 
	Parameter Width2 bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter SETUP bound to: 2'b01 
	Parameter ACCESS bound to: 2'b10 
WARNING: [Synth 8-5788] Register PRDATA_reg in module APB_SLAVE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:74]
INFO: [Synth 8-6155] done synthesizing module 'APB_SLAVE' (2#1) [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:1]
WARNING: [Synth 8-689] width (18) of port connection 'baud_div' does not match port width (19) of module 'APB_SLAVE' [E:/Projects/Verilog/Projects/APB_UART/UART_APB.v:45]
INFO: [Synth 8-6157] synthesizing module 'UART_TRANSMITTER' [E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v:1]
	Parameter width bound to: 8 - type: integer 
	Parameter width2 bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UART_TRANSMITTER' (3#1) [E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_RECIVER' [E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v:1]
	Parameter width bound to: 8 - type: integer 
	Parameter width2 bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UART_RECIVER' (4#1) [E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v:1]
WARNING: [Synth 8-350] instance 'uart_rx' of module 'UART_RECIVER' requires 10 connections, but only 9 given [E:/Projects/Verilog/Projects/APB_UART/UART_APB.v:87]
INFO: [Synth 8-6155] done synthesizing module 'UART_APB_TOP' (5#1) [E:/Projects/Verilog/Projects/APB_UART/UART_APB.v:1]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design APB_SLAVE has unconnected port PWDATA[19]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port BAUD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 464.043 ; gain = 151.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 464.043 ; gain = 151.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 464.043 ; gain = 151.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Rami/Desktop/Constraints_basys3.xdc]
Finished Parsing XDC File [C:/Users/Rami/Desktop/Constraints_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Rami/Desktop/Constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_APB_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_APB_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 825.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 825.234 ; gain = 513.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 825.234 ; gain = 513.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 825.234 ; gain = 513.008
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'APB_SLAVE'
INFO: [Synth 8-5545] ROM "CTRL_REG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "PREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'UART_TRANSMITTER'
INFO: [Synth 8-5544] ROM "countdone" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'UART_RECIVER'
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countdone" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                   SETUP |                              010 |                               01
                  ACCESS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'APB_SLAVE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
                    DATA |                              010 |                              010
                    STOP |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'UART_TRANSMITTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
                    DATA |                              010 |                              010
                    STOP |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'UART_RECIVER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 825.234 ; gain = 513.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module APB_SLAVE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module UART_TRANSMITTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 11    
Module UART_RECIVER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element uart_rx/rx_error_reg was removed.  [E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v:142]
INFO: [Synth 8-5545] ROM "apb/CTRL_REG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port BAUD
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design UART_APB_TOP has unconnected port PWDATA[19]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/tx_register_reg[0] )
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[19]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[20]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[21]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[22]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[23]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[24]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[25]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[26]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[27]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[28]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[29]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'apb/PRDATA_reg[30]' (FDE) to 'apb/PRDATA_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\apb/PRDATA_reg[31] )
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[31]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[30]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[29]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[28]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[27]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[26]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[25]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[24]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[23]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[22]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[21]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[20]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[19]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[18]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[17]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[16]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[15]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[14]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[13]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[12]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[11]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[10]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[9]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[8]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[7]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[6]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[5]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[4]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[3]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[2]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[1]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[0]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[31]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[30]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[29]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[28]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[27]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[26]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[25]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[24]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[23]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[22]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[21]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[20]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[19]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[18]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[17]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[16]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[15]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[14]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[13]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[12]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[11]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[10]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[9]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[8]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[7]__0) is unused and will be removed from module UART_APB_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/RX_DATA_reg[7]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[6]__0) is unused and will be removed from module UART_APB_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/RX_DATA_reg[6]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[5]__0) is unused and will be removed from module UART_APB_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/RX_DATA_reg[5]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[4]__0) is unused and will be removed from module UART_APB_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/RX_DATA_reg[4]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[3]__0) is unused and will be removed from module UART_APB_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/RX_DATA_reg[3]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[2]__0) is unused and will be removed from module UART_APB_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/RX_DATA_reg[2]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[1]__0) is unused and will be removed from module UART_APB_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/RX_DATA_reg[1]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
WARNING: [Synth 8-3332] Sequential element (apb/RX_DATA_reg[0]__0) is unused and will be removed from module UART_APB_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/RX_DATA_reg[0]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:57]
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[31]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[30]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[29]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[28]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[27]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[26]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[25]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[24]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[23]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[22]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[21]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[20]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[19]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[18]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[17]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[16]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[15]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[14]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[13]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[12]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[11]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[10]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[9]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[8]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[7]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[6]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[5]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[4]) is unused and will be removed from module UART_APB_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/STATS_REG_reg[4]/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:140]
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[3]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[2]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[1]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[0]) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[31]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[30]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[29]__0) is unused and will be removed from module UART_APB_TOP.
WARNING: [Synth 8-3332] Sequential element (apb/STATS_REG_reg[28]__0) is unused and will be removed from module UART_APB_TOP.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/STATS_REG_reg[3]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/STATS_REG_reg[2]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/STATS_REG_reg[1]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'apb/STATS_REG_reg[0]__0/Q' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v:55]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 825.234 ; gain = 513.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 825.234 ; gain = 513.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 840.195 ; gain = 527.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 843.055 ; gain = 530.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 843.055 ; gain = 530.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 843.055 ; gain = 530.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 843.055 ; gain = 530.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 843.055 ; gain = 530.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 843.055 ; gain = 530.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 843.055 ; gain = 530.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |    19|
|4     |LUT2   |    34|
|5     |LUT3   |     9|
|6     |LUT4   |    16|
|7     |LUT5   |    11|
|8     |LUT6   |    37|
|9     |FDCE   |    79|
|10    |FDPE   |     2|
|11    |FDRE   |    21|
|12    |IBUF   |    56|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------------+------+
|      |Instance   |Module           |Cells |
+------+-----------+-----------------+------+
|1     |top        |                 |   331|
|2     |  apb      |APB_SLAVE        |   116|
|3     |  baud_gen |baudrate         |    63|
|4     |  uart_rx  |UART_RECIVER     |    23|
|5     |  uart_tx  |UART_TRANSMITTER |    39|
+------+-----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 843.055 ; gain = 530.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 39 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 843.055 ; gain = 169.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 843.055 ; gain = 530.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 133 Warnings, 39 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 843.055 ; gain = 543.879
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Verilog/Projects/APB_UART/UART_APB/UART_APB.runs/synth_1/UART_APB_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_APB_TOP_utilization_synth.rpt -pb UART_APB_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 843.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 16:12:39 2025...
