{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1635385860519 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2 10AX115N1F45I1SG " "Selected device 10AX115N1F45I1SG for design \"lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1635385860705 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 0.9V " "Core supply voltage operating condition is not set. Assuming a default value of '0.9V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1635385860762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635385860762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635385860762 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635385861016 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1635385862154 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:23 " "Periphery placement data loaded: elapsed time is 00:00:23" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635385885371 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BD19 " "Pin ~ALTERA_DATA0~ is reserved at location BD19" {  } { { "" "" { Generic "C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 16356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1635385885377 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1635385885382 ""}
{ "Critical Warning" "WCIO_PINS_MISSING_LOCATION_ASSIGNMENT" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" {  } {  } 1 12677 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" 0 0 "Fitter" 0 -1 1635385885383 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1635385885730 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED" "48 " "There are 48 unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 17951 "There are %1!d! unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1635385886083 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_TX_CLOCK_WORKAROUND_NOT_ENABLED" "48 " "There are 48 unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 18655 "There are %1!d! unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1635385886083 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:00 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:00" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635385886970 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 9796 Global Clock Region CLKCTRL_2L_G_I7 " "clk~inputCLKENA0 (9796 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I7" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1635385891951 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1635385891951 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1635385892455 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635385892468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635385892514 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1635385902337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1635385902413 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1635385902432 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1635385902472 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635385902472 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635385902472 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635385902472 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1635385902472 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1635385902722 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1635385902727 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1635385902741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1635385903117 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "288 DSP block " "Packed 288 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1635385903130 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "64 " "Created 64 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1635385903130 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1635385903130 ""}
{ "Warning" "WFSAC_FSAC_NOT_ALL_MACS_FULLY_PACKED" "9 9 " "9 out of 9 DSP blocks in the design are not fully utilizing recommended internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should either enable the register banks directly (if using WYSIWYG entry) or provide additional registers in your design that the Quartus register packing optimization algorithm can convert to internal DSP register banks." { { "Warning" "WFSAC_FSAC_MACS_PARTIALLY_PACKED" "9 " "9 DSP blocks are partially registered - they use some, but not all of the recommended internal DSP register banks. Intel advises using all the recommended internal DSP register banks for high performance designs." {  } {  } 0 16069 "%1!d! DSP blocks are partially registered - they use some, but not all of the recommended internal DSP register banks. Intel advises using all the recommended internal DSP register banks for high performance designs." 0 0 "Design Software" 0 -1 1635385903131 ""}  } {  } 0 16067 "%1!d! out of %2!d! DSP blocks in the design are not fully utilizing recommended internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should either enable the register banks directly (if using WYSIWYG entry) or provide additional registers in your design that the Quartus register packing optimization algorithm can convert to internal DSP register banks." 0 0 "Fitter" 0 -1 1635385903131 ""}
{ "Warning" "WFSAC_FSAC_MAC_REGPACK_CONTROL_SIGNAL_MISMATCH" "" "One or more registers failed to be packed into a DSP bank due to control signal mismatch" {  } {  } 0 16225 "One or more registers failed to be packed into a DSP bank due to control signal mismatch" 0 0 "Fitter" 0 -1 1635385903131 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_END_INFO" "00:00:49 " "Fitter periphery placement operations ending: elapsed time is 00:00:49" {  } {  } 0 12263 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635385909216 ""}
{ "Info" "IFDRGN_FITTER_PREPARATION_END" "00:00:47 " "Fitter preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 11165 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635385909455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1635385931203 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1635385935626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635385948687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1635385954279 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1635385967629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635385967629 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Placement 7.74 " "Total time spent on timing analysis during Placement is 7.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1635385982122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1635385982145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X82_Y213 X93_Y224 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X82_Y213 to location X93_Y224" {  } { { "loc" "" { Generic "C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_base/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X82_Y213 to location X93_Y224"} { { 12 { 0 ""} 82 213 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1635386007408 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1635386007408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1635386015632 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1635386015632 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Routing 1.35 " "Total time spent on timing analysis during Routing is 1.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1635386018587 ""}
{ "Info" "IFDRGN_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 16607 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635386018592 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Post-Routing 0.21 " "Total time spent on timing analysis during Post-Routing is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1635386056028 ""}
{ "Info" "IFDRGN_FITTER_POST_OPERATION_END" "00:00:48 " "Fitter post-fit operations ending: elapsed time is 00:00:48" {  } {  } 0 16557 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635386066395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_base/output_files/lab2.fit.smsg " "Generated suppressed messages file C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_base/output_files/lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1635386067471 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_base/db/lab2.fit.json_files/ " "Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_base/db/lab2.fit.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Fitter" 0 -1 1635386067503 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_base/db/lab2.flow.json_files/ " "Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_base/db/lab2.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Fitter" 0 -1 1635386067516 ""}
{ "Info" "IFIT2_SUCCESSFULLY_SPLIT_FITTER_NETLIST" "" "Fitter databases successfully split." {  } {  } 0 11793 "Fitter databases successfully split." 0 0 "Fitter" 0 -1 1635386067643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "12341 " "Peak virtual memory: 12341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635386068191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 21:54:28 2021 " "Processing ended: Wed Oct 27 21:54:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635386068191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:39 " "Elapsed time: 00:03:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635386068191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:29 " "Total CPU time (on all processors): 00:07:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635386068191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635386068191 ""}
