/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_1_2z[7:1], celloutsig_1_3z };
  reg [2:0] _02_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= in_data[95:93];
  assign out_data[2:0] = _02_;
  assign celloutsig_1_5z = _00_[5:1] && { celloutsig_1_1z[5], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_1z[4:2], celloutsig_1_2z, celloutsig_1_5z } && { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[126:114], celloutsig_1_6z } && { in_data[144:141], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[7:0] && celloutsig_0_0z[10:3];
  assign celloutsig_1_9z = in_data[132:119] && { _00_[11:2], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_2z[2:0], celloutsig_1_3z, celloutsig_1_5z } && { in_data[185:178], celloutsig_1_9z };
  assign celloutsig_1_11z = { celloutsig_1_1z[8:2], celloutsig_1_6z } && { celloutsig_1_2z[6:1], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_12z = { celloutsig_1_1z[4:0], celloutsig_1_8z, celloutsig_1_3z } && { in_data[146:126], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_1_13z = _00_[11:9] && celloutsig_1_0z[3:1];
  assign celloutsig_1_14z = { celloutsig_1_2z[5:2], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z } && celloutsig_1_2z[8:2];
  assign celloutsig_1_15z = { in_data[160:157], celloutsig_1_9z } && celloutsig_1_3z;
  assign celloutsig_1_16z = { _00_[11:6], celloutsig_1_12z } && { celloutsig_1_3z[2:1], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_1_18z = { celloutsig_1_3z[4:1], celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_11z } && { _00_[10:0], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_2z[5:1] && _00_[6:2];
  assign celloutsig_0_0z = in_data[31:18] * in_data[48:35];
  assign celloutsig_1_0z = in_data[156:153] * in_data[117:114];
  assign celloutsig_1_1z = in_data[177:167] * { in_data[167:161], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[9:1] * in_data[179:171];
  assign celloutsig_1_3z = in_data[163:159] * celloutsig_1_2z[8:4];
  assign celloutsig_1_8z = { in_data[147:146], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z } * { in_data[170:161], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z };
endmodule
