NDSearch.OnPrefixDataLoaded("res",["Function","Section","Variable"],[["reseed",,[["uvm_object",,,,0,"File2:uvm_object.svh:uvm_object.reseed","SystemVerilogClass:uvm_object:reseed"]]],["reserve_region",,[["uvm_mem_mam",,,,0,"File18:uvm_mem_mam.svh:uvm_mem_mam.reserve_region","SystemVerilogClass:uvm_mem_mam:reserve_region"]]],["reset",,[["uvm_barrier",,,,0,"File7:uvm_barrier.svh:uvm_barrier.reset","SystemVerilogClass:uvm_barrier:reset"],["uvm_event",,,,0,"File7:uvm_event.svh:uvm_event.reset","SystemVerilogClass:uvm_event:reset"],["uvm_reg",,,,0,"File18:uvm_reg.svh:uvm_reg.reset","SystemVerilogClass:uvm_reg:reset"],["uvm_reg_block",,,,0,"File18:uvm_reg_block.svh:uvm_reg_block.reset","SystemVerilogClass:uvm_reg_block:reset"],["uvm_reg_field",,,,0,"File18:uvm_reg_field.svh:uvm_reg_field.reset","SystemVerilogClass:uvm_reg_field:reset"],["uvm_reg_map",,,,0,"File18:uvm_reg_map.svh:uvm_reg_map.reset","SystemVerilogClass:uvm_reg_map:reset"],["uvm_tlm_time",,,,0,"File10:uvm_tlm2_time.svh:uvm_tlm_time.reset","SystemVerilogClass:uvm_tlm_time:reset"],["uvm_vreg",,,,0,"File18:uvm_vreg.svh:uvm_vreg.reset","SystemVerilogClass:uvm_vreg:reset"]]],["reset_quit_count",,[["uvm_report_server",,,,0,"File3:uvm_report_server.svh:uvm_report_server.reset_quit_count","SystemVerilogClass:uvm_report_server:reset_quit_count"]]],["reset_report_handler",,[["uvm_report_object",,,,0,"File3:uvm_report_object.svh:uvm_report_object.reset_report_handler","SystemVerilogClass:uvm_report_object:reset_report_handler"]]],["reset_severity_counts",,[["uvm_report_server",,,,0,"File3:uvm_report_server.svh:uvm_report_server.reset_severity_counts","SystemVerilogClass:uvm_report_server:reset_severity_counts"]]],["resolve_bindings",,[["uvm_component",,,,0,"File12:uvm_component.svh:uvm_component.resolve_bindings","SystemVerilogClass:uvm_component:resolve_bindings"],["uvm_port_base#",,,,0,"File2:uvm_port_base.svh:uvm_port_base_.resolve_bindings","SystemVerilogClass:uvm_port_base_:resolve_bindings"]]],["Resource",,[[,"Configuration and Resource Classes",,,1,"File6:config_and_res.txt:Configuration_and_Resource_Classes"],[,"UVM Resource Database",,,1,"File6:uvm_resource_db.svh:UVM_Resource_Database"]]],["Resources",,[[,,,,1,"File6:uvm_resource.svh:Resources"]]],["response_handler",,[["uvm_sequence_base",,,,0,"File15:uvm_sequence_base.svh:uvm_sequence_base.response_handler","SystemVerilogClass:uvm_sequence_base:response_handler"]]],["result",,[["uvm_comparer",,,,2,"File17:uvm_comparer.svh:uvm_comparer.result","SystemVerilogClass:uvm_comparer:result"]]]]);