-- VHDL for IBM SMS ALD page 13.13.08.1
-- Title: ARS OP DECODE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/23/2020 4:43:12 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_13_08_1_ARS_OP_DECODE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B:	 in STD_LOGIC;
		PS_OP_REG_ARS_NOT_C_BIT:	 in STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B:	 in STD_LOGIC;
		PS_OP_REG_COM_C_BIT:	 in STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B:	 in STD_LOGIC;
		PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B:	 in STD_LOGIC;
		PS_ARS_NO_OP:	 out STD_LOGIC;
		PS_E_CH_STACKER_SEL_OP_CODE:	 out STD_LOGIC;
		MS_E_CH_STACKER_SEL_OP_CODE:	 out STD_LOGIC;
		PS_E_CH_FORMS_CTRL_OP_CODE:	 out STD_LOGIC;
		MS_E_CH_FORMS_CTRL_OP_CODE:	 out STD_LOGIC);
end ALD_13_13_08_1_ARS_OP_DECODE;

architecture behavioral of ALD_13_13_08_1_ARS_OP_DECODE is 

	signal OUT_4A_H: STD_LOGIC;
	signal OUT_2A_A: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_1D_R: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2E_R: STD_LOGIC;
	signal OUT_1F_B: STD_LOGIC;

begin

	OUT_4A_H <= NOT(PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B AND PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B AND PS_OP_REG_ARS_NOT_C_BIT );
	OUT_2A_A <= NOT OUT_4A_H;
	OUT_4C_NoPin <= NOT(PS_OP_REG_COM_C_BIT AND PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B AND PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B );
	OUT_2C_D <= NOT OUT_4C_NoPin;
	OUT_1D_R <= NOT OUT_2C_D;
	OUT_4E_NoPin <= NOT(PS_OP_REG_COM_C_BIT AND PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B AND PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B );
	OUT_2E_R <= NOT OUT_4E_NoPin;
	OUT_1F_B <= NOT OUT_2E_R;

	PS_ARS_NO_OP <= OUT_2A_A;
	PS_E_CH_STACKER_SEL_OP_CODE <= OUT_2C_D;
	MS_E_CH_STACKER_SEL_OP_CODE <= OUT_1D_R;
	PS_E_CH_FORMS_CTRL_OP_CODE <= OUT_2E_R;
	MS_E_CH_FORMS_CTRL_OP_CODE <= OUT_1F_B;


end;
