#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 31 15:40:35 2022
# Process ID: 15300
# Current directory: C:/Users/jones/Desktop/EE316-Lab5/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10232 C:\Users\jones\Desktop\EE316-Lab5\Lab5\Lab5.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab5/Lab5/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab5/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:2.0 PWM_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/PWM_1/PWM_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PWM_1/PWM_AXI]
startgroup
make_bd_pins_external  [get_bd_pins PWM_1/pwm]
endgroup
set_property name buzzer_pwm [get_bd_ports pwm_0]
reset_target all [get_files  C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.runs/impl_1/design_1_wrapper.sysdef C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.sdk -hwspec C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.sdk/design_1_wrapper.hdf
