// Seed: 4238840503
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd16
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  assign id_1 = id_1;
  always_latch @(*);
  wire id_4;
  wire [id_2 : 1] id_5;
  assign id_1[id_2] = id_4;
  wire [-1 : -1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  wire id_7;
  wire [-1 : ""] id_8;
endmodule
