
IOPORT_EXAMPLE31.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004138  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404138  00404138  00014138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00404140  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000100  204009b8  00404af8  000209b8  2**2
                  ALLOC
  4 .stack        00002000  20400ab8  00404bf8  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402ab8  00406bf8  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00014fae  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002acc  00000000  00000000  000359ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004763  00000000  00000000  000384b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a68  00000000  00000000  0003cc1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000bc0  00000000  00000000  0003d684  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001ee4b  00000000  00000000  0003e244  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ae49  00000000  00000000  0005d08f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00091e0c  00000000  00000000  00067ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000022f0  00000000  00000000  000f9ce4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 2a 40 20 c9 07 40 00 c5 07 40 00 c5 07 40 00     .*@ ..@...@...@.
  400010:	c5 07 40 00 c5 07 40 00 c5 07 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	c5 07 40 00 c5 07 40 00 00 00 00 00 c5 07 40 00     ..@...@.......@.
  40003c:	29 0c 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ).@...@...@...@.
  40004c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  40005c:	c5 07 40 00 c5 07 40 00 00 00 00 00 21 06 40 00     ..@...@.....!.@.
  40006c:	35 06 40 00 49 06 40 00 c5 07 40 00 c5 07 40 00     5.@.I.@...@...@.
  40007c:	c5 07 40 00 5d 06 40 00 71 06 40 00 c5 07 40 00     ..@.].@.q.@...@.
  40008c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  40009c:	39 0c 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     9.@...@...@...@.
  4000ac:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  4000bc:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  4000cc:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  4000dc:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  4000ec:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  4000fc:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  40010c:	c5 07 40 00 c5 07 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ......@...@...@.
  40012c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  40013c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  40014c:	c5 07 40 00 c5 07 40 00 c5 07 40 00 c5 07 40 00     ..@...@...@...@.
  40015c:	c5 07 40 00 c5 07 40 00 c5 07 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009b8 	.word	0x204009b8
  400184:	00000000 	.word	0x00000000
  400188:	00404140 	.word	0x00404140

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00404140 	.word	0x00404140
  4001c8:	204009bc 	.word	0x204009bc
  4001cc:	00404140 	.word	0x00404140
  4001d0:	00000000 	.word	0x00000000

004001d4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001d8:	b980      	cbnz	r0, 4001fc <_read+0x28>
  4001da:	460c      	mov	r4, r1
  4001dc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001de:	2a00      	cmp	r2, #0
  4001e0:	dd0f      	ble.n	400202 <_read+0x2e>
  4001e2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001e4:	4e08      	ldr	r6, [pc, #32]	; (400208 <_read+0x34>)
  4001e6:	4d09      	ldr	r5, [pc, #36]	; (40020c <_read+0x38>)
  4001e8:	6830      	ldr	r0, [r6, #0]
  4001ea:	4621      	mov	r1, r4
  4001ec:	682b      	ldr	r3, [r5, #0]
  4001ee:	4798      	blx	r3
		ptr++;
  4001f0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001f2:	42bc      	cmp	r4, r7
  4001f4:	d1f8      	bne.n	4001e8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001f6:	4640      	mov	r0, r8
  4001f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001fc:	f04f 38ff 	mov.w	r8, #4294967295
  400200:	e7f9      	b.n	4001f6 <_read+0x22>
	for (; len > 0; --len) {
  400202:	4680      	mov	r8, r0
  400204:	e7f7      	b.n	4001f6 <_read+0x22>
  400206:	bf00      	nop
  400208:	20400a8c 	.word	0x20400a8c
  40020c:	20400a84 	.word	0x20400a84

00400210 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400210:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400212:	0189      	lsls	r1, r1, #6
  400214:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400216:	2402      	movs	r4, #2
  400218:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40021a:	f04f 31ff 	mov.w	r1, #4294967295
  40021e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400220:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400222:	605a      	str	r2, [r3, #4]
}
  400224:	f85d 4b04 	ldr.w	r4, [sp], #4
  400228:	4770      	bx	lr

0040022a <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40022a:	0189      	lsls	r1, r1, #6
  40022c:	2305      	movs	r3, #5
  40022e:	5043      	str	r3, [r0, r1]
  400230:	4770      	bx	lr

00400232 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400232:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400236:	61ca      	str	r2, [r1, #28]
  400238:	4770      	bx	lr

0040023a <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40023a:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40023e:	624a      	str	r2, [r1, #36]	; 0x24
  400240:	4770      	bx	lr

00400242 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400242:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400246:	6a08      	ldr	r0, [r1, #32]
}
  400248:	4770      	bx	lr

0040024a <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40024a:	b4f0      	push	{r4, r5, r6, r7}
  40024c:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40024e:	2402      	movs	r4, #2
  400250:	9401      	str	r4, [sp, #4]
  400252:	2408      	movs	r4, #8
  400254:	9402      	str	r4, [sp, #8]
  400256:	2420      	movs	r4, #32
  400258:	9403      	str	r4, [sp, #12]
  40025a:	2480      	movs	r4, #128	; 0x80
  40025c:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40025e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400260:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400262:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400264:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400268:	d814      	bhi.n	400294 <tc_find_mck_divisor+0x4a>
  40026a:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40026c:	42a0      	cmp	r0, r4
  40026e:	d217      	bcs.n	4002a0 <tc_find_mck_divisor+0x56>
  400270:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400272:	af01      	add	r7, sp, #4
  400274:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400278:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40027c:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  40027e:	4284      	cmp	r4, r0
  400280:	d30a      	bcc.n	400298 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400282:	4286      	cmp	r6, r0
  400284:	d90d      	bls.n	4002a2 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400286:	3501      	adds	r5, #1
	for (ul_index = 0;
  400288:	2d05      	cmp	r5, #5
  40028a:	d1f3      	bne.n	400274 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40028c:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40028e:	b006      	add	sp, #24
  400290:	bcf0      	pop	{r4, r5, r6, r7}
  400292:	4770      	bx	lr
			return 0;
  400294:	2000      	movs	r0, #0
  400296:	e7fa      	b.n	40028e <tc_find_mck_divisor+0x44>
  400298:	2000      	movs	r0, #0
  40029a:	e7f8      	b.n	40028e <tc_find_mck_divisor+0x44>
	return 1;
  40029c:	2001      	movs	r0, #1
  40029e:	e7f6      	b.n	40028e <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4002a0:	2500      	movs	r5, #0
	if (p_uldiv) {
  4002a2:	b12a      	cbz	r2, 4002b0 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4002a4:	a906      	add	r1, sp, #24
  4002a6:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4002aa:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4002ae:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4002b0:	2b00      	cmp	r3, #0
  4002b2:	d0f3      	beq.n	40029c <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4002b4:	601d      	str	r5, [r3, #0]
	return 1;
  4002b6:	2001      	movs	r0, #1
  4002b8:	e7e9      	b.n	40028e <tc_find_mck_divisor+0x44>

004002ba <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4002ba:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4002bc:	010b      	lsls	r3, r1, #4
  4002be:	4293      	cmp	r3, r2
  4002c0:	d914      	bls.n	4002ec <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4002c2:	00c9      	lsls	r1, r1, #3
  4002c4:	084b      	lsrs	r3, r1, #1
  4002c6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4002ca:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4002ce:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4002d0:	1e5c      	subs	r4, r3, #1
  4002d2:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4002d6:	428c      	cmp	r4, r1
  4002d8:	d901      	bls.n	4002de <usart_set_async_baudrate+0x24>
		return 1;
  4002da:	2001      	movs	r0, #1
  4002dc:	e017      	b.n	40030e <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4002de:	6841      	ldr	r1, [r0, #4]
  4002e0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4002e4:	6041      	str	r1, [r0, #4]
  4002e6:	e00c      	b.n	400302 <usart_set_async_baudrate+0x48>
		return 1;
  4002e8:	2001      	movs	r0, #1
  4002ea:	e010      	b.n	40030e <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4002ec:	0859      	lsrs	r1, r3, #1
  4002ee:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4002f2:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4002f6:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4002f8:	1e5c      	subs	r4, r3, #1
  4002fa:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4002fe:	428c      	cmp	r4, r1
  400300:	d8f2      	bhi.n	4002e8 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400302:	0412      	lsls	r2, r2, #16
  400304:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400308:	431a      	orrs	r2, r3
  40030a:	6202      	str	r2, [r0, #32]

	return 0;
  40030c:	2000      	movs	r0, #0
}
  40030e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400312:	4770      	bx	lr

00400314 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400314:	4b08      	ldr	r3, [pc, #32]	; (400338 <usart_reset+0x24>)
  400316:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40031a:	2300      	movs	r3, #0
  40031c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40031e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400320:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400322:	2388      	movs	r3, #136	; 0x88
  400324:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400326:	2324      	movs	r3, #36	; 0x24
  400328:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40032a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40032e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400330:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400334:	6003      	str	r3, [r0, #0]
  400336:	4770      	bx	lr
  400338:	55534100 	.word	0x55534100

0040033c <usart_init_rs232>:
{
  40033c:	b570      	push	{r4, r5, r6, lr}
  40033e:	4605      	mov	r5, r0
  400340:	460c      	mov	r4, r1
  400342:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400344:	4b0f      	ldr	r3, [pc, #60]	; (400384 <usart_init_rs232+0x48>)
  400346:	4798      	blx	r3
	ul_reg_val = 0;
  400348:	2200      	movs	r2, #0
  40034a:	4b0f      	ldr	r3, [pc, #60]	; (400388 <usart_init_rs232+0x4c>)
  40034c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40034e:	b1a4      	cbz	r4, 40037a <usart_init_rs232+0x3e>
  400350:	4632      	mov	r2, r6
  400352:	6821      	ldr	r1, [r4, #0]
  400354:	4628      	mov	r0, r5
  400356:	4b0d      	ldr	r3, [pc, #52]	; (40038c <usart_init_rs232+0x50>)
  400358:	4798      	blx	r3
  40035a:	4602      	mov	r2, r0
  40035c:	b978      	cbnz	r0, 40037e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40035e:	6863      	ldr	r3, [r4, #4]
  400360:	68a1      	ldr	r1, [r4, #8]
  400362:	430b      	orrs	r3, r1
  400364:	6921      	ldr	r1, [r4, #16]
  400366:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400368:	68e1      	ldr	r1, [r4, #12]
  40036a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40036c:	4906      	ldr	r1, [pc, #24]	; (400388 <usart_init_rs232+0x4c>)
  40036e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400370:	6869      	ldr	r1, [r5, #4]
  400372:	430b      	orrs	r3, r1
  400374:	606b      	str	r3, [r5, #4]
}
  400376:	4610      	mov	r0, r2
  400378:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40037a:	2201      	movs	r2, #1
  40037c:	e7fb      	b.n	400376 <usart_init_rs232+0x3a>
  40037e:	2201      	movs	r2, #1
  400380:	e7f9      	b.n	400376 <usart_init_rs232+0x3a>
  400382:	bf00      	nop
  400384:	00400315 	.word	0x00400315
  400388:	204009d4 	.word	0x204009d4
  40038c:	004002bb 	.word	0x004002bb

00400390 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400390:	2340      	movs	r3, #64	; 0x40
  400392:	6003      	str	r3, [r0, #0]
  400394:	4770      	bx	lr

00400396 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400396:	2310      	movs	r3, #16
  400398:	6003      	str	r3, [r0, #0]
  40039a:	4770      	bx	lr

0040039c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40039c:	6943      	ldr	r3, [r0, #20]
  40039e:	f013 0f02 	tst.w	r3, #2
  4003a2:	d004      	beq.n	4003ae <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4003a4:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4003a8:	61c1      	str	r1, [r0, #28]
	return 0;
  4003aa:	2000      	movs	r0, #0
  4003ac:	4770      	bx	lr
		return 1;
  4003ae:	2001      	movs	r0, #1
}
  4003b0:	4770      	bx	lr

004003b2 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4003b2:	6943      	ldr	r3, [r0, #20]
  4003b4:	f013 0f01 	tst.w	r3, #1
  4003b8:	d005      	beq.n	4003c6 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4003ba:	6983      	ldr	r3, [r0, #24]
  4003bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4003c0:	600b      	str	r3, [r1, #0]
	return 0;
  4003c2:	2000      	movs	r0, #0
  4003c4:	4770      	bx	lr
		return 1;
  4003c6:	2001      	movs	r0, #1
}
  4003c8:	4770      	bx	lr
	...

004003cc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4003cc:	3801      	subs	r0, #1
  4003ce:	2802      	cmp	r0, #2
  4003d0:	d815      	bhi.n	4003fe <_write+0x32>
{
  4003d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4003d6:	460e      	mov	r6, r1
  4003d8:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4003da:	b19a      	cbz	r2, 400404 <_write+0x38>
  4003dc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4003de:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400418 <_write+0x4c>
  4003e2:	4f0c      	ldr	r7, [pc, #48]	; (400414 <_write+0x48>)
  4003e4:	f8d8 0000 	ldr.w	r0, [r8]
  4003e8:	f815 1b01 	ldrb.w	r1, [r5], #1
  4003ec:	683b      	ldr	r3, [r7, #0]
  4003ee:	4798      	blx	r3
  4003f0:	2800      	cmp	r0, #0
  4003f2:	db0a      	blt.n	40040a <_write+0x3e>
  4003f4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4003f6:	3c01      	subs	r4, #1
  4003f8:	d1f4      	bne.n	4003e4 <_write+0x18>
  4003fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4003fe:	f04f 30ff 	mov.w	r0, #4294967295
  400402:	4770      	bx	lr
	for (; len != 0; --len) {
  400404:	4610      	mov	r0, r2
  400406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40040a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40040e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400412:	bf00      	nop
  400414:	20400a88 	.word	0x20400a88
  400418:	20400a8c 	.word	0x20400a8c

0040041c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40041c:	6943      	ldr	r3, [r0, #20]
  40041e:	f013 0f02 	tst.w	r3, #2
  400422:	d002      	beq.n	40042a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400424:	61c1      	str	r1, [r0, #28]
	return 0;
  400426:	2000      	movs	r0, #0
  400428:	4770      	bx	lr
		return 1;
  40042a:	2001      	movs	r0, #1
}
  40042c:	4770      	bx	lr

0040042e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40042e:	6943      	ldr	r3, [r0, #20]
  400430:	f013 0f01 	tst.w	r3, #1
  400434:	d003      	beq.n	40043e <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400436:	6983      	ldr	r3, [r0, #24]
  400438:	700b      	strb	r3, [r1, #0]
	return 0;
  40043a:	2000      	movs	r0, #0
  40043c:	4770      	bx	lr
		return 1;
  40043e:	2001      	movs	r0, #1
}
  400440:	4770      	bx	lr
	...

00400444 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400444:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400446:	4810      	ldr	r0, [pc, #64]	; (400488 <sysclk_init+0x44>)
  400448:	4b10      	ldr	r3, [pc, #64]	; (40048c <sysclk_init+0x48>)
  40044a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40044c:	213e      	movs	r1, #62	; 0x3e
  40044e:	2000      	movs	r0, #0
  400450:	4b0f      	ldr	r3, [pc, #60]	; (400490 <sysclk_init+0x4c>)
  400452:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400454:	4c0f      	ldr	r4, [pc, #60]	; (400494 <sysclk_init+0x50>)
  400456:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400458:	2800      	cmp	r0, #0
  40045a:	d0fc      	beq.n	400456 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40045c:	4b0e      	ldr	r3, [pc, #56]	; (400498 <sysclk_init+0x54>)
  40045e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400460:	4a0e      	ldr	r2, [pc, #56]	; (40049c <sysclk_init+0x58>)
  400462:	4b0f      	ldr	r3, [pc, #60]	; (4004a0 <sysclk_init+0x5c>)
  400464:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400466:	4c0f      	ldr	r4, [pc, #60]	; (4004a4 <sysclk_init+0x60>)
  400468:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40046a:	2800      	cmp	r0, #0
  40046c:	d0fc      	beq.n	400468 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40046e:	2002      	movs	r0, #2
  400470:	4b0d      	ldr	r3, [pc, #52]	; (4004a8 <sysclk_init+0x64>)
  400472:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400474:	2010      	movs	r0, #16
  400476:	4b0d      	ldr	r3, [pc, #52]	; (4004ac <sysclk_init+0x68>)
  400478:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40047a:	4b0d      	ldr	r3, [pc, #52]	; (4004b0 <sysclk_init+0x6c>)
  40047c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40047e:	480d      	ldr	r0, [pc, #52]	; (4004b4 <sysclk_init+0x70>)
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <sysclk_init+0x48>)
  400482:	4798      	blx	r3
  400484:	bd10      	pop	{r4, pc}
  400486:	bf00      	nop
  400488:	07270e00 	.word	0x07270e00
  40048c:	0040099d 	.word	0x0040099d
  400490:	00400721 	.word	0x00400721
  400494:	00400775 	.word	0x00400775
  400498:	00400785 	.word	0x00400785
  40049c:	20183f01 	.word	0x20183f01
  4004a0:	400e0600 	.word	0x400e0600
  4004a4:	00400795 	.word	0x00400795
  4004a8:	00400685 	.word	0x00400685
  4004ac:	004006bd 	.word	0x004006bd
  4004b0:	00400891 	.word	0x00400891
  4004b4:	08f0d180 	.word	0x08f0d180

004004b8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4004b8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4004ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004be:	4b3b      	ldr	r3, [pc, #236]	; (4005ac <board_init+0xf4>)
  4004c0:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004c2:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  4004c6:	4a3a      	ldr	r2, [pc, #232]	; (4005b0 <board_init+0xf8>)
  4004c8:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004ca:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  4004ce:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4004d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004d4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4004d8:	4b36      	ldr	r3, [pc, #216]	; (4005b4 <board_init+0xfc>)
  4004da:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4004de:	f022 0201 	bic.w	r2, r2, #1
  4004e2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4004e6:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4004ea:	f022 0201 	bic.w	r2, r2, #1
  4004ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4004f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4004f6:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004fa:	200a      	movs	r0, #10
  4004fc:	4c2e      	ldr	r4, [pc, #184]	; (4005b8 <board_init+0x100>)
  4004fe:	47a0      	blx	r4
  400500:	200b      	movs	r0, #11
  400502:	47a0      	blx	r4
  400504:	200c      	movs	r0, #12
  400506:	47a0      	blx	r4
  400508:	2010      	movs	r0, #16
  40050a:	47a0      	blx	r4
  40050c:	2011      	movs	r0, #17
  40050e:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400510:	4b2a      	ldr	r3, [pc, #168]	; (4005bc <board_init+0x104>)
  400512:	f44f 7280 	mov.w	r2, #256	; 0x100
  400516:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400518:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40051c:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40051e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400522:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400526:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400528:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40052c:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40052e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400532:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400534:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400536:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  40053a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40053c:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400540:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400542:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400544:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400548:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40054a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40054e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400552:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400556:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40055a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40055c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400560:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400562:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400564:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400568:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40056a:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40056e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400570:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400572:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400576:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400578:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40057a:	4a11      	ldr	r2, [pc, #68]	; (4005c0 <board_init+0x108>)
  40057c:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400580:	f043 0310 	orr.w	r3, r3, #16
  400584:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400588:	4b0e      	ldr	r3, [pc, #56]	; (4005c4 <board_init+0x10c>)
  40058a:	2210      	movs	r2, #16
  40058c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40058e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400592:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400594:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400596:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40059a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40059c:	4311      	orrs	r1, r2
  40059e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4005a0:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4005a2:	4311      	orrs	r1, r2
  4005a4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005a6:	605a      	str	r2, [r3, #4]
  4005a8:	bd10      	pop	{r4, pc}
  4005aa:	bf00      	nop
  4005ac:	400e1850 	.word	0x400e1850
  4005b0:	5a00080c 	.word	0x5a00080c
  4005b4:	e000ed00 	.word	0xe000ed00
  4005b8:	004007a5 	.word	0x004007a5
  4005bc:	400e1200 	.word	0x400e1200
  4005c0:	40088000 	.word	0x40088000
  4005c4:	400e1000 	.word	0x400e1000

004005c8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4005c8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4005ca:	4770      	bx	lr

004005cc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4005cc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4005ce:	4770      	bx	lr

004005d0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4005d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4005d4:	4604      	mov	r4, r0
  4005d6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4005d8:	4b0e      	ldr	r3, [pc, #56]	; (400614 <pio_handler_process+0x44>)
  4005da:	4798      	blx	r3
  4005dc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4005de:	4620      	mov	r0, r4
  4005e0:	4b0d      	ldr	r3, [pc, #52]	; (400618 <pio_handler_process+0x48>)
  4005e2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4005e4:	4005      	ands	r5, r0
  4005e6:	d013      	beq.n	400610 <pio_handler_process+0x40>
  4005e8:	4c0c      	ldr	r4, [pc, #48]	; (40061c <pio_handler_process+0x4c>)
  4005ea:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4005ee:	e003      	b.n	4005f8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005f0:	42b4      	cmp	r4, r6
  4005f2:	d00d      	beq.n	400610 <pio_handler_process+0x40>
  4005f4:	3410      	adds	r4, #16
		while (status != 0) {
  4005f6:	b15d      	cbz	r5, 400610 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4005f8:	6820      	ldr	r0, [r4, #0]
  4005fa:	4540      	cmp	r0, r8
  4005fc:	d1f8      	bne.n	4005f0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005fe:	6861      	ldr	r1, [r4, #4]
  400600:	4229      	tst	r1, r5
  400602:	d0f5      	beq.n	4005f0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400604:	68e3      	ldr	r3, [r4, #12]
  400606:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400608:	6863      	ldr	r3, [r4, #4]
  40060a:	ea25 0503 	bic.w	r5, r5, r3
  40060e:	e7ef      	b.n	4005f0 <pio_handler_process+0x20>
  400610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400614:	004005c9 	.word	0x004005c9
  400618:	004005cd 	.word	0x004005cd
  40061c:	204009d8 	.word	0x204009d8

00400620 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400620:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400622:	210a      	movs	r1, #10
  400624:	4801      	ldr	r0, [pc, #4]	; (40062c <PIOA_Handler+0xc>)
  400626:	4b02      	ldr	r3, [pc, #8]	; (400630 <PIOA_Handler+0x10>)
  400628:	4798      	blx	r3
  40062a:	bd08      	pop	{r3, pc}
  40062c:	400e0e00 	.word	0x400e0e00
  400630:	004005d1 	.word	0x004005d1

00400634 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400634:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400636:	210b      	movs	r1, #11
  400638:	4801      	ldr	r0, [pc, #4]	; (400640 <PIOB_Handler+0xc>)
  40063a:	4b02      	ldr	r3, [pc, #8]	; (400644 <PIOB_Handler+0x10>)
  40063c:	4798      	blx	r3
  40063e:	bd08      	pop	{r3, pc}
  400640:	400e1000 	.word	0x400e1000
  400644:	004005d1 	.word	0x004005d1

00400648 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400648:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40064a:	210c      	movs	r1, #12
  40064c:	4801      	ldr	r0, [pc, #4]	; (400654 <PIOC_Handler+0xc>)
  40064e:	4b02      	ldr	r3, [pc, #8]	; (400658 <PIOC_Handler+0x10>)
  400650:	4798      	blx	r3
  400652:	bd08      	pop	{r3, pc}
  400654:	400e1200 	.word	0x400e1200
  400658:	004005d1 	.word	0x004005d1

0040065c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40065c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40065e:	2110      	movs	r1, #16
  400660:	4801      	ldr	r0, [pc, #4]	; (400668 <PIOD_Handler+0xc>)
  400662:	4b02      	ldr	r3, [pc, #8]	; (40066c <PIOD_Handler+0x10>)
  400664:	4798      	blx	r3
  400666:	bd08      	pop	{r3, pc}
  400668:	400e1400 	.word	0x400e1400
  40066c:	004005d1 	.word	0x004005d1

00400670 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400670:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400672:	2111      	movs	r1, #17
  400674:	4801      	ldr	r0, [pc, #4]	; (40067c <PIOE_Handler+0xc>)
  400676:	4b02      	ldr	r3, [pc, #8]	; (400680 <PIOE_Handler+0x10>)
  400678:	4798      	blx	r3
  40067a:	bd08      	pop	{r3, pc}
  40067c:	400e1600 	.word	0x400e1600
  400680:	004005d1 	.word	0x004005d1

00400684 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400684:	2803      	cmp	r0, #3
  400686:	d011      	beq.n	4006ac <pmc_mck_set_division+0x28>
  400688:	2804      	cmp	r0, #4
  40068a:	d012      	beq.n	4006b2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40068c:	2802      	cmp	r0, #2
  40068e:	bf0c      	ite	eq
  400690:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400694:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400696:	4a08      	ldr	r2, [pc, #32]	; (4006b8 <pmc_mck_set_division+0x34>)
  400698:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40069a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40069e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4006a0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4006a2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006a4:	f013 0f08 	tst.w	r3, #8
  4006a8:	d0fb      	beq.n	4006a2 <pmc_mck_set_division+0x1e>
}
  4006aa:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4006ac:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4006b0:	e7f1      	b.n	400696 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4006b2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4006b6:	e7ee      	b.n	400696 <pmc_mck_set_division+0x12>
  4006b8:	400e0600 	.word	0x400e0600

004006bc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4006bc:	4a17      	ldr	r2, [pc, #92]	; (40071c <pmc_switch_mck_to_pllack+0x60>)
  4006be:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4006c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4006c4:	4318      	orrs	r0, r3
  4006c6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4006c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006ca:	f013 0f08 	tst.w	r3, #8
  4006ce:	d10a      	bne.n	4006e6 <pmc_switch_mck_to_pllack+0x2a>
  4006d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4006d4:	4911      	ldr	r1, [pc, #68]	; (40071c <pmc_switch_mck_to_pllack+0x60>)
  4006d6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4006d8:	f012 0f08 	tst.w	r2, #8
  4006dc:	d103      	bne.n	4006e6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4006de:	3b01      	subs	r3, #1
  4006e0:	d1f9      	bne.n	4006d6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4006e2:	2001      	movs	r0, #1
  4006e4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4006e6:	4a0d      	ldr	r2, [pc, #52]	; (40071c <pmc_switch_mck_to_pllack+0x60>)
  4006e8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4006ea:	f023 0303 	bic.w	r3, r3, #3
  4006ee:	f043 0302 	orr.w	r3, r3, #2
  4006f2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4006f4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006f6:	f013 0f08 	tst.w	r3, #8
  4006fa:	d10a      	bne.n	400712 <pmc_switch_mck_to_pllack+0x56>
  4006fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400700:	4906      	ldr	r1, [pc, #24]	; (40071c <pmc_switch_mck_to_pllack+0x60>)
  400702:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400704:	f012 0f08 	tst.w	r2, #8
  400708:	d105      	bne.n	400716 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40070a:	3b01      	subs	r3, #1
  40070c:	d1f9      	bne.n	400702 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40070e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400710:	4770      	bx	lr
	return 0;
  400712:	2000      	movs	r0, #0
  400714:	4770      	bx	lr
  400716:	2000      	movs	r0, #0
  400718:	4770      	bx	lr
  40071a:	bf00      	nop
  40071c:	400e0600 	.word	0x400e0600

00400720 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400720:	b9a0      	cbnz	r0, 40074c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400722:	480e      	ldr	r0, [pc, #56]	; (40075c <pmc_switch_mainck_to_xtal+0x3c>)
  400724:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400726:	0209      	lsls	r1, r1, #8
  400728:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40072a:	4a0d      	ldr	r2, [pc, #52]	; (400760 <pmc_switch_mainck_to_xtal+0x40>)
  40072c:	401a      	ands	r2, r3
  40072e:	4b0d      	ldr	r3, [pc, #52]	; (400764 <pmc_switch_mainck_to_xtal+0x44>)
  400730:	4313      	orrs	r3, r2
  400732:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400734:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400736:	4602      	mov	r2, r0
  400738:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40073a:	f013 0f01 	tst.w	r3, #1
  40073e:	d0fb      	beq.n	400738 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400740:	4a06      	ldr	r2, [pc, #24]	; (40075c <pmc_switch_mainck_to_xtal+0x3c>)
  400742:	6a11      	ldr	r1, [r2, #32]
  400744:	4b08      	ldr	r3, [pc, #32]	; (400768 <pmc_switch_mainck_to_xtal+0x48>)
  400746:	430b      	orrs	r3, r1
  400748:	6213      	str	r3, [r2, #32]
  40074a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40074c:	4903      	ldr	r1, [pc, #12]	; (40075c <pmc_switch_mainck_to_xtal+0x3c>)
  40074e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400750:	4a06      	ldr	r2, [pc, #24]	; (40076c <pmc_switch_mainck_to_xtal+0x4c>)
  400752:	401a      	ands	r2, r3
  400754:	4b06      	ldr	r3, [pc, #24]	; (400770 <pmc_switch_mainck_to_xtal+0x50>)
  400756:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400758:	620b      	str	r3, [r1, #32]
  40075a:	4770      	bx	lr
  40075c:	400e0600 	.word	0x400e0600
  400760:	ffc8fffc 	.word	0xffc8fffc
  400764:	00370001 	.word	0x00370001
  400768:	01370000 	.word	0x01370000
  40076c:	fec8fffc 	.word	0xfec8fffc
  400770:	01370002 	.word	0x01370002

00400774 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400774:	4b02      	ldr	r3, [pc, #8]	; (400780 <pmc_osc_is_ready_mainck+0xc>)
  400776:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400778:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40077c:	4770      	bx	lr
  40077e:	bf00      	nop
  400780:	400e0600 	.word	0x400e0600

00400784 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400784:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400788:	4b01      	ldr	r3, [pc, #4]	; (400790 <pmc_disable_pllack+0xc>)
  40078a:	629a      	str	r2, [r3, #40]	; 0x28
  40078c:	4770      	bx	lr
  40078e:	bf00      	nop
  400790:	400e0600 	.word	0x400e0600

00400794 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400794:	4b02      	ldr	r3, [pc, #8]	; (4007a0 <pmc_is_locked_pllack+0xc>)
  400796:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400798:	f000 0002 	and.w	r0, r0, #2
  40079c:	4770      	bx	lr
  40079e:	bf00      	nop
  4007a0:	400e0600 	.word	0x400e0600

004007a4 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4007a4:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  4007a8:	4b05      	ldr	r3, [pc, #20]	; (4007c0 <pmc_enable_periph_clk+0x1c>)
  4007aa:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4007ae:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  4007b2:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  4007b6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4007ba:	2000      	movs	r0, #0
  4007bc:	4770      	bx	lr
  4007be:	bf00      	nop
  4007c0:	400e0600 	.word	0x400e0600

004007c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4007c4:	e7fe      	b.n	4007c4 <Dummy_Handler>
	...

004007c8 <Reset_Handler>:
{
  4007c8:	b500      	push	{lr}
  4007ca:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4007cc:	4b25      	ldr	r3, [pc, #148]	; (400864 <Reset_Handler+0x9c>)
  4007ce:	4a26      	ldr	r2, [pc, #152]	; (400868 <Reset_Handler+0xa0>)
  4007d0:	429a      	cmp	r2, r3
  4007d2:	d010      	beq.n	4007f6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4007d4:	4b25      	ldr	r3, [pc, #148]	; (40086c <Reset_Handler+0xa4>)
  4007d6:	4a23      	ldr	r2, [pc, #140]	; (400864 <Reset_Handler+0x9c>)
  4007d8:	429a      	cmp	r2, r3
  4007da:	d20c      	bcs.n	4007f6 <Reset_Handler+0x2e>
  4007dc:	3b01      	subs	r3, #1
  4007de:	1a9b      	subs	r3, r3, r2
  4007e0:	f023 0303 	bic.w	r3, r3, #3
  4007e4:	3304      	adds	r3, #4
  4007e6:	4413      	add	r3, r2
  4007e8:	491f      	ldr	r1, [pc, #124]	; (400868 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4007ea:	f851 0b04 	ldr.w	r0, [r1], #4
  4007ee:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4007f2:	429a      	cmp	r2, r3
  4007f4:	d1f9      	bne.n	4007ea <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4007f6:	4b1e      	ldr	r3, [pc, #120]	; (400870 <Reset_Handler+0xa8>)
  4007f8:	4a1e      	ldr	r2, [pc, #120]	; (400874 <Reset_Handler+0xac>)
  4007fa:	429a      	cmp	r2, r3
  4007fc:	d20a      	bcs.n	400814 <Reset_Handler+0x4c>
  4007fe:	3b01      	subs	r3, #1
  400800:	1a9b      	subs	r3, r3, r2
  400802:	f023 0303 	bic.w	r3, r3, #3
  400806:	3304      	adds	r3, #4
  400808:	4413      	add	r3, r2
                *pDest++ = 0;
  40080a:	2100      	movs	r1, #0
  40080c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400810:	4293      	cmp	r3, r2
  400812:	d1fb      	bne.n	40080c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400814:	4a18      	ldr	r2, [pc, #96]	; (400878 <Reset_Handler+0xb0>)
  400816:	4b19      	ldr	r3, [pc, #100]	; (40087c <Reset_Handler+0xb4>)
  400818:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40081c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40081e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400822:	fab3 f383 	clz	r3, r3
  400826:	095b      	lsrs	r3, r3, #5
  400828:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40082a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40082c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400830:	2200      	movs	r2, #0
  400832:	4b13      	ldr	r3, [pc, #76]	; (400880 <Reset_Handler+0xb8>)
  400834:	701a      	strb	r2, [r3, #0]
	return flags;
  400836:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400838:	4a12      	ldr	r2, [pc, #72]	; (400884 <Reset_Handler+0xbc>)
  40083a:	6813      	ldr	r3, [r2, #0]
  40083c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400840:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400842:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400846:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40084a:	b129      	cbz	r1, 400858 <Reset_Handler+0x90>
		cpu_irq_enable();
  40084c:	2201      	movs	r2, #1
  40084e:	4b0c      	ldr	r3, [pc, #48]	; (400880 <Reset_Handler+0xb8>)
  400850:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400852:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400856:	b662      	cpsie	i
        __libc_init_array();
  400858:	4b0b      	ldr	r3, [pc, #44]	; (400888 <Reset_Handler+0xc0>)
  40085a:	4798      	blx	r3
        main();
  40085c:	4b0b      	ldr	r3, [pc, #44]	; (40088c <Reset_Handler+0xc4>)
  40085e:	4798      	blx	r3
  400860:	e7fe      	b.n	400860 <Reset_Handler+0x98>
  400862:	bf00      	nop
  400864:	20400000 	.word	0x20400000
  400868:	00404140 	.word	0x00404140
  40086c:	204009b8 	.word	0x204009b8
  400870:	20400ab8 	.word	0x20400ab8
  400874:	204009b8 	.word	0x204009b8
  400878:	e000ed00 	.word	0xe000ed00
  40087c:	00400000 	.word	0x00400000
  400880:	20400000 	.word	0x20400000
  400884:	e000ed88 	.word	0xe000ed88
  400888:	00400f51 	.word	0x00400f51
  40088c:	00400ca9 	.word	0x00400ca9

00400890 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400890:	4b3b      	ldr	r3, [pc, #236]	; (400980 <SystemCoreClockUpdate+0xf0>)
  400892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400894:	f003 0303 	and.w	r3, r3, #3
  400898:	2b01      	cmp	r3, #1
  40089a:	d01d      	beq.n	4008d8 <SystemCoreClockUpdate+0x48>
  40089c:	b183      	cbz	r3, 4008c0 <SystemCoreClockUpdate+0x30>
  40089e:	2b02      	cmp	r3, #2
  4008a0:	d036      	beq.n	400910 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4008a2:	4b37      	ldr	r3, [pc, #220]	; (400980 <SystemCoreClockUpdate+0xf0>)
  4008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008aa:	2b70      	cmp	r3, #112	; 0x70
  4008ac:	d05f      	beq.n	40096e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4008ae:	4b34      	ldr	r3, [pc, #208]	; (400980 <SystemCoreClockUpdate+0xf0>)
  4008b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4008b2:	4934      	ldr	r1, [pc, #208]	; (400984 <SystemCoreClockUpdate+0xf4>)
  4008b4:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4008b8:	680b      	ldr	r3, [r1, #0]
  4008ba:	40d3      	lsrs	r3, r2
  4008bc:	600b      	str	r3, [r1, #0]
  4008be:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4008c0:	4b31      	ldr	r3, [pc, #196]	; (400988 <SystemCoreClockUpdate+0xf8>)
  4008c2:	695b      	ldr	r3, [r3, #20]
  4008c4:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4008c8:	bf14      	ite	ne
  4008ca:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4008ce:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4008d2:	4b2c      	ldr	r3, [pc, #176]	; (400984 <SystemCoreClockUpdate+0xf4>)
  4008d4:	601a      	str	r2, [r3, #0]
  4008d6:	e7e4      	b.n	4008a2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4008d8:	4b29      	ldr	r3, [pc, #164]	; (400980 <SystemCoreClockUpdate+0xf0>)
  4008da:	6a1b      	ldr	r3, [r3, #32]
  4008dc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008e0:	d003      	beq.n	4008ea <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4008e2:	4a2a      	ldr	r2, [pc, #168]	; (40098c <SystemCoreClockUpdate+0xfc>)
  4008e4:	4b27      	ldr	r3, [pc, #156]	; (400984 <SystemCoreClockUpdate+0xf4>)
  4008e6:	601a      	str	r2, [r3, #0]
  4008e8:	e7db      	b.n	4008a2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008ea:	4a29      	ldr	r2, [pc, #164]	; (400990 <SystemCoreClockUpdate+0x100>)
  4008ec:	4b25      	ldr	r3, [pc, #148]	; (400984 <SystemCoreClockUpdate+0xf4>)
  4008ee:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4008f0:	4b23      	ldr	r3, [pc, #140]	; (400980 <SystemCoreClockUpdate+0xf0>)
  4008f2:	6a1b      	ldr	r3, [r3, #32]
  4008f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008f8:	2b10      	cmp	r3, #16
  4008fa:	d005      	beq.n	400908 <SystemCoreClockUpdate+0x78>
  4008fc:	2b20      	cmp	r3, #32
  4008fe:	d1d0      	bne.n	4008a2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400900:	4a22      	ldr	r2, [pc, #136]	; (40098c <SystemCoreClockUpdate+0xfc>)
  400902:	4b20      	ldr	r3, [pc, #128]	; (400984 <SystemCoreClockUpdate+0xf4>)
  400904:	601a      	str	r2, [r3, #0]
          break;
  400906:	e7cc      	b.n	4008a2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400908:	4a22      	ldr	r2, [pc, #136]	; (400994 <SystemCoreClockUpdate+0x104>)
  40090a:	4b1e      	ldr	r3, [pc, #120]	; (400984 <SystemCoreClockUpdate+0xf4>)
  40090c:	601a      	str	r2, [r3, #0]
          break;
  40090e:	e7c8      	b.n	4008a2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400910:	4b1b      	ldr	r3, [pc, #108]	; (400980 <SystemCoreClockUpdate+0xf0>)
  400912:	6a1b      	ldr	r3, [r3, #32]
  400914:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400918:	d016      	beq.n	400948 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40091a:	4a1c      	ldr	r2, [pc, #112]	; (40098c <SystemCoreClockUpdate+0xfc>)
  40091c:	4b19      	ldr	r3, [pc, #100]	; (400984 <SystemCoreClockUpdate+0xf4>)
  40091e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400920:	4b17      	ldr	r3, [pc, #92]	; (400980 <SystemCoreClockUpdate+0xf0>)
  400922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400924:	f003 0303 	and.w	r3, r3, #3
  400928:	2b02      	cmp	r3, #2
  40092a:	d1ba      	bne.n	4008a2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40092c:	4a14      	ldr	r2, [pc, #80]	; (400980 <SystemCoreClockUpdate+0xf0>)
  40092e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400930:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400932:	4814      	ldr	r0, [pc, #80]	; (400984 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400934:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400938:	6803      	ldr	r3, [r0, #0]
  40093a:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40093e:	b2d2      	uxtb	r2, r2
  400940:	fbb3 f3f2 	udiv	r3, r3, r2
  400944:	6003      	str	r3, [r0, #0]
  400946:	e7ac      	b.n	4008a2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400948:	4a11      	ldr	r2, [pc, #68]	; (400990 <SystemCoreClockUpdate+0x100>)
  40094a:	4b0e      	ldr	r3, [pc, #56]	; (400984 <SystemCoreClockUpdate+0xf4>)
  40094c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40094e:	4b0c      	ldr	r3, [pc, #48]	; (400980 <SystemCoreClockUpdate+0xf0>)
  400950:	6a1b      	ldr	r3, [r3, #32]
  400952:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400956:	2b10      	cmp	r3, #16
  400958:	d005      	beq.n	400966 <SystemCoreClockUpdate+0xd6>
  40095a:	2b20      	cmp	r3, #32
  40095c:	d1e0      	bne.n	400920 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40095e:	4a0b      	ldr	r2, [pc, #44]	; (40098c <SystemCoreClockUpdate+0xfc>)
  400960:	4b08      	ldr	r3, [pc, #32]	; (400984 <SystemCoreClockUpdate+0xf4>)
  400962:	601a      	str	r2, [r3, #0]
          break;
  400964:	e7dc      	b.n	400920 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400966:	4a0b      	ldr	r2, [pc, #44]	; (400994 <SystemCoreClockUpdate+0x104>)
  400968:	4b06      	ldr	r3, [pc, #24]	; (400984 <SystemCoreClockUpdate+0xf4>)
  40096a:	601a      	str	r2, [r3, #0]
          break;
  40096c:	e7d8      	b.n	400920 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40096e:	4a05      	ldr	r2, [pc, #20]	; (400984 <SystemCoreClockUpdate+0xf4>)
  400970:	6813      	ldr	r3, [r2, #0]
  400972:	4909      	ldr	r1, [pc, #36]	; (400998 <SystemCoreClockUpdate+0x108>)
  400974:	fba1 1303 	umull	r1, r3, r1, r3
  400978:	085b      	lsrs	r3, r3, #1
  40097a:	6013      	str	r3, [r2, #0]
  40097c:	4770      	bx	lr
  40097e:	bf00      	nop
  400980:	400e0600 	.word	0x400e0600
  400984:	20400004 	.word	0x20400004
  400988:	400e1810 	.word	0x400e1810
  40098c:	00b71b00 	.word	0x00b71b00
  400990:	003d0900 	.word	0x003d0900
  400994:	007a1200 	.word	0x007a1200
  400998:	aaaaaaab 	.word	0xaaaaaaab

0040099c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40099c:	4b16      	ldr	r3, [pc, #88]	; (4009f8 <system_init_flash+0x5c>)
  40099e:	4298      	cmp	r0, r3
  4009a0:	d913      	bls.n	4009ca <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4009a2:	4b16      	ldr	r3, [pc, #88]	; (4009fc <system_init_flash+0x60>)
  4009a4:	4298      	cmp	r0, r3
  4009a6:	d915      	bls.n	4009d4 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4009a8:	4b15      	ldr	r3, [pc, #84]	; (400a00 <system_init_flash+0x64>)
  4009aa:	4298      	cmp	r0, r3
  4009ac:	d916      	bls.n	4009dc <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4009ae:	4b15      	ldr	r3, [pc, #84]	; (400a04 <system_init_flash+0x68>)
  4009b0:	4298      	cmp	r0, r3
  4009b2:	d917      	bls.n	4009e4 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4009b4:	4b14      	ldr	r3, [pc, #80]	; (400a08 <system_init_flash+0x6c>)
  4009b6:	4298      	cmp	r0, r3
  4009b8:	d918      	bls.n	4009ec <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4009ba:	4b14      	ldr	r3, [pc, #80]	; (400a0c <system_init_flash+0x70>)
  4009bc:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4009be:	bf94      	ite	ls
  4009c0:	4a13      	ldrls	r2, [pc, #76]	; (400a10 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4009c2:	4a14      	ldrhi	r2, [pc, #80]	; (400a14 <system_init_flash+0x78>)
  4009c4:	4b14      	ldr	r3, [pc, #80]	; (400a18 <system_init_flash+0x7c>)
  4009c6:	601a      	str	r2, [r3, #0]
  4009c8:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009ca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4009ce:	4b12      	ldr	r3, [pc, #72]	; (400a18 <system_init_flash+0x7c>)
  4009d0:	601a      	str	r2, [r3, #0]
  4009d2:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4009d4:	4a11      	ldr	r2, [pc, #68]	; (400a1c <system_init_flash+0x80>)
  4009d6:	4b10      	ldr	r3, [pc, #64]	; (400a18 <system_init_flash+0x7c>)
  4009d8:	601a      	str	r2, [r3, #0]
  4009da:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009dc:	4a10      	ldr	r2, [pc, #64]	; (400a20 <system_init_flash+0x84>)
  4009de:	4b0e      	ldr	r3, [pc, #56]	; (400a18 <system_init_flash+0x7c>)
  4009e0:	601a      	str	r2, [r3, #0]
  4009e2:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4009e4:	4a0f      	ldr	r2, [pc, #60]	; (400a24 <system_init_flash+0x88>)
  4009e6:	4b0c      	ldr	r3, [pc, #48]	; (400a18 <system_init_flash+0x7c>)
  4009e8:	601a      	str	r2, [r3, #0]
  4009ea:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4009ec:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4009f0:	4b09      	ldr	r3, [pc, #36]	; (400a18 <system_init_flash+0x7c>)
  4009f2:	601a      	str	r2, [r3, #0]
  4009f4:	4770      	bx	lr
  4009f6:	bf00      	nop
  4009f8:	015ef3bf 	.word	0x015ef3bf
  4009fc:	02bde77f 	.word	0x02bde77f
  400a00:	041cdb3f 	.word	0x041cdb3f
  400a04:	057bceff 	.word	0x057bceff
  400a08:	06dac2bf 	.word	0x06dac2bf
  400a0c:	0839b67f 	.word	0x0839b67f
  400a10:	04000500 	.word	0x04000500
  400a14:	04000600 	.word	0x04000600
  400a18:	400e0c00 	.word	0x400e0c00
  400a1c:	04000100 	.word	0x04000100
  400a20:	04000200 	.word	0x04000200
  400a24:	04000300 	.word	0x04000300

00400a28 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a28:	4b0a      	ldr	r3, [pc, #40]	; (400a54 <_sbrk+0x2c>)
  400a2a:	681b      	ldr	r3, [r3, #0]
  400a2c:	b153      	cbz	r3, 400a44 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400a2e:	4b09      	ldr	r3, [pc, #36]	; (400a54 <_sbrk+0x2c>)
  400a30:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a32:	181a      	adds	r2, r3, r0
  400a34:	4908      	ldr	r1, [pc, #32]	; (400a58 <_sbrk+0x30>)
  400a36:	4291      	cmp	r1, r2
  400a38:	db08      	blt.n	400a4c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400a3a:	4610      	mov	r0, r2
  400a3c:	4a05      	ldr	r2, [pc, #20]	; (400a54 <_sbrk+0x2c>)
  400a3e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400a40:	4618      	mov	r0, r3
  400a42:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400a44:	4a05      	ldr	r2, [pc, #20]	; (400a5c <_sbrk+0x34>)
  400a46:	4b03      	ldr	r3, [pc, #12]	; (400a54 <_sbrk+0x2c>)
  400a48:	601a      	str	r2, [r3, #0]
  400a4a:	e7f0      	b.n	400a2e <_sbrk+0x6>
		return (caddr_t) -1;	
  400a4c:	f04f 30ff 	mov.w	r0, #4294967295
}
  400a50:	4770      	bx	lr
  400a52:	bf00      	nop
  400a54:	20400a48 	.word	0x20400a48
  400a58:	2045fffc 	.word	0x2045fffc
  400a5c:	20402cb8 	.word	0x20402cb8

00400a60 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400a60:	f04f 30ff 	mov.w	r0, #4294967295
  400a64:	4770      	bx	lr

00400a66 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400a66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400a6a:	604b      	str	r3, [r1, #4]

	return 0;
}
  400a6c:	2000      	movs	r0, #0
  400a6e:	4770      	bx	lr

00400a70 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400a70:	2001      	movs	r0, #1
  400a72:	4770      	bx	lr

00400a74 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400a74:	2000      	movs	r0, #0
  400a76:	4770      	bx	lr

00400a78 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400a78:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a7a:	b083      	sub	sp, #12
  400a7c:	4605      	mov	r5, r0
  400a7e:	460c      	mov	r4, r1
	uint32_t val = 0;
  400a80:	2300      	movs	r3, #0
  400a82:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400a84:	4b2a      	ldr	r3, [pc, #168]	; (400b30 <usart_serial_getchar+0xb8>)
  400a86:	4298      	cmp	r0, r3
  400a88:	d013      	beq.n	400ab2 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400a8a:	4b2a      	ldr	r3, [pc, #168]	; (400b34 <usart_serial_getchar+0xbc>)
  400a8c:	4298      	cmp	r0, r3
  400a8e:	d018      	beq.n	400ac2 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400a90:	4b29      	ldr	r3, [pc, #164]	; (400b38 <usart_serial_getchar+0xc0>)
  400a92:	4298      	cmp	r0, r3
  400a94:	d01d      	beq.n	400ad2 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400a96:	4b29      	ldr	r3, [pc, #164]	; (400b3c <usart_serial_getchar+0xc4>)
  400a98:	429d      	cmp	r5, r3
  400a9a:	d022      	beq.n	400ae2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400a9c:	4b28      	ldr	r3, [pc, #160]	; (400b40 <usart_serial_getchar+0xc8>)
  400a9e:	429d      	cmp	r5, r3
  400aa0:	d027      	beq.n	400af2 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400aa2:	4b28      	ldr	r3, [pc, #160]	; (400b44 <usart_serial_getchar+0xcc>)
  400aa4:	429d      	cmp	r5, r3
  400aa6:	d02e      	beq.n	400b06 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400aa8:	4b27      	ldr	r3, [pc, #156]	; (400b48 <usart_serial_getchar+0xd0>)
  400aaa:	429d      	cmp	r5, r3
  400aac:	d035      	beq.n	400b1a <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400aae:	b003      	add	sp, #12
  400ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400ab2:	461f      	mov	r7, r3
  400ab4:	4e25      	ldr	r6, [pc, #148]	; (400b4c <usart_serial_getchar+0xd4>)
  400ab6:	4621      	mov	r1, r4
  400ab8:	4638      	mov	r0, r7
  400aba:	47b0      	blx	r6
  400abc:	2800      	cmp	r0, #0
  400abe:	d1fa      	bne.n	400ab6 <usart_serial_getchar+0x3e>
  400ac0:	e7e9      	b.n	400a96 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400ac2:	461f      	mov	r7, r3
  400ac4:	4e21      	ldr	r6, [pc, #132]	; (400b4c <usart_serial_getchar+0xd4>)
  400ac6:	4621      	mov	r1, r4
  400ac8:	4638      	mov	r0, r7
  400aca:	47b0      	blx	r6
  400acc:	2800      	cmp	r0, #0
  400ace:	d1fa      	bne.n	400ac6 <usart_serial_getchar+0x4e>
  400ad0:	e7e4      	b.n	400a9c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400ad2:	461f      	mov	r7, r3
  400ad4:	4e1d      	ldr	r6, [pc, #116]	; (400b4c <usart_serial_getchar+0xd4>)
  400ad6:	4621      	mov	r1, r4
  400ad8:	4638      	mov	r0, r7
  400ada:	47b0      	blx	r6
  400adc:	2800      	cmp	r0, #0
  400ade:	d1fa      	bne.n	400ad6 <usart_serial_getchar+0x5e>
  400ae0:	e7df      	b.n	400aa2 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400ae2:	461f      	mov	r7, r3
  400ae4:	4e19      	ldr	r6, [pc, #100]	; (400b4c <usart_serial_getchar+0xd4>)
  400ae6:	4621      	mov	r1, r4
  400ae8:	4638      	mov	r0, r7
  400aea:	47b0      	blx	r6
  400aec:	2800      	cmp	r0, #0
  400aee:	d1fa      	bne.n	400ae6 <usart_serial_getchar+0x6e>
  400af0:	e7da      	b.n	400aa8 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400af2:	461e      	mov	r6, r3
  400af4:	4d16      	ldr	r5, [pc, #88]	; (400b50 <usart_serial_getchar+0xd8>)
  400af6:	a901      	add	r1, sp, #4
  400af8:	4630      	mov	r0, r6
  400afa:	47a8      	blx	r5
  400afc:	2800      	cmp	r0, #0
  400afe:	d1fa      	bne.n	400af6 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400b00:	9b01      	ldr	r3, [sp, #4]
  400b02:	7023      	strb	r3, [r4, #0]
  400b04:	e7d3      	b.n	400aae <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400b06:	461e      	mov	r6, r3
  400b08:	4d11      	ldr	r5, [pc, #68]	; (400b50 <usart_serial_getchar+0xd8>)
  400b0a:	a901      	add	r1, sp, #4
  400b0c:	4630      	mov	r0, r6
  400b0e:	47a8      	blx	r5
  400b10:	2800      	cmp	r0, #0
  400b12:	d1fa      	bne.n	400b0a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400b14:	9b01      	ldr	r3, [sp, #4]
  400b16:	7023      	strb	r3, [r4, #0]
  400b18:	e7c9      	b.n	400aae <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400b1a:	461e      	mov	r6, r3
  400b1c:	4d0c      	ldr	r5, [pc, #48]	; (400b50 <usart_serial_getchar+0xd8>)
  400b1e:	a901      	add	r1, sp, #4
  400b20:	4630      	mov	r0, r6
  400b22:	47a8      	blx	r5
  400b24:	2800      	cmp	r0, #0
  400b26:	d1fa      	bne.n	400b1e <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400b28:	9b01      	ldr	r3, [sp, #4]
  400b2a:	7023      	strb	r3, [r4, #0]
}
  400b2c:	e7bf      	b.n	400aae <usart_serial_getchar+0x36>
  400b2e:	bf00      	nop
  400b30:	400e0800 	.word	0x400e0800
  400b34:	400e0a00 	.word	0x400e0a00
  400b38:	400e1a00 	.word	0x400e1a00
  400b3c:	400e1c00 	.word	0x400e1c00
  400b40:	40024000 	.word	0x40024000
  400b44:	40028000 	.word	0x40028000
  400b48:	4002c000 	.word	0x4002c000
  400b4c:	0040042f 	.word	0x0040042f
  400b50:	004003b3 	.word	0x004003b3

00400b54 <usart_serial_putchar>:
{
  400b54:	b570      	push	{r4, r5, r6, lr}
  400b56:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400b58:	4b2a      	ldr	r3, [pc, #168]	; (400c04 <usart_serial_putchar+0xb0>)
  400b5a:	4298      	cmp	r0, r3
  400b5c:	d013      	beq.n	400b86 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400b5e:	4b2a      	ldr	r3, [pc, #168]	; (400c08 <usart_serial_putchar+0xb4>)
  400b60:	4298      	cmp	r0, r3
  400b62:	d019      	beq.n	400b98 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  400b64:	4b29      	ldr	r3, [pc, #164]	; (400c0c <usart_serial_putchar+0xb8>)
  400b66:	4298      	cmp	r0, r3
  400b68:	d01f      	beq.n	400baa <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  400b6a:	4b29      	ldr	r3, [pc, #164]	; (400c10 <usart_serial_putchar+0xbc>)
  400b6c:	4298      	cmp	r0, r3
  400b6e:	d025      	beq.n	400bbc <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  400b70:	4b28      	ldr	r3, [pc, #160]	; (400c14 <usart_serial_putchar+0xc0>)
  400b72:	4298      	cmp	r0, r3
  400b74:	d02b      	beq.n	400bce <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  400b76:	4b28      	ldr	r3, [pc, #160]	; (400c18 <usart_serial_putchar+0xc4>)
  400b78:	4298      	cmp	r0, r3
  400b7a:	d031      	beq.n	400be0 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  400b7c:	4b27      	ldr	r3, [pc, #156]	; (400c1c <usart_serial_putchar+0xc8>)
  400b7e:	4298      	cmp	r0, r3
  400b80:	d037      	beq.n	400bf2 <usart_serial_putchar+0x9e>
	return 0;
  400b82:	2000      	movs	r0, #0
}
  400b84:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b86:	461e      	mov	r6, r3
  400b88:	4d25      	ldr	r5, [pc, #148]	; (400c20 <usart_serial_putchar+0xcc>)
  400b8a:	4621      	mov	r1, r4
  400b8c:	4630      	mov	r0, r6
  400b8e:	47a8      	blx	r5
  400b90:	2800      	cmp	r0, #0
  400b92:	d1fa      	bne.n	400b8a <usart_serial_putchar+0x36>
		return 1;
  400b94:	2001      	movs	r0, #1
  400b96:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b98:	461e      	mov	r6, r3
  400b9a:	4d21      	ldr	r5, [pc, #132]	; (400c20 <usart_serial_putchar+0xcc>)
  400b9c:	4621      	mov	r1, r4
  400b9e:	4630      	mov	r0, r6
  400ba0:	47a8      	blx	r5
  400ba2:	2800      	cmp	r0, #0
  400ba4:	d1fa      	bne.n	400b9c <usart_serial_putchar+0x48>
		return 1;
  400ba6:	2001      	movs	r0, #1
  400ba8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400baa:	461e      	mov	r6, r3
  400bac:	4d1c      	ldr	r5, [pc, #112]	; (400c20 <usart_serial_putchar+0xcc>)
  400bae:	4621      	mov	r1, r4
  400bb0:	4630      	mov	r0, r6
  400bb2:	47a8      	blx	r5
  400bb4:	2800      	cmp	r0, #0
  400bb6:	d1fa      	bne.n	400bae <usart_serial_putchar+0x5a>
		return 1;
  400bb8:	2001      	movs	r0, #1
  400bba:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400bbc:	461e      	mov	r6, r3
  400bbe:	4d18      	ldr	r5, [pc, #96]	; (400c20 <usart_serial_putchar+0xcc>)
  400bc0:	4621      	mov	r1, r4
  400bc2:	4630      	mov	r0, r6
  400bc4:	47a8      	blx	r5
  400bc6:	2800      	cmp	r0, #0
  400bc8:	d1fa      	bne.n	400bc0 <usart_serial_putchar+0x6c>
		return 1;
  400bca:	2001      	movs	r0, #1
  400bcc:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400bce:	461e      	mov	r6, r3
  400bd0:	4d14      	ldr	r5, [pc, #80]	; (400c24 <usart_serial_putchar+0xd0>)
  400bd2:	4621      	mov	r1, r4
  400bd4:	4630      	mov	r0, r6
  400bd6:	47a8      	blx	r5
  400bd8:	2800      	cmp	r0, #0
  400bda:	d1fa      	bne.n	400bd2 <usart_serial_putchar+0x7e>
		return 1;
  400bdc:	2001      	movs	r0, #1
  400bde:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400be0:	461e      	mov	r6, r3
  400be2:	4d10      	ldr	r5, [pc, #64]	; (400c24 <usart_serial_putchar+0xd0>)
  400be4:	4621      	mov	r1, r4
  400be6:	4630      	mov	r0, r6
  400be8:	47a8      	blx	r5
  400bea:	2800      	cmp	r0, #0
  400bec:	d1fa      	bne.n	400be4 <usart_serial_putchar+0x90>
		return 1;
  400bee:	2001      	movs	r0, #1
  400bf0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400bf2:	461e      	mov	r6, r3
  400bf4:	4d0b      	ldr	r5, [pc, #44]	; (400c24 <usart_serial_putchar+0xd0>)
  400bf6:	4621      	mov	r1, r4
  400bf8:	4630      	mov	r0, r6
  400bfa:	47a8      	blx	r5
  400bfc:	2800      	cmp	r0, #0
  400bfe:	d1fa      	bne.n	400bf6 <usart_serial_putchar+0xa2>
		return 1;
  400c00:	2001      	movs	r0, #1
  400c02:	bd70      	pop	{r4, r5, r6, pc}
  400c04:	400e0800 	.word	0x400e0800
  400c08:	400e0a00 	.word	0x400e0a00
  400c0c:	400e1a00 	.word	0x400e1a00
  400c10:	400e1c00 	.word	0x400e1c00
  400c14:	40024000 	.word	0x40024000
  400c18:	40028000 	.word	0x40028000
  400c1c:	4002c000 	.word	0x4002c000
  400c20:	0040041d 	.word	0x0040041d
  400c24:	0040039d 	.word	0x0040039d

00400c28 <SysTick_Handler>:
 *  Increments the g_ul_ms_ticks counter.
 */
// [main_systick_handler]
void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  400c28:	4a02      	ldr	r2, [pc, #8]	; (400c34 <SysTick_Handler+0xc>)
  400c2a:	6813      	ldr	r3, [r2, #0]
  400c2c:	3301      	adds	r3, #1
  400c2e:	6013      	str	r3, [r2, #0]
  400c30:	4770      	bx	lr
  400c32:	bf00      	nop
  400c34:	20400a4c 	.word	0x20400a4c

00400c38 <TC0_Handler>:
/**
 *  Interrupt handler for TC0 interrupt. Toggles the state of LED\#2.
 */
// [main_tc0_handler]
void TC0_Handler(void)
{
  400c38:	b5f0      	push	{r4, r5, r6, r7, lr}
  400c3a:	b089      	sub	sp, #36	; 0x24
	bool bit5 = false;
	bool bit6 = false;
	bool bit7 = false;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0, 0);
  400c3c:	2100      	movs	r1, #0
  400c3e:	4814      	ldr	r0, [pc, #80]	; (400c90 <TC0_Handler+0x58>)
  400c40:	4b14      	ldr	r3, [pc, #80]	; (400c94 <TC0_Handler+0x5c>)
  400c42:	4798      	blx	r3
  400c44:	9007      	str	r0, [sp, #28]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400c46:	9b07      	ldr	r3, [sp, #28]
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400c48:	4b13      	ldr	r3, [pc, #76]	; (400c98 <TC0_Handler+0x60>)
  400c4a:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
  400c4c:	6bde      	ldr	r6, [r3, #60]	; 0x3c
  400c4e:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
  400c50:	4912      	ldr	r1, [pc, #72]	; (400c9c <TC0_Handler+0x64>)
  400c52:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
  400c54:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  400c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400c58:	6bca      	ldr	r2, [r1, #60]	; 0x3c
  400c5a:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
  400c5c:	f3c7 7780 	ubfx	r7, r7, #30, #1
	bit4 = ioport_get_pin_level(BIT4_PIN);
	bit5 = ioport_get_pin_level(BIT5_PIN);
	bit6 = ioport_get_pin_level(BIT6_PIN);
	bit7 = ioport_get_pin_level(BIT7_PIN);
	
	printf("%d%d%d%d%d%d%d%d\r\n", bit7, bit6, bit5, bit4, bit3, bit2, bit1, bit0);
  400c60:	9704      	str	r7, [sp, #16]
  400c62:	f3c6 7600 	ubfx	r6, r6, #28, #1
  400c66:	9603      	str	r6, [sp, #12]
  400c68:	f3c5 65c0 	ubfx	r5, r5, #27, #1
  400c6c:	9502      	str	r5, [sp, #8]
  400c6e:	f3c4 64c0 	ubfx	r4, r4, #27, #1
  400c72:	9401      	str	r4, [sp, #4]
  400c74:	f3c0 3000 	ubfx	r0, r0, #12, #1
  400c78:	9000      	str	r0, [sp, #0]
  400c7a:	f3c3 23c0 	ubfx	r3, r3, #11, #1
  400c7e:	f3c2 1240 	ubfx	r2, r2, #5, #1
  400c82:	f3c1 2140 	ubfx	r1, r1, #9, #1
  400c86:	4806      	ldr	r0, [pc, #24]	; (400ca0 <TC0_Handler+0x68>)
  400c88:	4c06      	ldr	r4, [pc, #24]	; (400ca4 <TC0_Handler+0x6c>)
  400c8a:	47a0      	blx	r4
}
  400c8c:	b009      	add	sp, #36	; 0x24
  400c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400c90:	4000c000 	.word	0x4000c000
  400c94:	00400243 	.word	0x00400243
  400c98:	400e1400 	.word	0x400e1400
  400c9c:	400e0e00 	.word	0x400e0e00
  400ca0:	00403f78 	.word	0x00403f78
  400ca4:	00400fa1 	.word	0x00400fa1

00400ca8 <main>:
	tc_clear_overflow(&TCC0);
}
*/

int main(void)
{
  400ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400cac:	b095      	sub	sp, #84	; 0x54
	sysclk_init();
  400cae:	4b86      	ldr	r3, [pc, #536]	; (400ec8 <main+0x220>)
  400cb0:	4798      	blx	r3
	board_init();
  400cb2:	4b86      	ldr	r3, [pc, #536]	; (400ecc <main+0x224>)
  400cb4:	4798      	blx	r3
  400cb6:	200a      	movs	r0, #10
  400cb8:	4e85      	ldr	r6, [pc, #532]	; (400ed0 <main+0x228>)
  400cba:	47b0      	blx	r6
  400cbc:	200b      	movs	r0, #11
  400cbe:	47b0      	blx	r6
  400cc0:	200c      	movs	r0, #12
  400cc2:	47b0      	blx	r6
  400cc4:	2010      	movs	r0, #16
  400cc6:	47b0      	blx	r6
  400cc8:	2011      	movs	r0, #17
  400cca:	47b0      	blx	r6
  400ccc:	200e      	movs	r0, #14
  400cce:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400cd0:	4f80      	ldr	r7, [pc, #512]	; (400ed4 <main+0x22c>)
  400cd2:	4b81      	ldr	r3, [pc, #516]	; (400ed8 <main+0x230>)
  400cd4:	601f      	str	r7, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400cd6:	4a81      	ldr	r2, [pc, #516]	; (400edc <main+0x234>)
  400cd8:	4b81      	ldr	r3, [pc, #516]	; (400ee0 <main+0x238>)
  400cda:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400cdc:	4a81      	ldr	r2, [pc, #516]	; (400ee4 <main+0x23c>)
  400cde:	4b82      	ldr	r3, [pc, #520]	; (400ee8 <main+0x240>)
  400ce0:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  400ce2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400ce6:	930e      	str	r3, [sp, #56]	; 0x38
	usart_settings.char_length = opt->charlength;
  400ce8:	23c0      	movs	r3, #192	; 0xc0
  400cea:	930f      	str	r3, [sp, #60]	; 0x3c
	usart_settings.parity_type = opt->paritytype;
  400cec:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400cf0:	9510      	str	r5, [sp, #64]	; 0x40
	usart_settings.stop_bits= opt->stopbits;
  400cf2:	2400      	movs	r4, #0
  400cf4:	9411      	str	r4, [sp, #68]	; 0x44
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400cf6:	9412      	str	r4, [sp, #72]	; 0x48
  400cf8:	200e      	movs	r0, #14
  400cfa:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  400cfc:	4a7b      	ldr	r2, [pc, #492]	; (400eec <main+0x244>)
  400cfe:	a90e      	add	r1, sp, #56	; 0x38
  400d00:	4638      	mov	r0, r7
  400d02:	4b7b      	ldr	r3, [pc, #492]	; (400ef0 <main+0x248>)
  400d04:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400d06:	4638      	mov	r0, r7
  400d08:	4b7a      	ldr	r3, [pc, #488]	; (400ef4 <main+0x24c>)
  400d0a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400d0c:	4638      	mov	r0, r7
  400d0e:	4b7a      	ldr	r3, [pc, #488]	; (400ef8 <main+0x250>)
  400d10:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400d12:	f8df 8230 	ldr.w	r8, [pc, #560]	; 400f44 <main+0x29c>
  400d16:	f8d8 3000 	ldr.w	r3, [r8]
  400d1a:	4621      	mov	r1, r4
  400d1c:	6898      	ldr	r0, [r3, #8]
  400d1e:	4f77      	ldr	r7, [pc, #476]	; (400efc <main+0x254>)
  400d20:	47b8      	blx	r7
	setbuf(stdin, NULL);
  400d22:	f8d8 3000 	ldr.w	r3, [r8]
  400d26:	4621      	mov	r1, r4
  400d28:	6858      	ldr	r0, [r3, #4]
  400d2a:	47b8      	blx	r7
	setbuf(stdout, NULL);
  400d2c:	f8d8 3000 	ldr.w	r3, [r8]
  400d30:	4621      	mov	r1, r4
  400d32:	6898      	ldr	r0, [r3, #8]
  400d34:	47b8      	blx	r7
	ioport_init();
	
	/* Configure debug UART */
	configure_console();
	
	puts("Starting\r\n\r\n");
  400d36:	4872      	ldr	r0, [pc, #456]	; (400f00 <main+0x258>)
  400d38:	4b72      	ldr	r3, [pc, #456]	; (400f04 <main+0x25c>)
  400d3a:	4798      	blx	r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d3c:	4b72      	ldr	r3, [pc, #456]	; (400f08 <main+0x260>)
  400d3e:	f44f 7280 	mov.w	r2, #256	; 0x100
  400d42:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d44:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d48:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400d4c:	615d      	str	r5, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d4e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400d52:	665d      	str	r5, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400d54:	f8c3 5090 	str.w	r5, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d58:	655d      	str	r5, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400d5a:	625d      	str	r5, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400d5c:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400d60:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400d62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  400d66:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400d68:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  400d6e:	675a      	str	r2, [r3, #116]	; 0x74
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d70:	4a66      	ldr	r2, [pc, #408]	; (400f0c <main+0x264>)
  400d72:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400d76:	6151      	str	r1, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d78:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d7c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d80:	6151      	str	r1, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d82:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d86:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d8a:	6151      	str	r1, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d8c:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d90:	6159      	str	r1, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d92:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400d9a:	6151      	str	r1, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d9c:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400da0:	6155      	str	r5, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400da2:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400da6:	2220      	movs	r2, #32
  400da8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400daa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400dae:	f44f 7200 	mov.w	r2, #512	; 0x200
  400db2:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400db4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400db8:	4b55      	ldr	r3, [pc, #340]	; (400f10 <main+0x268>)
  400dba:	4a56      	ldr	r2, [pc, #344]	; (400f14 <main+0x26c>)
  400dbc:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400dbe:	21e0      	movs	r1, #224	; 0xe0
  400dc0:	4a55      	ldr	r2, [pc, #340]	; (400f18 <main+0x270>)
  400dc2:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400dc6:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400dc8:	2207      	movs	r2, #7
  400dca:	601a      	str	r2, [r3, #0]
	pmc_enable_periph_clk(ID_TC0);
  400dcc:	2017      	movs	r0, #23
  400dce:	47b0      	blx	r6
	tc_find_mck_divisor(4, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400dd0:	4d52      	ldr	r5, [pc, #328]	; (400f1c <main+0x274>)
  400dd2:	9500      	str	r5, [sp, #0]
  400dd4:	ab0e      	add	r3, sp, #56	; 0x38
  400dd6:	aa0d      	add	r2, sp, #52	; 0x34
  400dd8:	4629      	mov	r1, r5
  400dda:	2004      	movs	r0, #4
  400ddc:	4e50      	ldr	r6, [pc, #320]	; (400f20 <main+0x278>)
  400dde:	47b0      	blx	r6
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  400de0:	4e50      	ldr	r6, [pc, #320]	; (400f24 <main+0x27c>)
  400de2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  400de4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400de8:	4621      	mov	r1, r4
  400dea:	4630      	mov	r0, r6
  400dec:	4b4e      	ldr	r3, [pc, #312]	; (400f28 <main+0x280>)
  400dee:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / 4);
  400df0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  400df2:	fbb5 f2f2 	udiv	r2, r5, r2
  400df6:	0892      	lsrs	r2, r2, #2
  400df8:	4621      	mov	r1, r4
  400dfa:	4630      	mov	r0, r6
  400dfc:	4b4b      	ldr	r3, [pc, #300]	; (400f2c <main+0x284>)
  400dfe:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e00:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400e04:	4b4a      	ldr	r3, [pc, #296]	; (400f30 <main+0x288>)
  400e06:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  400e08:	2210      	movs	r2, #16
  400e0a:	4621      	mov	r1, r4
  400e0c:	4630      	mov	r0, r6
  400e0e:	4b49      	ldr	r3, [pc, #292]	; (400f34 <main+0x28c>)
  400e10:	4798      	blx	r3
	tc_start(TC0, 0);
  400e12:	4621      	mov	r1, r4
  400e14:	4630      	mov	r0, r6
  400e16:	4b48      	ldr	r3, [pc, #288]	; (400f38 <main+0x290>)
  400e18:	4798      	blx	r3
	
	bool level = true;
	bool prevlevel = true;
  400e1a:	2301      	movs	r3, #1
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400e1c:	f8df a128 	ldr.w	sl, [pc, #296]	; 400f48 <main+0x2a0>
  400e20:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 400f0c <main+0x264>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400e24:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 400f08 <main+0x260>
  400e28:	e006      	b.n	400e38 <main+0x190>
	if (level) {
  400e2a:	2d00      	cmp	r5, #0
  400e2c:	d146      	bne.n	400ebc <main+0x214>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e2e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400e32:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
  400e36:	2300      	movs	r3, #0
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400e38:	f8da 403c 	ldr.w	r4, [sl, #60]	; 0x3c
  400e3c:	f404 6500 	and.w	r5, r4, #2048	; 0x800
  400e40:	f3c4 24c0 	ubfx	r4, r4, #11, #1
	while (true) {
		/* Get value from button and output it on led */
		level = ioport_get_pin_level(EXAMPLE_BUTTON);
		if(level != prevlevel)
		{
			if(level)
  400e44:	42a3      	cmp	r3, r4
  400e46:	d0f0      	beq.n	400e2a <main+0x182>
  400e48:	2c00      	cmp	r4, #0
  400e4a:	d0ee      	beq.n	400e2a <main+0x182>
  400e4c:	f8d9 703c 	ldr.w	r7, [r9, #60]	; 0x3c
  400e50:	f8d9 603c 	ldr.w	r6, [r9, #60]	; 0x3c
  400e54:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
  400e58:	930b      	str	r3, [sp, #44]	; 0x2c
  400e5a:	f8da 203c 	ldr.w	r2, [sl, #60]	; 0x3c
  400e5e:	920a      	str	r2, [sp, #40]	; 0x28
  400e60:	f8d9 103c 	ldr.w	r1, [r9, #60]	; 0x3c
  400e64:	9109      	str	r1, [sp, #36]	; 0x24
  400e66:	f8d9 003c 	ldr.w	r0, [r9, #60]	; 0x3c
  400e6a:	9008      	str	r0, [sp, #32]
  400e6c:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
  400e70:	9307      	str	r3, [sp, #28]
  400e72:	f8da 103c 	ldr.w	r1, [sl, #60]	; 0x3c
  400e76:	9106      	str	r1, [sp, #24]
				bit4 = ioport_get_pin_level(BIT4_PIN);
				bit5 = ioport_get_pin_level(BIT5_PIN);
				bit6 = ioport_get_pin_level(BIT6_PIN);
				bit7 = ioport_get_pin_level(BIT7_PIN);
				
				printf("Read Data\r\n");
  400e78:	4830      	ldr	r0, [pc, #192]	; (400f3c <main+0x294>)
  400e7a:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 400f4c <main+0x2a4>
  400e7e:	47d8      	blx	fp
  400e80:	f3c7 7780 	ubfx	r7, r7, #30, #1
				printf("%d%d%d%d%d%d%d%d\r\n", bit7, bit6, bit5, bit4, bit3, bit2, bit1, bit0);				
  400e84:	9704      	str	r7, [sp, #16]
  400e86:	f3c6 7600 	ubfx	r6, r6, #28, #1
  400e8a:	9603      	str	r6, [sp, #12]
  400e8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400e8e:	f3c3 63c0 	ubfx	r3, r3, #27, #1
  400e92:	9302      	str	r3, [sp, #8]
  400e94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  400e96:	f3c2 63c0 	ubfx	r3, r2, #27, #1
  400e9a:	9301      	str	r3, [sp, #4]
  400e9c:	9909      	ldr	r1, [sp, #36]	; 0x24
  400e9e:	f3c1 3300 	ubfx	r3, r1, #12, #1
  400ea2:	9300      	str	r3, [sp, #0]
  400ea4:	9808      	ldr	r0, [sp, #32]
  400ea6:	f3c0 23c0 	ubfx	r3, r0, #11, #1
  400eaa:	9a07      	ldr	r2, [sp, #28]
  400eac:	f3c2 1240 	ubfx	r2, r2, #5, #1
  400eb0:	9906      	ldr	r1, [sp, #24]
  400eb2:	f3c1 2140 	ubfx	r1, r1, #9, #1
  400eb6:	4822      	ldr	r0, [pc, #136]	; (400f40 <main+0x298>)
  400eb8:	47d8      	blx	fp
  400eba:	e7b6      	b.n	400e2a <main+0x182>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400ebc:	f44f 7380 	mov.w	r3, #256	; 0x100
  400ec0:	f8c8 3034 	str.w	r3, [r8, #52]	; 0x34
  400ec4:	4623      	mov	r3, r4
  400ec6:	e7b7      	b.n	400e38 <main+0x190>
  400ec8:	00400445 	.word	0x00400445
  400ecc:	004004b9 	.word	0x004004b9
  400ed0:	004007a5 	.word	0x004007a5
  400ed4:	40028000 	.word	0x40028000
  400ed8:	20400a8c 	.word	0x20400a8c
  400edc:	00400b55 	.word	0x00400b55
  400ee0:	20400a88 	.word	0x20400a88
  400ee4:	00400a79 	.word	0x00400a79
  400ee8:	20400a84 	.word	0x20400a84
  400eec:	047868c0 	.word	0x047868c0
  400ef0:	0040033d 	.word	0x0040033d
  400ef4:	00400391 	.word	0x00400391
  400ef8:	00400397 	.word	0x00400397
  400efc:	00401111 	.word	0x00401111
  400f00:	00403f8c 	.word	0x00403f8c
  400f04:	00401101 	.word	0x00401101
  400f08:	400e1200 	.word	0x400e1200
  400f0c:	400e1400 	.word	0x400e1400
  400f10:	e000e010 	.word	0xe000e010
  400f14:	000249ef 	.word	0x000249ef
  400f18:	e000ed00 	.word	0xe000ed00
  400f1c:	08f0d180 	.word	0x08f0d180
  400f20:	0040024b 	.word	0x0040024b
  400f24:	4000c000 	.word	0x4000c000
  400f28:	00400211 	.word	0x00400211
  400f2c:	00400233 	.word	0x00400233
  400f30:	e000e100 	.word	0xe000e100
  400f34:	0040023b 	.word	0x0040023b
  400f38:	0040022b 	.word	0x0040022b
  400f3c:	00403f9c 	.word	0x00403f9c
  400f40:	00403f78 	.word	0x00403f78
  400f44:	20400008 	.word	0x20400008
  400f48:	400e0e00 	.word	0x400e0e00
  400f4c:	00400fa1 	.word	0x00400fa1

00400f50 <__libc_init_array>:
  400f50:	b570      	push	{r4, r5, r6, lr}
  400f52:	4e0f      	ldr	r6, [pc, #60]	; (400f90 <__libc_init_array+0x40>)
  400f54:	4d0f      	ldr	r5, [pc, #60]	; (400f94 <__libc_init_array+0x44>)
  400f56:	1b76      	subs	r6, r6, r5
  400f58:	10b6      	asrs	r6, r6, #2
  400f5a:	bf18      	it	ne
  400f5c:	2400      	movne	r4, #0
  400f5e:	d005      	beq.n	400f6c <__libc_init_array+0x1c>
  400f60:	3401      	adds	r4, #1
  400f62:	f855 3b04 	ldr.w	r3, [r5], #4
  400f66:	4798      	blx	r3
  400f68:	42a6      	cmp	r6, r4
  400f6a:	d1f9      	bne.n	400f60 <__libc_init_array+0x10>
  400f6c:	4e0a      	ldr	r6, [pc, #40]	; (400f98 <__libc_init_array+0x48>)
  400f6e:	4d0b      	ldr	r5, [pc, #44]	; (400f9c <__libc_init_array+0x4c>)
  400f70:	1b76      	subs	r6, r6, r5
  400f72:	f003 f8cf 	bl	404114 <_init>
  400f76:	10b6      	asrs	r6, r6, #2
  400f78:	bf18      	it	ne
  400f7a:	2400      	movne	r4, #0
  400f7c:	d006      	beq.n	400f8c <__libc_init_array+0x3c>
  400f7e:	3401      	adds	r4, #1
  400f80:	f855 3b04 	ldr.w	r3, [r5], #4
  400f84:	4798      	blx	r3
  400f86:	42a6      	cmp	r6, r4
  400f88:	d1f9      	bne.n	400f7e <__libc_init_array+0x2e>
  400f8a:	bd70      	pop	{r4, r5, r6, pc}
  400f8c:	bd70      	pop	{r4, r5, r6, pc}
  400f8e:	bf00      	nop
  400f90:	00404120 	.word	0x00404120
  400f94:	00404120 	.word	0x00404120
  400f98:	00404128 	.word	0x00404128
  400f9c:	00404120 	.word	0x00404120

00400fa0 <iprintf>:
  400fa0:	b40f      	push	{r0, r1, r2, r3}
  400fa2:	b500      	push	{lr}
  400fa4:	4907      	ldr	r1, [pc, #28]	; (400fc4 <iprintf+0x24>)
  400fa6:	b083      	sub	sp, #12
  400fa8:	ab04      	add	r3, sp, #16
  400faa:	6808      	ldr	r0, [r1, #0]
  400fac:	f853 2b04 	ldr.w	r2, [r3], #4
  400fb0:	6881      	ldr	r1, [r0, #8]
  400fb2:	9301      	str	r3, [sp, #4]
  400fb4:	f000 fa32 	bl	40141c <_vfiprintf_r>
  400fb8:	b003      	add	sp, #12
  400fba:	f85d eb04 	ldr.w	lr, [sp], #4
  400fbe:	b004      	add	sp, #16
  400fc0:	4770      	bx	lr
  400fc2:	bf00      	nop
  400fc4:	20400008 	.word	0x20400008

00400fc8 <memset>:
  400fc8:	b470      	push	{r4, r5, r6}
  400fca:	0786      	lsls	r6, r0, #30
  400fcc:	d046      	beq.n	40105c <memset+0x94>
  400fce:	1e54      	subs	r4, r2, #1
  400fd0:	2a00      	cmp	r2, #0
  400fd2:	d041      	beq.n	401058 <memset+0x90>
  400fd4:	b2ca      	uxtb	r2, r1
  400fd6:	4603      	mov	r3, r0
  400fd8:	e002      	b.n	400fe0 <memset+0x18>
  400fda:	f114 34ff 	adds.w	r4, r4, #4294967295
  400fde:	d33b      	bcc.n	401058 <memset+0x90>
  400fe0:	f803 2b01 	strb.w	r2, [r3], #1
  400fe4:	079d      	lsls	r5, r3, #30
  400fe6:	d1f8      	bne.n	400fda <memset+0x12>
  400fe8:	2c03      	cmp	r4, #3
  400fea:	d92e      	bls.n	40104a <memset+0x82>
  400fec:	b2cd      	uxtb	r5, r1
  400fee:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400ff2:	2c0f      	cmp	r4, #15
  400ff4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400ff8:	d919      	bls.n	40102e <memset+0x66>
  400ffa:	f103 0210 	add.w	r2, r3, #16
  400ffe:	4626      	mov	r6, r4
  401000:	3e10      	subs	r6, #16
  401002:	2e0f      	cmp	r6, #15
  401004:	f842 5c10 	str.w	r5, [r2, #-16]
  401008:	f842 5c0c 	str.w	r5, [r2, #-12]
  40100c:	f842 5c08 	str.w	r5, [r2, #-8]
  401010:	f842 5c04 	str.w	r5, [r2, #-4]
  401014:	f102 0210 	add.w	r2, r2, #16
  401018:	d8f2      	bhi.n	401000 <memset+0x38>
  40101a:	f1a4 0210 	sub.w	r2, r4, #16
  40101e:	f022 020f 	bic.w	r2, r2, #15
  401022:	f004 040f 	and.w	r4, r4, #15
  401026:	3210      	adds	r2, #16
  401028:	2c03      	cmp	r4, #3
  40102a:	4413      	add	r3, r2
  40102c:	d90d      	bls.n	40104a <memset+0x82>
  40102e:	461e      	mov	r6, r3
  401030:	4622      	mov	r2, r4
  401032:	3a04      	subs	r2, #4
  401034:	2a03      	cmp	r2, #3
  401036:	f846 5b04 	str.w	r5, [r6], #4
  40103a:	d8fa      	bhi.n	401032 <memset+0x6a>
  40103c:	1f22      	subs	r2, r4, #4
  40103e:	f022 0203 	bic.w	r2, r2, #3
  401042:	3204      	adds	r2, #4
  401044:	4413      	add	r3, r2
  401046:	f004 0403 	and.w	r4, r4, #3
  40104a:	b12c      	cbz	r4, 401058 <memset+0x90>
  40104c:	b2c9      	uxtb	r1, r1
  40104e:	441c      	add	r4, r3
  401050:	f803 1b01 	strb.w	r1, [r3], #1
  401054:	429c      	cmp	r4, r3
  401056:	d1fb      	bne.n	401050 <memset+0x88>
  401058:	bc70      	pop	{r4, r5, r6}
  40105a:	4770      	bx	lr
  40105c:	4614      	mov	r4, r2
  40105e:	4603      	mov	r3, r0
  401060:	e7c2      	b.n	400fe8 <memset+0x20>
  401062:	bf00      	nop

00401064 <_puts_r>:
  401064:	b5f0      	push	{r4, r5, r6, r7, lr}
  401066:	4605      	mov	r5, r0
  401068:	b089      	sub	sp, #36	; 0x24
  40106a:	4608      	mov	r0, r1
  40106c:	460c      	mov	r4, r1
  40106e:	f000 f927 	bl	4012c0 <strlen>
  401072:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401074:	4f21      	ldr	r7, [pc, #132]	; (4010fc <_puts_r+0x98>)
  401076:	9404      	str	r4, [sp, #16]
  401078:	2601      	movs	r6, #1
  40107a:	1c44      	adds	r4, r0, #1
  40107c:	a904      	add	r1, sp, #16
  40107e:	2202      	movs	r2, #2
  401080:	9403      	str	r4, [sp, #12]
  401082:	9005      	str	r0, [sp, #20]
  401084:	68ac      	ldr	r4, [r5, #8]
  401086:	9706      	str	r7, [sp, #24]
  401088:	9607      	str	r6, [sp, #28]
  40108a:	9101      	str	r1, [sp, #4]
  40108c:	9202      	str	r2, [sp, #8]
  40108e:	b353      	cbz	r3, 4010e6 <_puts_r+0x82>
  401090:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401092:	f013 0f01 	tst.w	r3, #1
  401096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40109a:	b29a      	uxth	r2, r3
  40109c:	d101      	bne.n	4010a2 <_puts_r+0x3e>
  40109e:	0590      	lsls	r0, r2, #22
  4010a0:	d525      	bpl.n	4010ee <_puts_r+0x8a>
  4010a2:	0491      	lsls	r1, r2, #18
  4010a4:	d406      	bmi.n	4010b4 <_puts_r+0x50>
  4010a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4010a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4010ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4010b0:	81a3      	strh	r3, [r4, #12]
  4010b2:	6662      	str	r2, [r4, #100]	; 0x64
  4010b4:	4628      	mov	r0, r5
  4010b6:	aa01      	add	r2, sp, #4
  4010b8:	4621      	mov	r1, r4
  4010ba:	f001 fbb1 	bl	402820 <__sfvwrite_r>
  4010be:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4010c0:	2800      	cmp	r0, #0
  4010c2:	bf0c      	ite	eq
  4010c4:	250a      	moveq	r5, #10
  4010c6:	f04f 35ff 	movne.w	r5, #4294967295
  4010ca:	07da      	lsls	r2, r3, #31
  4010cc:	d402      	bmi.n	4010d4 <_puts_r+0x70>
  4010ce:	89a3      	ldrh	r3, [r4, #12]
  4010d0:	059b      	lsls	r3, r3, #22
  4010d2:	d502      	bpl.n	4010da <_puts_r+0x76>
  4010d4:	4628      	mov	r0, r5
  4010d6:	b009      	add	sp, #36	; 0x24
  4010d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4010da:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4010dc:	f001 fd56 	bl	402b8c <__retarget_lock_release_recursive>
  4010e0:	4628      	mov	r0, r5
  4010e2:	b009      	add	sp, #36	; 0x24
  4010e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4010e6:	4628      	mov	r0, r5
  4010e8:	f001 f98e 	bl	402408 <__sinit>
  4010ec:	e7d0      	b.n	401090 <_puts_r+0x2c>
  4010ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4010f0:	f001 fd4a 	bl	402b88 <__retarget_lock_acquire_recursive>
  4010f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4010f8:	b29a      	uxth	r2, r3
  4010fa:	e7d2      	b.n	4010a2 <_puts_r+0x3e>
  4010fc:	00403fac 	.word	0x00403fac

00401100 <puts>:
  401100:	4b02      	ldr	r3, [pc, #8]	; (40110c <puts+0xc>)
  401102:	4601      	mov	r1, r0
  401104:	6818      	ldr	r0, [r3, #0]
  401106:	f7ff bfad 	b.w	401064 <_puts_r>
  40110a:	bf00      	nop
  40110c:	20400008 	.word	0x20400008

00401110 <setbuf>:
  401110:	2900      	cmp	r1, #0
  401112:	bf0c      	ite	eq
  401114:	2202      	moveq	r2, #2
  401116:	2200      	movne	r2, #0
  401118:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40111c:	f000 b800 	b.w	401120 <setvbuf>

00401120 <setvbuf>:
  401120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401124:	4c61      	ldr	r4, [pc, #388]	; (4012ac <setvbuf+0x18c>)
  401126:	6825      	ldr	r5, [r4, #0]
  401128:	b083      	sub	sp, #12
  40112a:	4604      	mov	r4, r0
  40112c:	460f      	mov	r7, r1
  40112e:	4690      	mov	r8, r2
  401130:	461e      	mov	r6, r3
  401132:	b115      	cbz	r5, 40113a <setvbuf+0x1a>
  401134:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401136:	2b00      	cmp	r3, #0
  401138:	d064      	beq.n	401204 <setvbuf+0xe4>
  40113a:	f1b8 0f02 	cmp.w	r8, #2
  40113e:	d006      	beq.n	40114e <setvbuf+0x2e>
  401140:	f1b8 0f01 	cmp.w	r8, #1
  401144:	f200 809f 	bhi.w	401286 <setvbuf+0x166>
  401148:	2e00      	cmp	r6, #0
  40114a:	f2c0 809c 	blt.w	401286 <setvbuf+0x166>
  40114e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401150:	07d8      	lsls	r0, r3, #31
  401152:	d534      	bpl.n	4011be <setvbuf+0x9e>
  401154:	4621      	mov	r1, r4
  401156:	4628      	mov	r0, r5
  401158:	f001 f8fe 	bl	402358 <_fflush_r>
  40115c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40115e:	b141      	cbz	r1, 401172 <setvbuf+0x52>
  401160:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401164:	4299      	cmp	r1, r3
  401166:	d002      	beq.n	40116e <setvbuf+0x4e>
  401168:	4628      	mov	r0, r5
  40116a:	f001 fa73 	bl	402654 <_free_r>
  40116e:	2300      	movs	r3, #0
  401170:	6323      	str	r3, [r4, #48]	; 0x30
  401172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401176:	2200      	movs	r2, #0
  401178:	61a2      	str	r2, [r4, #24]
  40117a:	6062      	str	r2, [r4, #4]
  40117c:	061a      	lsls	r2, r3, #24
  40117e:	d43a      	bmi.n	4011f6 <setvbuf+0xd6>
  401180:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401184:	f023 0303 	bic.w	r3, r3, #3
  401188:	f1b8 0f02 	cmp.w	r8, #2
  40118c:	81a3      	strh	r3, [r4, #12]
  40118e:	d01d      	beq.n	4011cc <setvbuf+0xac>
  401190:	ab01      	add	r3, sp, #4
  401192:	466a      	mov	r2, sp
  401194:	4621      	mov	r1, r4
  401196:	4628      	mov	r0, r5
  401198:	f001 fcfa 	bl	402b90 <__swhatbuf_r>
  40119c:	89a3      	ldrh	r3, [r4, #12]
  40119e:	4318      	orrs	r0, r3
  4011a0:	81a0      	strh	r0, [r4, #12]
  4011a2:	2e00      	cmp	r6, #0
  4011a4:	d132      	bne.n	40120c <setvbuf+0xec>
  4011a6:	9e00      	ldr	r6, [sp, #0]
  4011a8:	4630      	mov	r0, r6
  4011aa:	f001 fd69 	bl	402c80 <malloc>
  4011ae:	4607      	mov	r7, r0
  4011b0:	2800      	cmp	r0, #0
  4011b2:	d06b      	beq.n	40128c <setvbuf+0x16c>
  4011b4:	89a3      	ldrh	r3, [r4, #12]
  4011b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4011ba:	81a3      	strh	r3, [r4, #12]
  4011bc:	e028      	b.n	401210 <setvbuf+0xf0>
  4011be:	89a3      	ldrh	r3, [r4, #12]
  4011c0:	0599      	lsls	r1, r3, #22
  4011c2:	d4c7      	bmi.n	401154 <setvbuf+0x34>
  4011c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4011c6:	f001 fcdf 	bl	402b88 <__retarget_lock_acquire_recursive>
  4011ca:	e7c3      	b.n	401154 <setvbuf+0x34>
  4011cc:	2500      	movs	r5, #0
  4011ce:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4011d0:	2600      	movs	r6, #0
  4011d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4011d6:	f043 0302 	orr.w	r3, r3, #2
  4011da:	2001      	movs	r0, #1
  4011dc:	60a6      	str	r6, [r4, #8]
  4011de:	07ce      	lsls	r6, r1, #31
  4011e0:	81a3      	strh	r3, [r4, #12]
  4011e2:	6022      	str	r2, [r4, #0]
  4011e4:	6122      	str	r2, [r4, #16]
  4011e6:	6160      	str	r0, [r4, #20]
  4011e8:	d401      	bmi.n	4011ee <setvbuf+0xce>
  4011ea:	0598      	lsls	r0, r3, #22
  4011ec:	d53e      	bpl.n	40126c <setvbuf+0x14c>
  4011ee:	4628      	mov	r0, r5
  4011f0:	b003      	add	sp, #12
  4011f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4011f6:	6921      	ldr	r1, [r4, #16]
  4011f8:	4628      	mov	r0, r5
  4011fa:	f001 fa2b 	bl	402654 <_free_r>
  4011fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401202:	e7bd      	b.n	401180 <setvbuf+0x60>
  401204:	4628      	mov	r0, r5
  401206:	f001 f8ff 	bl	402408 <__sinit>
  40120a:	e796      	b.n	40113a <setvbuf+0x1a>
  40120c:	2f00      	cmp	r7, #0
  40120e:	d0cb      	beq.n	4011a8 <setvbuf+0x88>
  401210:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401212:	2b00      	cmp	r3, #0
  401214:	d033      	beq.n	40127e <setvbuf+0x15e>
  401216:	9b00      	ldr	r3, [sp, #0]
  401218:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40121c:	6027      	str	r7, [r4, #0]
  40121e:	429e      	cmp	r6, r3
  401220:	bf1c      	itt	ne
  401222:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401226:	81a2      	strhne	r2, [r4, #12]
  401228:	f1b8 0f01 	cmp.w	r8, #1
  40122c:	bf04      	itt	eq
  40122e:	f042 0201 	orreq.w	r2, r2, #1
  401232:	81a2      	strheq	r2, [r4, #12]
  401234:	b292      	uxth	r2, r2
  401236:	f012 0308 	ands.w	r3, r2, #8
  40123a:	6127      	str	r7, [r4, #16]
  40123c:	6166      	str	r6, [r4, #20]
  40123e:	d00e      	beq.n	40125e <setvbuf+0x13e>
  401240:	07d1      	lsls	r1, r2, #31
  401242:	d51a      	bpl.n	40127a <setvbuf+0x15a>
  401244:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401246:	4276      	negs	r6, r6
  401248:	2300      	movs	r3, #0
  40124a:	f015 0501 	ands.w	r5, r5, #1
  40124e:	61a6      	str	r6, [r4, #24]
  401250:	60a3      	str	r3, [r4, #8]
  401252:	d009      	beq.n	401268 <setvbuf+0x148>
  401254:	2500      	movs	r5, #0
  401256:	4628      	mov	r0, r5
  401258:	b003      	add	sp, #12
  40125a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40125e:	60a3      	str	r3, [r4, #8]
  401260:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401262:	f015 0501 	ands.w	r5, r5, #1
  401266:	d1f5      	bne.n	401254 <setvbuf+0x134>
  401268:	0593      	lsls	r3, r2, #22
  40126a:	d4c0      	bmi.n	4011ee <setvbuf+0xce>
  40126c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40126e:	f001 fc8d 	bl	402b8c <__retarget_lock_release_recursive>
  401272:	4628      	mov	r0, r5
  401274:	b003      	add	sp, #12
  401276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40127a:	60a6      	str	r6, [r4, #8]
  40127c:	e7f0      	b.n	401260 <setvbuf+0x140>
  40127e:	4628      	mov	r0, r5
  401280:	f001 f8c2 	bl	402408 <__sinit>
  401284:	e7c7      	b.n	401216 <setvbuf+0xf6>
  401286:	f04f 35ff 	mov.w	r5, #4294967295
  40128a:	e7b0      	b.n	4011ee <setvbuf+0xce>
  40128c:	f8dd 9000 	ldr.w	r9, [sp]
  401290:	45b1      	cmp	r9, r6
  401292:	d004      	beq.n	40129e <setvbuf+0x17e>
  401294:	4648      	mov	r0, r9
  401296:	f001 fcf3 	bl	402c80 <malloc>
  40129a:	4607      	mov	r7, r0
  40129c:	b920      	cbnz	r0, 4012a8 <setvbuf+0x188>
  40129e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4012a2:	f04f 35ff 	mov.w	r5, #4294967295
  4012a6:	e792      	b.n	4011ce <setvbuf+0xae>
  4012a8:	464e      	mov	r6, r9
  4012aa:	e783      	b.n	4011b4 <setvbuf+0x94>
  4012ac:	20400008 	.word	0x20400008
	...

004012c0 <strlen>:
  4012c0:	f890 f000 	pld	[r0]
  4012c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4012c8:	f020 0107 	bic.w	r1, r0, #7
  4012cc:	f06f 0c00 	mvn.w	ip, #0
  4012d0:	f010 0407 	ands.w	r4, r0, #7
  4012d4:	f891 f020 	pld	[r1, #32]
  4012d8:	f040 8049 	bne.w	40136e <strlen+0xae>
  4012dc:	f04f 0400 	mov.w	r4, #0
  4012e0:	f06f 0007 	mvn.w	r0, #7
  4012e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4012e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4012ec:	f100 0008 	add.w	r0, r0, #8
  4012f0:	fa82 f24c 	uadd8	r2, r2, ip
  4012f4:	faa4 f28c 	sel	r2, r4, ip
  4012f8:	fa83 f34c 	uadd8	r3, r3, ip
  4012fc:	faa2 f38c 	sel	r3, r2, ip
  401300:	bb4b      	cbnz	r3, 401356 <strlen+0x96>
  401302:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401306:	fa82 f24c 	uadd8	r2, r2, ip
  40130a:	f100 0008 	add.w	r0, r0, #8
  40130e:	faa4 f28c 	sel	r2, r4, ip
  401312:	fa83 f34c 	uadd8	r3, r3, ip
  401316:	faa2 f38c 	sel	r3, r2, ip
  40131a:	b9e3      	cbnz	r3, 401356 <strlen+0x96>
  40131c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401320:	fa82 f24c 	uadd8	r2, r2, ip
  401324:	f100 0008 	add.w	r0, r0, #8
  401328:	faa4 f28c 	sel	r2, r4, ip
  40132c:	fa83 f34c 	uadd8	r3, r3, ip
  401330:	faa2 f38c 	sel	r3, r2, ip
  401334:	b97b      	cbnz	r3, 401356 <strlen+0x96>
  401336:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40133a:	f101 0120 	add.w	r1, r1, #32
  40133e:	fa82 f24c 	uadd8	r2, r2, ip
  401342:	f100 0008 	add.w	r0, r0, #8
  401346:	faa4 f28c 	sel	r2, r4, ip
  40134a:	fa83 f34c 	uadd8	r3, r3, ip
  40134e:	faa2 f38c 	sel	r3, r2, ip
  401352:	2b00      	cmp	r3, #0
  401354:	d0c6      	beq.n	4012e4 <strlen+0x24>
  401356:	2a00      	cmp	r2, #0
  401358:	bf04      	itt	eq
  40135a:	3004      	addeq	r0, #4
  40135c:	461a      	moveq	r2, r3
  40135e:	ba12      	rev	r2, r2
  401360:	fab2 f282 	clz	r2, r2
  401364:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401368:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40136c:	4770      	bx	lr
  40136e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401372:	f004 0503 	and.w	r5, r4, #3
  401376:	f1c4 0000 	rsb	r0, r4, #0
  40137a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40137e:	f014 0f04 	tst.w	r4, #4
  401382:	f891 f040 	pld	[r1, #64]	; 0x40
  401386:	fa0c f505 	lsl.w	r5, ip, r5
  40138a:	ea62 0205 	orn	r2, r2, r5
  40138e:	bf1c      	itt	ne
  401390:	ea63 0305 	ornne	r3, r3, r5
  401394:	4662      	movne	r2, ip
  401396:	f04f 0400 	mov.w	r4, #0
  40139a:	e7a9      	b.n	4012f0 <strlen+0x30>

0040139c <__sprint_r.part.0>:
  40139c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4013a0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4013a2:	049c      	lsls	r4, r3, #18
  4013a4:	4693      	mov	fp, r2
  4013a6:	d52f      	bpl.n	401408 <__sprint_r.part.0+0x6c>
  4013a8:	6893      	ldr	r3, [r2, #8]
  4013aa:	6812      	ldr	r2, [r2, #0]
  4013ac:	b353      	cbz	r3, 401404 <__sprint_r.part.0+0x68>
  4013ae:	460e      	mov	r6, r1
  4013b0:	4607      	mov	r7, r0
  4013b2:	f102 0908 	add.w	r9, r2, #8
  4013b6:	e919 0420 	ldmdb	r9, {r5, sl}
  4013ba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4013be:	d017      	beq.n	4013f0 <__sprint_r.part.0+0x54>
  4013c0:	3d04      	subs	r5, #4
  4013c2:	2400      	movs	r4, #0
  4013c4:	e001      	b.n	4013ca <__sprint_r.part.0+0x2e>
  4013c6:	45a0      	cmp	r8, r4
  4013c8:	d010      	beq.n	4013ec <__sprint_r.part.0+0x50>
  4013ca:	4632      	mov	r2, r6
  4013cc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4013d0:	4638      	mov	r0, r7
  4013d2:	f001 f8bb 	bl	40254c <_fputwc_r>
  4013d6:	1c43      	adds	r3, r0, #1
  4013d8:	f104 0401 	add.w	r4, r4, #1
  4013dc:	d1f3      	bne.n	4013c6 <__sprint_r.part.0+0x2a>
  4013de:	2300      	movs	r3, #0
  4013e0:	f8cb 3008 	str.w	r3, [fp, #8]
  4013e4:	f8cb 3004 	str.w	r3, [fp, #4]
  4013e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4013ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4013f0:	f02a 0a03 	bic.w	sl, sl, #3
  4013f4:	eba3 030a 	sub.w	r3, r3, sl
  4013f8:	f8cb 3008 	str.w	r3, [fp, #8]
  4013fc:	f109 0908 	add.w	r9, r9, #8
  401400:	2b00      	cmp	r3, #0
  401402:	d1d8      	bne.n	4013b6 <__sprint_r.part.0+0x1a>
  401404:	2000      	movs	r0, #0
  401406:	e7ea      	b.n	4013de <__sprint_r.part.0+0x42>
  401408:	f001 fa0a 	bl	402820 <__sfvwrite_r>
  40140c:	2300      	movs	r3, #0
  40140e:	f8cb 3008 	str.w	r3, [fp, #8]
  401412:	f8cb 3004 	str.w	r3, [fp, #4]
  401416:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40141a:	bf00      	nop

0040141c <_vfiprintf_r>:
  40141c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401420:	b0ad      	sub	sp, #180	; 0xb4
  401422:	461d      	mov	r5, r3
  401424:	468b      	mov	fp, r1
  401426:	4690      	mov	r8, r2
  401428:	9307      	str	r3, [sp, #28]
  40142a:	9006      	str	r0, [sp, #24]
  40142c:	b118      	cbz	r0, 401436 <_vfiprintf_r+0x1a>
  40142e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401430:	2b00      	cmp	r3, #0
  401432:	f000 80f3 	beq.w	40161c <_vfiprintf_r+0x200>
  401436:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40143a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40143e:	07df      	lsls	r7, r3, #31
  401440:	b281      	uxth	r1, r0
  401442:	d402      	bmi.n	40144a <_vfiprintf_r+0x2e>
  401444:	058e      	lsls	r6, r1, #22
  401446:	f140 80fc 	bpl.w	401642 <_vfiprintf_r+0x226>
  40144a:	048c      	lsls	r4, r1, #18
  40144c:	d40a      	bmi.n	401464 <_vfiprintf_r+0x48>
  40144e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401452:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401456:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40145a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40145e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  401462:	b289      	uxth	r1, r1
  401464:	0708      	lsls	r0, r1, #28
  401466:	f140 80b3 	bpl.w	4015d0 <_vfiprintf_r+0x1b4>
  40146a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40146e:	2b00      	cmp	r3, #0
  401470:	f000 80ae 	beq.w	4015d0 <_vfiprintf_r+0x1b4>
  401474:	f001 031a 	and.w	r3, r1, #26
  401478:	2b0a      	cmp	r3, #10
  40147a:	f000 80b5 	beq.w	4015e8 <_vfiprintf_r+0x1cc>
  40147e:	2300      	movs	r3, #0
  401480:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401484:	930b      	str	r3, [sp, #44]	; 0x2c
  401486:	9311      	str	r3, [sp, #68]	; 0x44
  401488:	9310      	str	r3, [sp, #64]	; 0x40
  40148a:	9303      	str	r3, [sp, #12]
  40148c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401490:	46ca      	mov	sl, r9
  401492:	f8cd b010 	str.w	fp, [sp, #16]
  401496:	f898 3000 	ldrb.w	r3, [r8]
  40149a:	4644      	mov	r4, r8
  40149c:	b1fb      	cbz	r3, 4014de <_vfiprintf_r+0xc2>
  40149e:	2b25      	cmp	r3, #37	; 0x25
  4014a0:	d102      	bne.n	4014a8 <_vfiprintf_r+0x8c>
  4014a2:	e01c      	b.n	4014de <_vfiprintf_r+0xc2>
  4014a4:	2b25      	cmp	r3, #37	; 0x25
  4014a6:	d003      	beq.n	4014b0 <_vfiprintf_r+0x94>
  4014a8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4014ac:	2b00      	cmp	r3, #0
  4014ae:	d1f9      	bne.n	4014a4 <_vfiprintf_r+0x88>
  4014b0:	eba4 0508 	sub.w	r5, r4, r8
  4014b4:	b19d      	cbz	r5, 4014de <_vfiprintf_r+0xc2>
  4014b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4014b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4014ba:	f8ca 8000 	str.w	r8, [sl]
  4014be:	3301      	adds	r3, #1
  4014c0:	442a      	add	r2, r5
  4014c2:	2b07      	cmp	r3, #7
  4014c4:	f8ca 5004 	str.w	r5, [sl, #4]
  4014c8:	9211      	str	r2, [sp, #68]	; 0x44
  4014ca:	9310      	str	r3, [sp, #64]	; 0x40
  4014cc:	dd7a      	ble.n	4015c4 <_vfiprintf_r+0x1a8>
  4014ce:	2a00      	cmp	r2, #0
  4014d0:	f040 84b0 	bne.w	401e34 <_vfiprintf_r+0xa18>
  4014d4:	9b03      	ldr	r3, [sp, #12]
  4014d6:	9210      	str	r2, [sp, #64]	; 0x40
  4014d8:	442b      	add	r3, r5
  4014da:	46ca      	mov	sl, r9
  4014dc:	9303      	str	r3, [sp, #12]
  4014de:	7823      	ldrb	r3, [r4, #0]
  4014e0:	2b00      	cmp	r3, #0
  4014e2:	f000 83e0 	beq.w	401ca6 <_vfiprintf_r+0x88a>
  4014e6:	2000      	movs	r0, #0
  4014e8:	f04f 0300 	mov.w	r3, #0
  4014ec:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4014f0:	f104 0801 	add.w	r8, r4, #1
  4014f4:	7862      	ldrb	r2, [r4, #1]
  4014f6:	4605      	mov	r5, r0
  4014f8:	4606      	mov	r6, r0
  4014fa:	4603      	mov	r3, r0
  4014fc:	f04f 34ff 	mov.w	r4, #4294967295
  401500:	f108 0801 	add.w	r8, r8, #1
  401504:	f1a2 0120 	sub.w	r1, r2, #32
  401508:	2958      	cmp	r1, #88	; 0x58
  40150a:	f200 82de 	bhi.w	401aca <_vfiprintf_r+0x6ae>
  40150e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401512:	0221      	.short	0x0221
  401514:	02dc02dc 	.word	0x02dc02dc
  401518:	02dc0229 	.word	0x02dc0229
  40151c:	02dc02dc 	.word	0x02dc02dc
  401520:	02dc02dc 	.word	0x02dc02dc
  401524:	028902dc 	.word	0x028902dc
  401528:	02dc0295 	.word	0x02dc0295
  40152c:	02bd00a2 	.word	0x02bd00a2
  401530:	019f02dc 	.word	0x019f02dc
  401534:	01a401a4 	.word	0x01a401a4
  401538:	01a401a4 	.word	0x01a401a4
  40153c:	01a401a4 	.word	0x01a401a4
  401540:	01a401a4 	.word	0x01a401a4
  401544:	02dc01a4 	.word	0x02dc01a4
  401548:	02dc02dc 	.word	0x02dc02dc
  40154c:	02dc02dc 	.word	0x02dc02dc
  401550:	02dc02dc 	.word	0x02dc02dc
  401554:	02dc02dc 	.word	0x02dc02dc
  401558:	01b202dc 	.word	0x01b202dc
  40155c:	02dc02dc 	.word	0x02dc02dc
  401560:	02dc02dc 	.word	0x02dc02dc
  401564:	02dc02dc 	.word	0x02dc02dc
  401568:	02dc02dc 	.word	0x02dc02dc
  40156c:	02dc02dc 	.word	0x02dc02dc
  401570:	02dc0197 	.word	0x02dc0197
  401574:	02dc02dc 	.word	0x02dc02dc
  401578:	02dc02dc 	.word	0x02dc02dc
  40157c:	02dc019b 	.word	0x02dc019b
  401580:	025302dc 	.word	0x025302dc
  401584:	02dc02dc 	.word	0x02dc02dc
  401588:	02dc02dc 	.word	0x02dc02dc
  40158c:	02dc02dc 	.word	0x02dc02dc
  401590:	02dc02dc 	.word	0x02dc02dc
  401594:	02dc02dc 	.word	0x02dc02dc
  401598:	021b025a 	.word	0x021b025a
  40159c:	02dc02dc 	.word	0x02dc02dc
  4015a0:	026e02dc 	.word	0x026e02dc
  4015a4:	02dc021b 	.word	0x02dc021b
  4015a8:	027302dc 	.word	0x027302dc
  4015ac:	01f502dc 	.word	0x01f502dc
  4015b0:	02090182 	.word	0x02090182
  4015b4:	02dc02d7 	.word	0x02dc02d7
  4015b8:	02dc029a 	.word	0x02dc029a
  4015bc:	02dc00a7 	.word	0x02dc00a7
  4015c0:	022e02dc 	.word	0x022e02dc
  4015c4:	f10a 0a08 	add.w	sl, sl, #8
  4015c8:	9b03      	ldr	r3, [sp, #12]
  4015ca:	442b      	add	r3, r5
  4015cc:	9303      	str	r3, [sp, #12]
  4015ce:	e786      	b.n	4014de <_vfiprintf_r+0xc2>
  4015d0:	4659      	mov	r1, fp
  4015d2:	9806      	ldr	r0, [sp, #24]
  4015d4:	f000 fdac 	bl	402130 <__swsetup_r>
  4015d8:	bb18      	cbnz	r0, 401622 <_vfiprintf_r+0x206>
  4015da:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4015de:	f001 031a 	and.w	r3, r1, #26
  4015e2:	2b0a      	cmp	r3, #10
  4015e4:	f47f af4b 	bne.w	40147e <_vfiprintf_r+0x62>
  4015e8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4015ec:	2b00      	cmp	r3, #0
  4015ee:	f6ff af46 	blt.w	40147e <_vfiprintf_r+0x62>
  4015f2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4015f6:	07db      	lsls	r3, r3, #31
  4015f8:	d405      	bmi.n	401606 <_vfiprintf_r+0x1ea>
  4015fa:	058f      	lsls	r7, r1, #22
  4015fc:	d403      	bmi.n	401606 <_vfiprintf_r+0x1ea>
  4015fe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401602:	f001 fac3 	bl	402b8c <__retarget_lock_release_recursive>
  401606:	462b      	mov	r3, r5
  401608:	4642      	mov	r2, r8
  40160a:	4659      	mov	r1, fp
  40160c:	9806      	ldr	r0, [sp, #24]
  40160e:	f000 fd4d 	bl	4020ac <__sbprintf>
  401612:	9003      	str	r0, [sp, #12]
  401614:	9803      	ldr	r0, [sp, #12]
  401616:	b02d      	add	sp, #180	; 0xb4
  401618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40161c:	f000 fef4 	bl	402408 <__sinit>
  401620:	e709      	b.n	401436 <_vfiprintf_r+0x1a>
  401622:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401626:	07d9      	lsls	r1, r3, #31
  401628:	d404      	bmi.n	401634 <_vfiprintf_r+0x218>
  40162a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40162e:	059a      	lsls	r2, r3, #22
  401630:	f140 84aa 	bpl.w	401f88 <_vfiprintf_r+0xb6c>
  401634:	f04f 33ff 	mov.w	r3, #4294967295
  401638:	9303      	str	r3, [sp, #12]
  40163a:	9803      	ldr	r0, [sp, #12]
  40163c:	b02d      	add	sp, #180	; 0xb4
  40163e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401642:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401646:	f001 fa9f 	bl	402b88 <__retarget_lock_acquire_recursive>
  40164a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40164e:	b281      	uxth	r1, r0
  401650:	e6fb      	b.n	40144a <_vfiprintf_r+0x2e>
  401652:	4276      	negs	r6, r6
  401654:	9207      	str	r2, [sp, #28]
  401656:	f043 0304 	orr.w	r3, r3, #4
  40165a:	f898 2000 	ldrb.w	r2, [r8]
  40165e:	e74f      	b.n	401500 <_vfiprintf_r+0xe4>
  401660:	9608      	str	r6, [sp, #32]
  401662:	069e      	lsls	r6, r3, #26
  401664:	f100 8450 	bmi.w	401f08 <_vfiprintf_r+0xaec>
  401668:	9907      	ldr	r1, [sp, #28]
  40166a:	06dd      	lsls	r5, r3, #27
  40166c:	460a      	mov	r2, r1
  40166e:	f100 83ef 	bmi.w	401e50 <_vfiprintf_r+0xa34>
  401672:	0658      	lsls	r0, r3, #25
  401674:	f140 83ec 	bpl.w	401e50 <_vfiprintf_r+0xa34>
  401678:	880e      	ldrh	r6, [r1, #0]
  40167a:	3104      	adds	r1, #4
  40167c:	2700      	movs	r7, #0
  40167e:	2201      	movs	r2, #1
  401680:	9107      	str	r1, [sp, #28]
  401682:	f04f 0100 	mov.w	r1, #0
  401686:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40168a:	2500      	movs	r5, #0
  40168c:	1c61      	adds	r1, r4, #1
  40168e:	f000 8116 	beq.w	4018be <_vfiprintf_r+0x4a2>
  401692:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401696:	9102      	str	r1, [sp, #8]
  401698:	ea56 0107 	orrs.w	r1, r6, r7
  40169c:	f040 8114 	bne.w	4018c8 <_vfiprintf_r+0x4ac>
  4016a0:	2c00      	cmp	r4, #0
  4016a2:	f040 835c 	bne.w	401d5e <_vfiprintf_r+0x942>
  4016a6:	2a00      	cmp	r2, #0
  4016a8:	f040 83b7 	bne.w	401e1a <_vfiprintf_r+0x9fe>
  4016ac:	f013 0301 	ands.w	r3, r3, #1
  4016b0:	9305      	str	r3, [sp, #20]
  4016b2:	f000 8457 	beq.w	401f64 <_vfiprintf_r+0xb48>
  4016b6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4016ba:	2330      	movs	r3, #48	; 0x30
  4016bc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4016c0:	9b05      	ldr	r3, [sp, #20]
  4016c2:	42a3      	cmp	r3, r4
  4016c4:	bfb8      	it	lt
  4016c6:	4623      	movlt	r3, r4
  4016c8:	9301      	str	r3, [sp, #4]
  4016ca:	b10d      	cbz	r5, 4016d0 <_vfiprintf_r+0x2b4>
  4016cc:	3301      	adds	r3, #1
  4016ce:	9301      	str	r3, [sp, #4]
  4016d0:	9b02      	ldr	r3, [sp, #8]
  4016d2:	f013 0302 	ands.w	r3, r3, #2
  4016d6:	9309      	str	r3, [sp, #36]	; 0x24
  4016d8:	d002      	beq.n	4016e0 <_vfiprintf_r+0x2c4>
  4016da:	9b01      	ldr	r3, [sp, #4]
  4016dc:	3302      	adds	r3, #2
  4016de:	9301      	str	r3, [sp, #4]
  4016e0:	9b02      	ldr	r3, [sp, #8]
  4016e2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4016e6:	930a      	str	r3, [sp, #40]	; 0x28
  4016e8:	f040 8217 	bne.w	401b1a <_vfiprintf_r+0x6fe>
  4016ec:	9b08      	ldr	r3, [sp, #32]
  4016ee:	9a01      	ldr	r2, [sp, #4]
  4016f0:	1a9d      	subs	r5, r3, r2
  4016f2:	2d00      	cmp	r5, #0
  4016f4:	f340 8211 	ble.w	401b1a <_vfiprintf_r+0x6fe>
  4016f8:	2d10      	cmp	r5, #16
  4016fa:	f340 8490 	ble.w	40201e <_vfiprintf_r+0xc02>
  4016fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401700:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401702:	4ec4      	ldr	r6, [pc, #784]	; (401a14 <_vfiprintf_r+0x5f8>)
  401704:	46d6      	mov	lr, sl
  401706:	2710      	movs	r7, #16
  401708:	46a2      	mov	sl, r4
  40170a:	4619      	mov	r1, r3
  40170c:	9c06      	ldr	r4, [sp, #24]
  40170e:	e007      	b.n	401720 <_vfiprintf_r+0x304>
  401710:	f101 0c02 	add.w	ip, r1, #2
  401714:	f10e 0e08 	add.w	lr, lr, #8
  401718:	4601      	mov	r1, r0
  40171a:	3d10      	subs	r5, #16
  40171c:	2d10      	cmp	r5, #16
  40171e:	dd11      	ble.n	401744 <_vfiprintf_r+0x328>
  401720:	1c48      	adds	r0, r1, #1
  401722:	3210      	adds	r2, #16
  401724:	2807      	cmp	r0, #7
  401726:	9211      	str	r2, [sp, #68]	; 0x44
  401728:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40172c:	9010      	str	r0, [sp, #64]	; 0x40
  40172e:	ddef      	ble.n	401710 <_vfiprintf_r+0x2f4>
  401730:	2a00      	cmp	r2, #0
  401732:	f040 81e4 	bne.w	401afe <_vfiprintf_r+0x6e2>
  401736:	3d10      	subs	r5, #16
  401738:	2d10      	cmp	r5, #16
  40173a:	4611      	mov	r1, r2
  40173c:	f04f 0c01 	mov.w	ip, #1
  401740:	46ce      	mov	lr, r9
  401742:	dced      	bgt.n	401720 <_vfiprintf_r+0x304>
  401744:	4654      	mov	r4, sl
  401746:	4661      	mov	r1, ip
  401748:	46f2      	mov	sl, lr
  40174a:	442a      	add	r2, r5
  40174c:	2907      	cmp	r1, #7
  40174e:	9211      	str	r2, [sp, #68]	; 0x44
  401750:	f8ca 6000 	str.w	r6, [sl]
  401754:	f8ca 5004 	str.w	r5, [sl, #4]
  401758:	9110      	str	r1, [sp, #64]	; 0x40
  40175a:	f300 82ec 	bgt.w	401d36 <_vfiprintf_r+0x91a>
  40175e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401762:	f10a 0a08 	add.w	sl, sl, #8
  401766:	1c48      	adds	r0, r1, #1
  401768:	2d00      	cmp	r5, #0
  40176a:	f040 81de 	bne.w	401b2a <_vfiprintf_r+0x70e>
  40176e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401770:	2b00      	cmp	r3, #0
  401772:	f000 81f8 	beq.w	401b66 <_vfiprintf_r+0x74a>
  401776:	3202      	adds	r2, #2
  401778:	a90e      	add	r1, sp, #56	; 0x38
  40177a:	2302      	movs	r3, #2
  40177c:	2807      	cmp	r0, #7
  40177e:	9211      	str	r2, [sp, #68]	; 0x44
  401780:	9010      	str	r0, [sp, #64]	; 0x40
  401782:	e88a 000a 	stmia.w	sl, {r1, r3}
  401786:	f340 81ea 	ble.w	401b5e <_vfiprintf_r+0x742>
  40178a:	2a00      	cmp	r2, #0
  40178c:	f040 838c 	bne.w	401ea8 <_vfiprintf_r+0xa8c>
  401790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401792:	2b80      	cmp	r3, #128	; 0x80
  401794:	f04f 0001 	mov.w	r0, #1
  401798:	4611      	mov	r1, r2
  40179a:	46ca      	mov	sl, r9
  40179c:	f040 81e7 	bne.w	401b6e <_vfiprintf_r+0x752>
  4017a0:	9b08      	ldr	r3, [sp, #32]
  4017a2:	9d01      	ldr	r5, [sp, #4]
  4017a4:	1b5e      	subs	r6, r3, r5
  4017a6:	2e00      	cmp	r6, #0
  4017a8:	f340 81e1 	ble.w	401b6e <_vfiprintf_r+0x752>
  4017ac:	2e10      	cmp	r6, #16
  4017ae:	4d9a      	ldr	r5, [pc, #616]	; (401a18 <_vfiprintf_r+0x5fc>)
  4017b0:	f340 8450 	ble.w	402054 <_vfiprintf_r+0xc38>
  4017b4:	46d4      	mov	ip, sl
  4017b6:	2710      	movs	r7, #16
  4017b8:	46a2      	mov	sl, r4
  4017ba:	9c06      	ldr	r4, [sp, #24]
  4017bc:	e007      	b.n	4017ce <_vfiprintf_r+0x3b2>
  4017be:	f101 0e02 	add.w	lr, r1, #2
  4017c2:	f10c 0c08 	add.w	ip, ip, #8
  4017c6:	4601      	mov	r1, r0
  4017c8:	3e10      	subs	r6, #16
  4017ca:	2e10      	cmp	r6, #16
  4017cc:	dd11      	ble.n	4017f2 <_vfiprintf_r+0x3d6>
  4017ce:	1c48      	adds	r0, r1, #1
  4017d0:	3210      	adds	r2, #16
  4017d2:	2807      	cmp	r0, #7
  4017d4:	9211      	str	r2, [sp, #68]	; 0x44
  4017d6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4017da:	9010      	str	r0, [sp, #64]	; 0x40
  4017dc:	ddef      	ble.n	4017be <_vfiprintf_r+0x3a2>
  4017de:	2a00      	cmp	r2, #0
  4017e0:	f040 829d 	bne.w	401d1e <_vfiprintf_r+0x902>
  4017e4:	3e10      	subs	r6, #16
  4017e6:	2e10      	cmp	r6, #16
  4017e8:	f04f 0e01 	mov.w	lr, #1
  4017ec:	4611      	mov	r1, r2
  4017ee:	46cc      	mov	ip, r9
  4017f0:	dced      	bgt.n	4017ce <_vfiprintf_r+0x3b2>
  4017f2:	4654      	mov	r4, sl
  4017f4:	46e2      	mov	sl, ip
  4017f6:	4432      	add	r2, r6
  4017f8:	f1be 0f07 	cmp.w	lr, #7
  4017fc:	9211      	str	r2, [sp, #68]	; 0x44
  4017fe:	e88a 0060 	stmia.w	sl, {r5, r6}
  401802:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401806:	f300 8369 	bgt.w	401edc <_vfiprintf_r+0xac0>
  40180a:	f10a 0a08 	add.w	sl, sl, #8
  40180e:	f10e 0001 	add.w	r0, lr, #1
  401812:	4671      	mov	r1, lr
  401814:	e1ab      	b.n	401b6e <_vfiprintf_r+0x752>
  401816:	9608      	str	r6, [sp, #32]
  401818:	f013 0220 	ands.w	r2, r3, #32
  40181c:	f040 838c 	bne.w	401f38 <_vfiprintf_r+0xb1c>
  401820:	f013 0110 	ands.w	r1, r3, #16
  401824:	f040 831a 	bne.w	401e5c <_vfiprintf_r+0xa40>
  401828:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40182c:	f000 8316 	beq.w	401e5c <_vfiprintf_r+0xa40>
  401830:	9807      	ldr	r0, [sp, #28]
  401832:	460a      	mov	r2, r1
  401834:	4601      	mov	r1, r0
  401836:	3104      	adds	r1, #4
  401838:	8806      	ldrh	r6, [r0, #0]
  40183a:	9107      	str	r1, [sp, #28]
  40183c:	2700      	movs	r7, #0
  40183e:	e720      	b.n	401682 <_vfiprintf_r+0x266>
  401840:	9608      	str	r6, [sp, #32]
  401842:	f043 0310 	orr.w	r3, r3, #16
  401846:	e7e7      	b.n	401818 <_vfiprintf_r+0x3fc>
  401848:	9608      	str	r6, [sp, #32]
  40184a:	f043 0310 	orr.w	r3, r3, #16
  40184e:	e708      	b.n	401662 <_vfiprintf_r+0x246>
  401850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401854:	f898 2000 	ldrb.w	r2, [r8]
  401858:	e652      	b.n	401500 <_vfiprintf_r+0xe4>
  40185a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40185e:	2600      	movs	r6, #0
  401860:	f818 2b01 	ldrb.w	r2, [r8], #1
  401864:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401868:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40186c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401870:	2909      	cmp	r1, #9
  401872:	d9f5      	bls.n	401860 <_vfiprintf_r+0x444>
  401874:	e646      	b.n	401504 <_vfiprintf_r+0xe8>
  401876:	9608      	str	r6, [sp, #32]
  401878:	2800      	cmp	r0, #0
  40187a:	f040 8408 	bne.w	40208e <_vfiprintf_r+0xc72>
  40187e:	f043 0310 	orr.w	r3, r3, #16
  401882:	069e      	lsls	r6, r3, #26
  401884:	f100 834c 	bmi.w	401f20 <_vfiprintf_r+0xb04>
  401888:	06dd      	lsls	r5, r3, #27
  40188a:	f100 82f3 	bmi.w	401e74 <_vfiprintf_r+0xa58>
  40188e:	0658      	lsls	r0, r3, #25
  401890:	f140 82f0 	bpl.w	401e74 <_vfiprintf_r+0xa58>
  401894:	9d07      	ldr	r5, [sp, #28]
  401896:	f9b5 6000 	ldrsh.w	r6, [r5]
  40189a:	462a      	mov	r2, r5
  40189c:	17f7      	asrs	r7, r6, #31
  40189e:	3204      	adds	r2, #4
  4018a0:	4630      	mov	r0, r6
  4018a2:	4639      	mov	r1, r7
  4018a4:	9207      	str	r2, [sp, #28]
  4018a6:	2800      	cmp	r0, #0
  4018a8:	f171 0200 	sbcs.w	r2, r1, #0
  4018ac:	f2c0 835d 	blt.w	401f6a <_vfiprintf_r+0xb4e>
  4018b0:	1c61      	adds	r1, r4, #1
  4018b2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4018b6:	f04f 0201 	mov.w	r2, #1
  4018ba:	f47f aeea 	bne.w	401692 <_vfiprintf_r+0x276>
  4018be:	ea56 0107 	orrs.w	r1, r6, r7
  4018c2:	f000 824d 	beq.w	401d60 <_vfiprintf_r+0x944>
  4018c6:	9302      	str	r3, [sp, #8]
  4018c8:	2a01      	cmp	r2, #1
  4018ca:	f000 828c 	beq.w	401de6 <_vfiprintf_r+0x9ca>
  4018ce:	2a02      	cmp	r2, #2
  4018d0:	f040 825c 	bne.w	401d8c <_vfiprintf_r+0x970>
  4018d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4018d6:	46cb      	mov	fp, r9
  4018d8:	0933      	lsrs	r3, r6, #4
  4018da:	f006 010f 	and.w	r1, r6, #15
  4018de:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4018e2:	093a      	lsrs	r2, r7, #4
  4018e4:	461e      	mov	r6, r3
  4018e6:	4617      	mov	r7, r2
  4018e8:	5c43      	ldrb	r3, [r0, r1]
  4018ea:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4018ee:	ea56 0307 	orrs.w	r3, r6, r7
  4018f2:	d1f1      	bne.n	4018d8 <_vfiprintf_r+0x4bc>
  4018f4:	eba9 030b 	sub.w	r3, r9, fp
  4018f8:	9305      	str	r3, [sp, #20]
  4018fa:	e6e1      	b.n	4016c0 <_vfiprintf_r+0x2a4>
  4018fc:	2800      	cmp	r0, #0
  4018fe:	f040 83c0 	bne.w	402082 <_vfiprintf_r+0xc66>
  401902:	0699      	lsls	r1, r3, #26
  401904:	f100 8367 	bmi.w	401fd6 <_vfiprintf_r+0xbba>
  401908:	06da      	lsls	r2, r3, #27
  40190a:	f100 80f1 	bmi.w	401af0 <_vfiprintf_r+0x6d4>
  40190e:	065b      	lsls	r3, r3, #25
  401910:	f140 80ee 	bpl.w	401af0 <_vfiprintf_r+0x6d4>
  401914:	9a07      	ldr	r2, [sp, #28]
  401916:	6813      	ldr	r3, [r2, #0]
  401918:	3204      	adds	r2, #4
  40191a:	9207      	str	r2, [sp, #28]
  40191c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401920:	801a      	strh	r2, [r3, #0]
  401922:	e5b8      	b.n	401496 <_vfiprintf_r+0x7a>
  401924:	9807      	ldr	r0, [sp, #28]
  401926:	4a3d      	ldr	r2, [pc, #244]	; (401a1c <_vfiprintf_r+0x600>)
  401928:	9608      	str	r6, [sp, #32]
  40192a:	920b      	str	r2, [sp, #44]	; 0x2c
  40192c:	6806      	ldr	r6, [r0, #0]
  40192e:	2278      	movs	r2, #120	; 0x78
  401930:	2130      	movs	r1, #48	; 0x30
  401932:	3004      	adds	r0, #4
  401934:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401938:	f043 0302 	orr.w	r3, r3, #2
  40193c:	9007      	str	r0, [sp, #28]
  40193e:	2700      	movs	r7, #0
  401940:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401944:	2202      	movs	r2, #2
  401946:	e69c      	b.n	401682 <_vfiprintf_r+0x266>
  401948:	9608      	str	r6, [sp, #32]
  40194a:	2800      	cmp	r0, #0
  40194c:	d099      	beq.n	401882 <_vfiprintf_r+0x466>
  40194e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401952:	e796      	b.n	401882 <_vfiprintf_r+0x466>
  401954:	f898 2000 	ldrb.w	r2, [r8]
  401958:	2d00      	cmp	r5, #0
  40195a:	f47f add1 	bne.w	401500 <_vfiprintf_r+0xe4>
  40195e:	2001      	movs	r0, #1
  401960:	2520      	movs	r5, #32
  401962:	e5cd      	b.n	401500 <_vfiprintf_r+0xe4>
  401964:	f043 0301 	orr.w	r3, r3, #1
  401968:	f898 2000 	ldrb.w	r2, [r8]
  40196c:	e5c8      	b.n	401500 <_vfiprintf_r+0xe4>
  40196e:	9608      	str	r6, [sp, #32]
  401970:	2800      	cmp	r0, #0
  401972:	f040 8393 	bne.w	40209c <_vfiprintf_r+0xc80>
  401976:	4929      	ldr	r1, [pc, #164]	; (401a1c <_vfiprintf_r+0x600>)
  401978:	910b      	str	r1, [sp, #44]	; 0x2c
  40197a:	069f      	lsls	r7, r3, #26
  40197c:	f100 82e8 	bmi.w	401f50 <_vfiprintf_r+0xb34>
  401980:	9807      	ldr	r0, [sp, #28]
  401982:	06de      	lsls	r6, r3, #27
  401984:	4601      	mov	r1, r0
  401986:	f100 8270 	bmi.w	401e6a <_vfiprintf_r+0xa4e>
  40198a:	065d      	lsls	r5, r3, #25
  40198c:	f140 826d 	bpl.w	401e6a <_vfiprintf_r+0xa4e>
  401990:	3104      	adds	r1, #4
  401992:	8806      	ldrh	r6, [r0, #0]
  401994:	9107      	str	r1, [sp, #28]
  401996:	2700      	movs	r7, #0
  401998:	07d8      	lsls	r0, r3, #31
  40199a:	f140 8222 	bpl.w	401de2 <_vfiprintf_r+0x9c6>
  40199e:	ea56 0107 	orrs.w	r1, r6, r7
  4019a2:	f000 821e 	beq.w	401de2 <_vfiprintf_r+0x9c6>
  4019a6:	2130      	movs	r1, #48	; 0x30
  4019a8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4019ac:	f043 0302 	orr.w	r3, r3, #2
  4019b0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4019b4:	2202      	movs	r2, #2
  4019b6:	e664      	b.n	401682 <_vfiprintf_r+0x266>
  4019b8:	9608      	str	r6, [sp, #32]
  4019ba:	2800      	cmp	r0, #0
  4019bc:	f040 836b 	bne.w	402096 <_vfiprintf_r+0xc7a>
  4019c0:	4917      	ldr	r1, [pc, #92]	; (401a20 <_vfiprintf_r+0x604>)
  4019c2:	910b      	str	r1, [sp, #44]	; 0x2c
  4019c4:	e7d9      	b.n	40197a <_vfiprintf_r+0x55e>
  4019c6:	9907      	ldr	r1, [sp, #28]
  4019c8:	9608      	str	r6, [sp, #32]
  4019ca:	680a      	ldr	r2, [r1, #0]
  4019cc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4019d0:	f04f 0000 	mov.w	r0, #0
  4019d4:	460a      	mov	r2, r1
  4019d6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4019da:	3204      	adds	r2, #4
  4019dc:	2001      	movs	r0, #1
  4019de:	9001      	str	r0, [sp, #4]
  4019e0:	9207      	str	r2, [sp, #28]
  4019e2:	9005      	str	r0, [sp, #20]
  4019e4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4019e8:	9302      	str	r3, [sp, #8]
  4019ea:	2400      	movs	r4, #0
  4019ec:	e670      	b.n	4016d0 <_vfiprintf_r+0x2b4>
  4019ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4019f2:	f898 2000 	ldrb.w	r2, [r8]
  4019f6:	e583      	b.n	401500 <_vfiprintf_r+0xe4>
  4019f8:	f898 2000 	ldrb.w	r2, [r8]
  4019fc:	2a6c      	cmp	r2, #108	; 0x6c
  4019fe:	bf03      	ittte	eq
  401a00:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401a04:	f043 0320 	orreq.w	r3, r3, #32
  401a08:	f108 0801 	addeq.w	r8, r8, #1
  401a0c:	f043 0310 	orrne.w	r3, r3, #16
  401a10:	e576      	b.n	401500 <_vfiprintf_r+0xe4>
  401a12:	bf00      	nop
  401a14:	00403fe0 	.word	0x00403fe0
  401a18:	00403ff0 	.word	0x00403ff0
  401a1c:	00403fc4 	.word	0x00403fc4
  401a20:	00403fb0 	.word	0x00403fb0
  401a24:	9907      	ldr	r1, [sp, #28]
  401a26:	680e      	ldr	r6, [r1, #0]
  401a28:	460a      	mov	r2, r1
  401a2a:	2e00      	cmp	r6, #0
  401a2c:	f102 0204 	add.w	r2, r2, #4
  401a30:	f6ff ae0f 	blt.w	401652 <_vfiprintf_r+0x236>
  401a34:	9207      	str	r2, [sp, #28]
  401a36:	f898 2000 	ldrb.w	r2, [r8]
  401a3a:	e561      	b.n	401500 <_vfiprintf_r+0xe4>
  401a3c:	f898 2000 	ldrb.w	r2, [r8]
  401a40:	2001      	movs	r0, #1
  401a42:	252b      	movs	r5, #43	; 0x2b
  401a44:	e55c      	b.n	401500 <_vfiprintf_r+0xe4>
  401a46:	9907      	ldr	r1, [sp, #28]
  401a48:	9608      	str	r6, [sp, #32]
  401a4a:	f8d1 b000 	ldr.w	fp, [r1]
  401a4e:	f04f 0200 	mov.w	r2, #0
  401a52:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401a56:	1d0e      	adds	r6, r1, #4
  401a58:	f1bb 0f00 	cmp.w	fp, #0
  401a5c:	f000 82e5 	beq.w	40202a <_vfiprintf_r+0xc0e>
  401a60:	1c67      	adds	r7, r4, #1
  401a62:	f000 82c4 	beq.w	401fee <_vfiprintf_r+0xbd2>
  401a66:	4622      	mov	r2, r4
  401a68:	2100      	movs	r1, #0
  401a6a:	4658      	mov	r0, fp
  401a6c:	9301      	str	r3, [sp, #4]
  401a6e:	f001 fbd7 	bl	403220 <memchr>
  401a72:	9b01      	ldr	r3, [sp, #4]
  401a74:	2800      	cmp	r0, #0
  401a76:	f000 82e5 	beq.w	402044 <_vfiprintf_r+0xc28>
  401a7a:	eba0 020b 	sub.w	r2, r0, fp
  401a7e:	9205      	str	r2, [sp, #20]
  401a80:	9607      	str	r6, [sp, #28]
  401a82:	9302      	str	r3, [sp, #8]
  401a84:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401a88:	2400      	movs	r4, #0
  401a8a:	e619      	b.n	4016c0 <_vfiprintf_r+0x2a4>
  401a8c:	f898 2000 	ldrb.w	r2, [r8]
  401a90:	2a2a      	cmp	r2, #42	; 0x2a
  401a92:	f108 0701 	add.w	r7, r8, #1
  401a96:	f000 82e9 	beq.w	40206c <_vfiprintf_r+0xc50>
  401a9a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401a9e:	2909      	cmp	r1, #9
  401aa0:	46b8      	mov	r8, r7
  401aa2:	f04f 0400 	mov.w	r4, #0
  401aa6:	f63f ad2d 	bhi.w	401504 <_vfiprintf_r+0xe8>
  401aaa:	f818 2b01 	ldrb.w	r2, [r8], #1
  401aae:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401ab2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401ab6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401aba:	2909      	cmp	r1, #9
  401abc:	d9f5      	bls.n	401aaa <_vfiprintf_r+0x68e>
  401abe:	e521      	b.n	401504 <_vfiprintf_r+0xe8>
  401ac0:	f043 0320 	orr.w	r3, r3, #32
  401ac4:	f898 2000 	ldrb.w	r2, [r8]
  401ac8:	e51a      	b.n	401500 <_vfiprintf_r+0xe4>
  401aca:	9608      	str	r6, [sp, #32]
  401acc:	2800      	cmp	r0, #0
  401ace:	f040 82db 	bne.w	402088 <_vfiprintf_r+0xc6c>
  401ad2:	2a00      	cmp	r2, #0
  401ad4:	f000 80e7 	beq.w	401ca6 <_vfiprintf_r+0x88a>
  401ad8:	2101      	movs	r1, #1
  401ada:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401ade:	f04f 0200 	mov.w	r2, #0
  401ae2:	9101      	str	r1, [sp, #4]
  401ae4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401ae8:	9105      	str	r1, [sp, #20]
  401aea:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401aee:	e77b      	b.n	4019e8 <_vfiprintf_r+0x5cc>
  401af0:	9a07      	ldr	r2, [sp, #28]
  401af2:	6813      	ldr	r3, [r2, #0]
  401af4:	3204      	adds	r2, #4
  401af6:	9207      	str	r2, [sp, #28]
  401af8:	9a03      	ldr	r2, [sp, #12]
  401afa:	601a      	str	r2, [r3, #0]
  401afc:	e4cb      	b.n	401496 <_vfiprintf_r+0x7a>
  401afe:	aa0f      	add	r2, sp, #60	; 0x3c
  401b00:	9904      	ldr	r1, [sp, #16]
  401b02:	4620      	mov	r0, r4
  401b04:	f7ff fc4a 	bl	40139c <__sprint_r.part.0>
  401b08:	2800      	cmp	r0, #0
  401b0a:	f040 8139 	bne.w	401d80 <_vfiprintf_r+0x964>
  401b0e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401b10:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b12:	f101 0c01 	add.w	ip, r1, #1
  401b16:	46ce      	mov	lr, r9
  401b18:	e5ff      	b.n	40171a <_vfiprintf_r+0x2fe>
  401b1a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401b1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b1e:	1c48      	adds	r0, r1, #1
  401b20:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401b24:	2d00      	cmp	r5, #0
  401b26:	f43f ae22 	beq.w	40176e <_vfiprintf_r+0x352>
  401b2a:	3201      	adds	r2, #1
  401b2c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401b30:	2101      	movs	r1, #1
  401b32:	2807      	cmp	r0, #7
  401b34:	9211      	str	r2, [sp, #68]	; 0x44
  401b36:	9010      	str	r0, [sp, #64]	; 0x40
  401b38:	f8ca 5000 	str.w	r5, [sl]
  401b3c:	f8ca 1004 	str.w	r1, [sl, #4]
  401b40:	f340 8108 	ble.w	401d54 <_vfiprintf_r+0x938>
  401b44:	2a00      	cmp	r2, #0
  401b46:	f040 81bc 	bne.w	401ec2 <_vfiprintf_r+0xaa6>
  401b4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b4c:	2b00      	cmp	r3, #0
  401b4e:	f43f ae1f 	beq.w	401790 <_vfiprintf_r+0x374>
  401b52:	ab0e      	add	r3, sp, #56	; 0x38
  401b54:	2202      	movs	r2, #2
  401b56:	4608      	mov	r0, r1
  401b58:	931c      	str	r3, [sp, #112]	; 0x70
  401b5a:	921d      	str	r2, [sp, #116]	; 0x74
  401b5c:	46ca      	mov	sl, r9
  401b5e:	4601      	mov	r1, r0
  401b60:	f10a 0a08 	add.w	sl, sl, #8
  401b64:	3001      	adds	r0, #1
  401b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401b68:	2b80      	cmp	r3, #128	; 0x80
  401b6a:	f43f ae19 	beq.w	4017a0 <_vfiprintf_r+0x384>
  401b6e:	9b05      	ldr	r3, [sp, #20]
  401b70:	1ae4      	subs	r4, r4, r3
  401b72:	2c00      	cmp	r4, #0
  401b74:	dd2e      	ble.n	401bd4 <_vfiprintf_r+0x7b8>
  401b76:	2c10      	cmp	r4, #16
  401b78:	4db3      	ldr	r5, [pc, #716]	; (401e48 <_vfiprintf_r+0xa2c>)
  401b7a:	dd1e      	ble.n	401bba <_vfiprintf_r+0x79e>
  401b7c:	46d6      	mov	lr, sl
  401b7e:	2610      	movs	r6, #16
  401b80:	9f06      	ldr	r7, [sp, #24]
  401b82:	f8dd a010 	ldr.w	sl, [sp, #16]
  401b86:	e006      	b.n	401b96 <_vfiprintf_r+0x77a>
  401b88:	1c88      	adds	r0, r1, #2
  401b8a:	f10e 0e08 	add.w	lr, lr, #8
  401b8e:	4619      	mov	r1, r3
  401b90:	3c10      	subs	r4, #16
  401b92:	2c10      	cmp	r4, #16
  401b94:	dd10      	ble.n	401bb8 <_vfiprintf_r+0x79c>
  401b96:	1c4b      	adds	r3, r1, #1
  401b98:	3210      	adds	r2, #16
  401b9a:	2b07      	cmp	r3, #7
  401b9c:	9211      	str	r2, [sp, #68]	; 0x44
  401b9e:	e88e 0060 	stmia.w	lr, {r5, r6}
  401ba2:	9310      	str	r3, [sp, #64]	; 0x40
  401ba4:	ddf0      	ble.n	401b88 <_vfiprintf_r+0x76c>
  401ba6:	2a00      	cmp	r2, #0
  401ba8:	d165      	bne.n	401c76 <_vfiprintf_r+0x85a>
  401baa:	3c10      	subs	r4, #16
  401bac:	2c10      	cmp	r4, #16
  401bae:	f04f 0001 	mov.w	r0, #1
  401bb2:	4611      	mov	r1, r2
  401bb4:	46ce      	mov	lr, r9
  401bb6:	dcee      	bgt.n	401b96 <_vfiprintf_r+0x77a>
  401bb8:	46f2      	mov	sl, lr
  401bba:	4422      	add	r2, r4
  401bbc:	2807      	cmp	r0, #7
  401bbe:	9211      	str	r2, [sp, #68]	; 0x44
  401bc0:	f8ca 5000 	str.w	r5, [sl]
  401bc4:	f8ca 4004 	str.w	r4, [sl, #4]
  401bc8:	9010      	str	r0, [sp, #64]	; 0x40
  401bca:	f300 8085 	bgt.w	401cd8 <_vfiprintf_r+0x8bc>
  401bce:	f10a 0a08 	add.w	sl, sl, #8
  401bd2:	3001      	adds	r0, #1
  401bd4:	9905      	ldr	r1, [sp, #20]
  401bd6:	f8ca b000 	str.w	fp, [sl]
  401bda:	440a      	add	r2, r1
  401bdc:	2807      	cmp	r0, #7
  401bde:	9211      	str	r2, [sp, #68]	; 0x44
  401be0:	f8ca 1004 	str.w	r1, [sl, #4]
  401be4:	9010      	str	r0, [sp, #64]	; 0x40
  401be6:	f340 8082 	ble.w	401cee <_vfiprintf_r+0x8d2>
  401bea:	2a00      	cmp	r2, #0
  401bec:	f040 8118 	bne.w	401e20 <_vfiprintf_r+0xa04>
  401bf0:	9b02      	ldr	r3, [sp, #8]
  401bf2:	9210      	str	r2, [sp, #64]	; 0x40
  401bf4:	0758      	lsls	r0, r3, #29
  401bf6:	d535      	bpl.n	401c64 <_vfiprintf_r+0x848>
  401bf8:	9b08      	ldr	r3, [sp, #32]
  401bfa:	9901      	ldr	r1, [sp, #4]
  401bfc:	1a5c      	subs	r4, r3, r1
  401bfe:	2c00      	cmp	r4, #0
  401c00:	f340 80e7 	ble.w	401dd2 <_vfiprintf_r+0x9b6>
  401c04:	46ca      	mov	sl, r9
  401c06:	2c10      	cmp	r4, #16
  401c08:	f340 8218 	ble.w	40203c <_vfiprintf_r+0xc20>
  401c0c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c0e:	4e8f      	ldr	r6, [pc, #572]	; (401e4c <_vfiprintf_r+0xa30>)
  401c10:	9f06      	ldr	r7, [sp, #24]
  401c12:	f8dd b010 	ldr.w	fp, [sp, #16]
  401c16:	2510      	movs	r5, #16
  401c18:	e006      	b.n	401c28 <_vfiprintf_r+0x80c>
  401c1a:	1c88      	adds	r0, r1, #2
  401c1c:	f10a 0a08 	add.w	sl, sl, #8
  401c20:	4619      	mov	r1, r3
  401c22:	3c10      	subs	r4, #16
  401c24:	2c10      	cmp	r4, #16
  401c26:	dd11      	ble.n	401c4c <_vfiprintf_r+0x830>
  401c28:	1c4b      	adds	r3, r1, #1
  401c2a:	3210      	adds	r2, #16
  401c2c:	2b07      	cmp	r3, #7
  401c2e:	9211      	str	r2, [sp, #68]	; 0x44
  401c30:	f8ca 6000 	str.w	r6, [sl]
  401c34:	f8ca 5004 	str.w	r5, [sl, #4]
  401c38:	9310      	str	r3, [sp, #64]	; 0x40
  401c3a:	ddee      	ble.n	401c1a <_vfiprintf_r+0x7fe>
  401c3c:	bb42      	cbnz	r2, 401c90 <_vfiprintf_r+0x874>
  401c3e:	3c10      	subs	r4, #16
  401c40:	2c10      	cmp	r4, #16
  401c42:	f04f 0001 	mov.w	r0, #1
  401c46:	4611      	mov	r1, r2
  401c48:	46ca      	mov	sl, r9
  401c4a:	dced      	bgt.n	401c28 <_vfiprintf_r+0x80c>
  401c4c:	4422      	add	r2, r4
  401c4e:	2807      	cmp	r0, #7
  401c50:	9211      	str	r2, [sp, #68]	; 0x44
  401c52:	f8ca 6000 	str.w	r6, [sl]
  401c56:	f8ca 4004 	str.w	r4, [sl, #4]
  401c5a:	9010      	str	r0, [sp, #64]	; 0x40
  401c5c:	dd51      	ble.n	401d02 <_vfiprintf_r+0x8e6>
  401c5e:	2a00      	cmp	r2, #0
  401c60:	f040 819b 	bne.w	401f9a <_vfiprintf_r+0xb7e>
  401c64:	9b03      	ldr	r3, [sp, #12]
  401c66:	9a08      	ldr	r2, [sp, #32]
  401c68:	9901      	ldr	r1, [sp, #4]
  401c6a:	428a      	cmp	r2, r1
  401c6c:	bfac      	ite	ge
  401c6e:	189b      	addge	r3, r3, r2
  401c70:	185b      	addlt	r3, r3, r1
  401c72:	9303      	str	r3, [sp, #12]
  401c74:	e04e      	b.n	401d14 <_vfiprintf_r+0x8f8>
  401c76:	aa0f      	add	r2, sp, #60	; 0x3c
  401c78:	4651      	mov	r1, sl
  401c7a:	4638      	mov	r0, r7
  401c7c:	f7ff fb8e 	bl	40139c <__sprint_r.part.0>
  401c80:	2800      	cmp	r0, #0
  401c82:	f040 813f 	bne.w	401f04 <_vfiprintf_r+0xae8>
  401c86:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c88:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c8a:	1c48      	adds	r0, r1, #1
  401c8c:	46ce      	mov	lr, r9
  401c8e:	e77f      	b.n	401b90 <_vfiprintf_r+0x774>
  401c90:	aa0f      	add	r2, sp, #60	; 0x3c
  401c92:	4659      	mov	r1, fp
  401c94:	4638      	mov	r0, r7
  401c96:	f7ff fb81 	bl	40139c <__sprint_r.part.0>
  401c9a:	b960      	cbnz	r0, 401cb6 <_vfiprintf_r+0x89a>
  401c9c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c9e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ca0:	1c48      	adds	r0, r1, #1
  401ca2:	46ca      	mov	sl, r9
  401ca4:	e7bd      	b.n	401c22 <_vfiprintf_r+0x806>
  401ca6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401ca8:	f8dd b010 	ldr.w	fp, [sp, #16]
  401cac:	2b00      	cmp	r3, #0
  401cae:	f040 81d4 	bne.w	40205a <_vfiprintf_r+0xc3e>
  401cb2:	2300      	movs	r3, #0
  401cb4:	9310      	str	r3, [sp, #64]	; 0x40
  401cb6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401cba:	f013 0f01 	tst.w	r3, #1
  401cbe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401cc2:	d102      	bne.n	401cca <_vfiprintf_r+0x8ae>
  401cc4:	059a      	lsls	r2, r3, #22
  401cc6:	f140 80de 	bpl.w	401e86 <_vfiprintf_r+0xa6a>
  401cca:	065b      	lsls	r3, r3, #25
  401ccc:	f53f acb2 	bmi.w	401634 <_vfiprintf_r+0x218>
  401cd0:	9803      	ldr	r0, [sp, #12]
  401cd2:	b02d      	add	sp, #180	; 0xb4
  401cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401cd8:	2a00      	cmp	r2, #0
  401cda:	f040 8106 	bne.w	401eea <_vfiprintf_r+0xace>
  401cde:	9a05      	ldr	r2, [sp, #20]
  401ce0:	921d      	str	r2, [sp, #116]	; 0x74
  401ce2:	2301      	movs	r3, #1
  401ce4:	9211      	str	r2, [sp, #68]	; 0x44
  401ce6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  401cea:	9310      	str	r3, [sp, #64]	; 0x40
  401cec:	46ca      	mov	sl, r9
  401cee:	f10a 0a08 	add.w	sl, sl, #8
  401cf2:	9b02      	ldr	r3, [sp, #8]
  401cf4:	0759      	lsls	r1, r3, #29
  401cf6:	d504      	bpl.n	401d02 <_vfiprintf_r+0x8e6>
  401cf8:	9b08      	ldr	r3, [sp, #32]
  401cfa:	9901      	ldr	r1, [sp, #4]
  401cfc:	1a5c      	subs	r4, r3, r1
  401cfe:	2c00      	cmp	r4, #0
  401d00:	dc81      	bgt.n	401c06 <_vfiprintf_r+0x7ea>
  401d02:	9b03      	ldr	r3, [sp, #12]
  401d04:	9908      	ldr	r1, [sp, #32]
  401d06:	9801      	ldr	r0, [sp, #4]
  401d08:	4281      	cmp	r1, r0
  401d0a:	bfac      	ite	ge
  401d0c:	185b      	addge	r3, r3, r1
  401d0e:	181b      	addlt	r3, r3, r0
  401d10:	9303      	str	r3, [sp, #12]
  401d12:	bb72      	cbnz	r2, 401d72 <_vfiprintf_r+0x956>
  401d14:	2300      	movs	r3, #0
  401d16:	9310      	str	r3, [sp, #64]	; 0x40
  401d18:	46ca      	mov	sl, r9
  401d1a:	f7ff bbbc 	b.w	401496 <_vfiprintf_r+0x7a>
  401d1e:	aa0f      	add	r2, sp, #60	; 0x3c
  401d20:	9904      	ldr	r1, [sp, #16]
  401d22:	4620      	mov	r0, r4
  401d24:	f7ff fb3a 	bl	40139c <__sprint_r.part.0>
  401d28:	bb50      	cbnz	r0, 401d80 <_vfiprintf_r+0x964>
  401d2a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401d2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401d2e:	f101 0e01 	add.w	lr, r1, #1
  401d32:	46cc      	mov	ip, r9
  401d34:	e548      	b.n	4017c8 <_vfiprintf_r+0x3ac>
  401d36:	2a00      	cmp	r2, #0
  401d38:	f040 8140 	bne.w	401fbc <_vfiprintf_r+0xba0>
  401d3c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  401d40:	2900      	cmp	r1, #0
  401d42:	f000 811b 	beq.w	401f7c <_vfiprintf_r+0xb60>
  401d46:	2201      	movs	r2, #1
  401d48:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  401d4c:	4610      	mov	r0, r2
  401d4e:	921d      	str	r2, [sp, #116]	; 0x74
  401d50:	911c      	str	r1, [sp, #112]	; 0x70
  401d52:	46ca      	mov	sl, r9
  401d54:	4601      	mov	r1, r0
  401d56:	f10a 0a08 	add.w	sl, sl, #8
  401d5a:	3001      	adds	r0, #1
  401d5c:	e507      	b.n	40176e <_vfiprintf_r+0x352>
  401d5e:	9b02      	ldr	r3, [sp, #8]
  401d60:	2a01      	cmp	r2, #1
  401d62:	f000 8098 	beq.w	401e96 <_vfiprintf_r+0xa7a>
  401d66:	2a02      	cmp	r2, #2
  401d68:	d10d      	bne.n	401d86 <_vfiprintf_r+0x96a>
  401d6a:	9302      	str	r3, [sp, #8]
  401d6c:	2600      	movs	r6, #0
  401d6e:	2700      	movs	r7, #0
  401d70:	e5b0      	b.n	4018d4 <_vfiprintf_r+0x4b8>
  401d72:	aa0f      	add	r2, sp, #60	; 0x3c
  401d74:	9904      	ldr	r1, [sp, #16]
  401d76:	9806      	ldr	r0, [sp, #24]
  401d78:	f7ff fb10 	bl	40139c <__sprint_r.part.0>
  401d7c:	2800      	cmp	r0, #0
  401d7e:	d0c9      	beq.n	401d14 <_vfiprintf_r+0x8f8>
  401d80:	f8dd b010 	ldr.w	fp, [sp, #16]
  401d84:	e797      	b.n	401cb6 <_vfiprintf_r+0x89a>
  401d86:	9302      	str	r3, [sp, #8]
  401d88:	2600      	movs	r6, #0
  401d8a:	2700      	movs	r7, #0
  401d8c:	4649      	mov	r1, r9
  401d8e:	e000      	b.n	401d92 <_vfiprintf_r+0x976>
  401d90:	4659      	mov	r1, fp
  401d92:	08f2      	lsrs	r2, r6, #3
  401d94:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401d98:	08f8      	lsrs	r0, r7, #3
  401d9a:	f006 0307 	and.w	r3, r6, #7
  401d9e:	4607      	mov	r7, r0
  401da0:	4616      	mov	r6, r2
  401da2:	3330      	adds	r3, #48	; 0x30
  401da4:	ea56 0207 	orrs.w	r2, r6, r7
  401da8:	f801 3c01 	strb.w	r3, [r1, #-1]
  401dac:	f101 3bff 	add.w	fp, r1, #4294967295
  401db0:	d1ee      	bne.n	401d90 <_vfiprintf_r+0x974>
  401db2:	9a02      	ldr	r2, [sp, #8]
  401db4:	07d6      	lsls	r6, r2, #31
  401db6:	f57f ad9d 	bpl.w	4018f4 <_vfiprintf_r+0x4d8>
  401dba:	2b30      	cmp	r3, #48	; 0x30
  401dbc:	f43f ad9a 	beq.w	4018f4 <_vfiprintf_r+0x4d8>
  401dc0:	3902      	subs	r1, #2
  401dc2:	2330      	movs	r3, #48	; 0x30
  401dc4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  401dc8:	eba9 0301 	sub.w	r3, r9, r1
  401dcc:	9305      	str	r3, [sp, #20]
  401dce:	468b      	mov	fp, r1
  401dd0:	e476      	b.n	4016c0 <_vfiprintf_r+0x2a4>
  401dd2:	9b03      	ldr	r3, [sp, #12]
  401dd4:	9a08      	ldr	r2, [sp, #32]
  401dd6:	428a      	cmp	r2, r1
  401dd8:	bfac      	ite	ge
  401dda:	189b      	addge	r3, r3, r2
  401ddc:	185b      	addlt	r3, r3, r1
  401dde:	9303      	str	r3, [sp, #12]
  401de0:	e798      	b.n	401d14 <_vfiprintf_r+0x8f8>
  401de2:	2202      	movs	r2, #2
  401de4:	e44d      	b.n	401682 <_vfiprintf_r+0x266>
  401de6:	2f00      	cmp	r7, #0
  401de8:	bf08      	it	eq
  401dea:	2e0a      	cmpeq	r6, #10
  401dec:	d352      	bcc.n	401e94 <_vfiprintf_r+0xa78>
  401dee:	46cb      	mov	fp, r9
  401df0:	4630      	mov	r0, r6
  401df2:	4639      	mov	r1, r7
  401df4:	220a      	movs	r2, #10
  401df6:	2300      	movs	r3, #0
  401df8:	f001 ff36 	bl	403c68 <__aeabi_uldivmod>
  401dfc:	3230      	adds	r2, #48	; 0x30
  401dfe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  401e02:	4630      	mov	r0, r6
  401e04:	4639      	mov	r1, r7
  401e06:	2300      	movs	r3, #0
  401e08:	220a      	movs	r2, #10
  401e0a:	f001 ff2d 	bl	403c68 <__aeabi_uldivmod>
  401e0e:	4606      	mov	r6, r0
  401e10:	460f      	mov	r7, r1
  401e12:	ea56 0307 	orrs.w	r3, r6, r7
  401e16:	d1eb      	bne.n	401df0 <_vfiprintf_r+0x9d4>
  401e18:	e56c      	b.n	4018f4 <_vfiprintf_r+0x4d8>
  401e1a:	9405      	str	r4, [sp, #20]
  401e1c:	46cb      	mov	fp, r9
  401e1e:	e44f      	b.n	4016c0 <_vfiprintf_r+0x2a4>
  401e20:	aa0f      	add	r2, sp, #60	; 0x3c
  401e22:	9904      	ldr	r1, [sp, #16]
  401e24:	9806      	ldr	r0, [sp, #24]
  401e26:	f7ff fab9 	bl	40139c <__sprint_r.part.0>
  401e2a:	2800      	cmp	r0, #0
  401e2c:	d1a8      	bne.n	401d80 <_vfiprintf_r+0x964>
  401e2e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e30:	46ca      	mov	sl, r9
  401e32:	e75e      	b.n	401cf2 <_vfiprintf_r+0x8d6>
  401e34:	aa0f      	add	r2, sp, #60	; 0x3c
  401e36:	9904      	ldr	r1, [sp, #16]
  401e38:	9806      	ldr	r0, [sp, #24]
  401e3a:	f7ff faaf 	bl	40139c <__sprint_r.part.0>
  401e3e:	2800      	cmp	r0, #0
  401e40:	d19e      	bne.n	401d80 <_vfiprintf_r+0x964>
  401e42:	46ca      	mov	sl, r9
  401e44:	f7ff bbc0 	b.w	4015c8 <_vfiprintf_r+0x1ac>
  401e48:	00403ff0 	.word	0x00403ff0
  401e4c:	00403fe0 	.word	0x00403fe0
  401e50:	3104      	adds	r1, #4
  401e52:	6816      	ldr	r6, [r2, #0]
  401e54:	9107      	str	r1, [sp, #28]
  401e56:	2201      	movs	r2, #1
  401e58:	2700      	movs	r7, #0
  401e5a:	e412      	b.n	401682 <_vfiprintf_r+0x266>
  401e5c:	9807      	ldr	r0, [sp, #28]
  401e5e:	4601      	mov	r1, r0
  401e60:	3104      	adds	r1, #4
  401e62:	6806      	ldr	r6, [r0, #0]
  401e64:	9107      	str	r1, [sp, #28]
  401e66:	2700      	movs	r7, #0
  401e68:	e40b      	b.n	401682 <_vfiprintf_r+0x266>
  401e6a:	680e      	ldr	r6, [r1, #0]
  401e6c:	3104      	adds	r1, #4
  401e6e:	9107      	str	r1, [sp, #28]
  401e70:	2700      	movs	r7, #0
  401e72:	e591      	b.n	401998 <_vfiprintf_r+0x57c>
  401e74:	9907      	ldr	r1, [sp, #28]
  401e76:	680e      	ldr	r6, [r1, #0]
  401e78:	460a      	mov	r2, r1
  401e7a:	17f7      	asrs	r7, r6, #31
  401e7c:	3204      	adds	r2, #4
  401e7e:	9207      	str	r2, [sp, #28]
  401e80:	4630      	mov	r0, r6
  401e82:	4639      	mov	r1, r7
  401e84:	e50f      	b.n	4018a6 <_vfiprintf_r+0x48a>
  401e86:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401e8a:	f000 fe7f 	bl	402b8c <__retarget_lock_release_recursive>
  401e8e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401e92:	e71a      	b.n	401cca <_vfiprintf_r+0x8ae>
  401e94:	9b02      	ldr	r3, [sp, #8]
  401e96:	9302      	str	r3, [sp, #8]
  401e98:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401e9c:	3630      	adds	r6, #48	; 0x30
  401e9e:	2301      	movs	r3, #1
  401ea0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  401ea4:	9305      	str	r3, [sp, #20]
  401ea6:	e40b      	b.n	4016c0 <_vfiprintf_r+0x2a4>
  401ea8:	aa0f      	add	r2, sp, #60	; 0x3c
  401eaa:	9904      	ldr	r1, [sp, #16]
  401eac:	9806      	ldr	r0, [sp, #24]
  401eae:	f7ff fa75 	bl	40139c <__sprint_r.part.0>
  401eb2:	2800      	cmp	r0, #0
  401eb4:	f47f af64 	bne.w	401d80 <_vfiprintf_r+0x964>
  401eb8:	9910      	ldr	r1, [sp, #64]	; 0x40
  401eba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ebc:	1c48      	adds	r0, r1, #1
  401ebe:	46ca      	mov	sl, r9
  401ec0:	e651      	b.n	401b66 <_vfiprintf_r+0x74a>
  401ec2:	aa0f      	add	r2, sp, #60	; 0x3c
  401ec4:	9904      	ldr	r1, [sp, #16]
  401ec6:	9806      	ldr	r0, [sp, #24]
  401ec8:	f7ff fa68 	bl	40139c <__sprint_r.part.0>
  401ecc:	2800      	cmp	r0, #0
  401ece:	f47f af57 	bne.w	401d80 <_vfiprintf_r+0x964>
  401ed2:	9910      	ldr	r1, [sp, #64]	; 0x40
  401ed4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ed6:	1c48      	adds	r0, r1, #1
  401ed8:	46ca      	mov	sl, r9
  401eda:	e448      	b.n	40176e <_vfiprintf_r+0x352>
  401edc:	2a00      	cmp	r2, #0
  401ede:	f040 8091 	bne.w	402004 <_vfiprintf_r+0xbe8>
  401ee2:	2001      	movs	r0, #1
  401ee4:	4611      	mov	r1, r2
  401ee6:	46ca      	mov	sl, r9
  401ee8:	e641      	b.n	401b6e <_vfiprintf_r+0x752>
  401eea:	aa0f      	add	r2, sp, #60	; 0x3c
  401eec:	9904      	ldr	r1, [sp, #16]
  401eee:	9806      	ldr	r0, [sp, #24]
  401ef0:	f7ff fa54 	bl	40139c <__sprint_r.part.0>
  401ef4:	2800      	cmp	r0, #0
  401ef6:	f47f af43 	bne.w	401d80 <_vfiprintf_r+0x964>
  401efa:	9810      	ldr	r0, [sp, #64]	; 0x40
  401efc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401efe:	3001      	adds	r0, #1
  401f00:	46ca      	mov	sl, r9
  401f02:	e667      	b.n	401bd4 <_vfiprintf_r+0x7b8>
  401f04:	46d3      	mov	fp, sl
  401f06:	e6d6      	b.n	401cb6 <_vfiprintf_r+0x89a>
  401f08:	9e07      	ldr	r6, [sp, #28]
  401f0a:	3607      	adds	r6, #7
  401f0c:	f026 0207 	bic.w	r2, r6, #7
  401f10:	f102 0108 	add.w	r1, r2, #8
  401f14:	e9d2 6700 	ldrd	r6, r7, [r2]
  401f18:	9107      	str	r1, [sp, #28]
  401f1a:	2201      	movs	r2, #1
  401f1c:	f7ff bbb1 	b.w	401682 <_vfiprintf_r+0x266>
  401f20:	9e07      	ldr	r6, [sp, #28]
  401f22:	3607      	adds	r6, #7
  401f24:	f026 0607 	bic.w	r6, r6, #7
  401f28:	e9d6 0100 	ldrd	r0, r1, [r6]
  401f2c:	f106 0208 	add.w	r2, r6, #8
  401f30:	9207      	str	r2, [sp, #28]
  401f32:	4606      	mov	r6, r0
  401f34:	460f      	mov	r7, r1
  401f36:	e4b6      	b.n	4018a6 <_vfiprintf_r+0x48a>
  401f38:	9e07      	ldr	r6, [sp, #28]
  401f3a:	3607      	adds	r6, #7
  401f3c:	f026 0207 	bic.w	r2, r6, #7
  401f40:	f102 0108 	add.w	r1, r2, #8
  401f44:	e9d2 6700 	ldrd	r6, r7, [r2]
  401f48:	9107      	str	r1, [sp, #28]
  401f4a:	2200      	movs	r2, #0
  401f4c:	f7ff bb99 	b.w	401682 <_vfiprintf_r+0x266>
  401f50:	9e07      	ldr	r6, [sp, #28]
  401f52:	3607      	adds	r6, #7
  401f54:	f026 0107 	bic.w	r1, r6, #7
  401f58:	f101 0008 	add.w	r0, r1, #8
  401f5c:	9007      	str	r0, [sp, #28]
  401f5e:	e9d1 6700 	ldrd	r6, r7, [r1]
  401f62:	e519      	b.n	401998 <_vfiprintf_r+0x57c>
  401f64:	46cb      	mov	fp, r9
  401f66:	f7ff bbab 	b.w	4016c0 <_vfiprintf_r+0x2a4>
  401f6a:	252d      	movs	r5, #45	; 0x2d
  401f6c:	4276      	negs	r6, r6
  401f6e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401f72:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401f76:	2201      	movs	r2, #1
  401f78:	f7ff bb88 	b.w	40168c <_vfiprintf_r+0x270>
  401f7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f7e:	b9b3      	cbnz	r3, 401fae <_vfiprintf_r+0xb92>
  401f80:	4611      	mov	r1, r2
  401f82:	2001      	movs	r0, #1
  401f84:	46ca      	mov	sl, r9
  401f86:	e5f2      	b.n	401b6e <_vfiprintf_r+0x752>
  401f88:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401f8c:	f000 fdfe 	bl	402b8c <__retarget_lock_release_recursive>
  401f90:	f04f 33ff 	mov.w	r3, #4294967295
  401f94:	9303      	str	r3, [sp, #12]
  401f96:	f7ff bb50 	b.w	40163a <_vfiprintf_r+0x21e>
  401f9a:	aa0f      	add	r2, sp, #60	; 0x3c
  401f9c:	9904      	ldr	r1, [sp, #16]
  401f9e:	9806      	ldr	r0, [sp, #24]
  401fa0:	f7ff f9fc 	bl	40139c <__sprint_r.part.0>
  401fa4:	2800      	cmp	r0, #0
  401fa6:	f47f aeeb 	bne.w	401d80 <_vfiprintf_r+0x964>
  401faa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fac:	e6a9      	b.n	401d02 <_vfiprintf_r+0x8e6>
  401fae:	ab0e      	add	r3, sp, #56	; 0x38
  401fb0:	2202      	movs	r2, #2
  401fb2:	931c      	str	r3, [sp, #112]	; 0x70
  401fb4:	921d      	str	r2, [sp, #116]	; 0x74
  401fb6:	2001      	movs	r0, #1
  401fb8:	46ca      	mov	sl, r9
  401fba:	e5d0      	b.n	401b5e <_vfiprintf_r+0x742>
  401fbc:	aa0f      	add	r2, sp, #60	; 0x3c
  401fbe:	9904      	ldr	r1, [sp, #16]
  401fc0:	9806      	ldr	r0, [sp, #24]
  401fc2:	f7ff f9eb 	bl	40139c <__sprint_r.part.0>
  401fc6:	2800      	cmp	r0, #0
  401fc8:	f47f aeda 	bne.w	401d80 <_vfiprintf_r+0x964>
  401fcc:	9910      	ldr	r1, [sp, #64]	; 0x40
  401fce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fd0:	1c48      	adds	r0, r1, #1
  401fd2:	46ca      	mov	sl, r9
  401fd4:	e5a4      	b.n	401b20 <_vfiprintf_r+0x704>
  401fd6:	9a07      	ldr	r2, [sp, #28]
  401fd8:	9903      	ldr	r1, [sp, #12]
  401fda:	6813      	ldr	r3, [r2, #0]
  401fdc:	17cd      	asrs	r5, r1, #31
  401fde:	4608      	mov	r0, r1
  401fe0:	3204      	adds	r2, #4
  401fe2:	4629      	mov	r1, r5
  401fe4:	9207      	str	r2, [sp, #28]
  401fe6:	e9c3 0100 	strd	r0, r1, [r3]
  401fea:	f7ff ba54 	b.w	401496 <_vfiprintf_r+0x7a>
  401fee:	4658      	mov	r0, fp
  401ff0:	9607      	str	r6, [sp, #28]
  401ff2:	9302      	str	r3, [sp, #8]
  401ff4:	f7ff f964 	bl	4012c0 <strlen>
  401ff8:	2400      	movs	r4, #0
  401ffa:	9005      	str	r0, [sp, #20]
  401ffc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402000:	f7ff bb5e 	b.w	4016c0 <_vfiprintf_r+0x2a4>
  402004:	aa0f      	add	r2, sp, #60	; 0x3c
  402006:	9904      	ldr	r1, [sp, #16]
  402008:	9806      	ldr	r0, [sp, #24]
  40200a:	f7ff f9c7 	bl	40139c <__sprint_r.part.0>
  40200e:	2800      	cmp	r0, #0
  402010:	f47f aeb6 	bne.w	401d80 <_vfiprintf_r+0x964>
  402014:	9910      	ldr	r1, [sp, #64]	; 0x40
  402016:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402018:	1c48      	adds	r0, r1, #1
  40201a:	46ca      	mov	sl, r9
  40201c:	e5a7      	b.n	401b6e <_vfiprintf_r+0x752>
  40201e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402020:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402022:	4e20      	ldr	r6, [pc, #128]	; (4020a4 <_vfiprintf_r+0xc88>)
  402024:	3101      	adds	r1, #1
  402026:	f7ff bb90 	b.w	40174a <_vfiprintf_r+0x32e>
  40202a:	2c06      	cmp	r4, #6
  40202c:	bf28      	it	cs
  40202e:	2406      	movcs	r4, #6
  402030:	9405      	str	r4, [sp, #20]
  402032:	9607      	str	r6, [sp, #28]
  402034:	9401      	str	r4, [sp, #4]
  402036:	f8df b070 	ldr.w	fp, [pc, #112]	; 4020a8 <_vfiprintf_r+0xc8c>
  40203a:	e4d5      	b.n	4019e8 <_vfiprintf_r+0x5cc>
  40203c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40203e:	4e19      	ldr	r6, [pc, #100]	; (4020a4 <_vfiprintf_r+0xc88>)
  402040:	3001      	adds	r0, #1
  402042:	e603      	b.n	401c4c <_vfiprintf_r+0x830>
  402044:	9405      	str	r4, [sp, #20]
  402046:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40204a:	9607      	str	r6, [sp, #28]
  40204c:	9302      	str	r3, [sp, #8]
  40204e:	4604      	mov	r4, r0
  402050:	f7ff bb36 	b.w	4016c0 <_vfiprintf_r+0x2a4>
  402054:	4686      	mov	lr, r0
  402056:	f7ff bbce 	b.w	4017f6 <_vfiprintf_r+0x3da>
  40205a:	9806      	ldr	r0, [sp, #24]
  40205c:	aa0f      	add	r2, sp, #60	; 0x3c
  40205e:	4659      	mov	r1, fp
  402060:	f7ff f99c 	bl	40139c <__sprint_r.part.0>
  402064:	2800      	cmp	r0, #0
  402066:	f43f ae24 	beq.w	401cb2 <_vfiprintf_r+0x896>
  40206a:	e624      	b.n	401cb6 <_vfiprintf_r+0x89a>
  40206c:	9907      	ldr	r1, [sp, #28]
  40206e:	f898 2001 	ldrb.w	r2, [r8, #1]
  402072:	680c      	ldr	r4, [r1, #0]
  402074:	3104      	adds	r1, #4
  402076:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40207a:	46b8      	mov	r8, r7
  40207c:	9107      	str	r1, [sp, #28]
  40207e:	f7ff ba3f 	b.w	401500 <_vfiprintf_r+0xe4>
  402082:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402086:	e43c      	b.n	401902 <_vfiprintf_r+0x4e6>
  402088:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40208c:	e521      	b.n	401ad2 <_vfiprintf_r+0x6b6>
  40208e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402092:	f7ff bbf4 	b.w	40187e <_vfiprintf_r+0x462>
  402096:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40209a:	e491      	b.n	4019c0 <_vfiprintf_r+0x5a4>
  40209c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4020a0:	e469      	b.n	401976 <_vfiprintf_r+0x55a>
  4020a2:	bf00      	nop
  4020a4:	00403fe0 	.word	0x00403fe0
  4020a8:	00403fd8 	.word	0x00403fd8

004020ac <__sbprintf>:
  4020ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4020b0:	460c      	mov	r4, r1
  4020b2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4020b6:	8989      	ldrh	r1, [r1, #12]
  4020b8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4020ba:	89e5      	ldrh	r5, [r4, #14]
  4020bc:	9619      	str	r6, [sp, #100]	; 0x64
  4020be:	f021 0102 	bic.w	r1, r1, #2
  4020c2:	4606      	mov	r6, r0
  4020c4:	69e0      	ldr	r0, [r4, #28]
  4020c6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4020ca:	4617      	mov	r7, r2
  4020cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4020d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4020d2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4020d6:	4698      	mov	r8, r3
  4020d8:	ad1a      	add	r5, sp, #104	; 0x68
  4020da:	2300      	movs	r3, #0
  4020dc:	9007      	str	r0, [sp, #28]
  4020de:	a816      	add	r0, sp, #88	; 0x58
  4020e0:	9209      	str	r2, [sp, #36]	; 0x24
  4020e2:	9306      	str	r3, [sp, #24]
  4020e4:	9500      	str	r5, [sp, #0]
  4020e6:	9504      	str	r5, [sp, #16]
  4020e8:	9102      	str	r1, [sp, #8]
  4020ea:	9105      	str	r1, [sp, #20]
  4020ec:	f000 fd48 	bl	402b80 <__retarget_lock_init_recursive>
  4020f0:	4643      	mov	r3, r8
  4020f2:	463a      	mov	r2, r7
  4020f4:	4669      	mov	r1, sp
  4020f6:	4630      	mov	r0, r6
  4020f8:	f7ff f990 	bl	40141c <_vfiprintf_r>
  4020fc:	1e05      	subs	r5, r0, #0
  4020fe:	db07      	blt.n	402110 <__sbprintf+0x64>
  402100:	4630      	mov	r0, r6
  402102:	4669      	mov	r1, sp
  402104:	f000 f928 	bl	402358 <_fflush_r>
  402108:	2800      	cmp	r0, #0
  40210a:	bf18      	it	ne
  40210c:	f04f 35ff 	movne.w	r5, #4294967295
  402110:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402114:	065b      	lsls	r3, r3, #25
  402116:	d503      	bpl.n	402120 <__sbprintf+0x74>
  402118:	89a3      	ldrh	r3, [r4, #12]
  40211a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40211e:	81a3      	strh	r3, [r4, #12]
  402120:	9816      	ldr	r0, [sp, #88]	; 0x58
  402122:	f000 fd2f 	bl	402b84 <__retarget_lock_close_recursive>
  402126:	4628      	mov	r0, r5
  402128:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40212c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402130 <__swsetup_r>:
  402130:	b538      	push	{r3, r4, r5, lr}
  402132:	4b30      	ldr	r3, [pc, #192]	; (4021f4 <__swsetup_r+0xc4>)
  402134:	681b      	ldr	r3, [r3, #0]
  402136:	4605      	mov	r5, r0
  402138:	460c      	mov	r4, r1
  40213a:	b113      	cbz	r3, 402142 <__swsetup_r+0x12>
  40213c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40213e:	2a00      	cmp	r2, #0
  402140:	d038      	beq.n	4021b4 <__swsetup_r+0x84>
  402142:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402146:	b293      	uxth	r3, r2
  402148:	0718      	lsls	r0, r3, #28
  40214a:	d50c      	bpl.n	402166 <__swsetup_r+0x36>
  40214c:	6920      	ldr	r0, [r4, #16]
  40214e:	b1a8      	cbz	r0, 40217c <__swsetup_r+0x4c>
  402150:	f013 0201 	ands.w	r2, r3, #1
  402154:	d01e      	beq.n	402194 <__swsetup_r+0x64>
  402156:	6963      	ldr	r3, [r4, #20]
  402158:	2200      	movs	r2, #0
  40215a:	425b      	negs	r3, r3
  40215c:	61a3      	str	r3, [r4, #24]
  40215e:	60a2      	str	r2, [r4, #8]
  402160:	b1f0      	cbz	r0, 4021a0 <__swsetup_r+0x70>
  402162:	2000      	movs	r0, #0
  402164:	bd38      	pop	{r3, r4, r5, pc}
  402166:	06d9      	lsls	r1, r3, #27
  402168:	d53c      	bpl.n	4021e4 <__swsetup_r+0xb4>
  40216a:	0758      	lsls	r0, r3, #29
  40216c:	d426      	bmi.n	4021bc <__swsetup_r+0x8c>
  40216e:	6920      	ldr	r0, [r4, #16]
  402170:	f042 0308 	orr.w	r3, r2, #8
  402174:	81a3      	strh	r3, [r4, #12]
  402176:	b29b      	uxth	r3, r3
  402178:	2800      	cmp	r0, #0
  40217a:	d1e9      	bne.n	402150 <__swsetup_r+0x20>
  40217c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402180:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402184:	d0e4      	beq.n	402150 <__swsetup_r+0x20>
  402186:	4628      	mov	r0, r5
  402188:	4621      	mov	r1, r4
  40218a:	f000 fd2f 	bl	402bec <__smakebuf_r>
  40218e:	89a3      	ldrh	r3, [r4, #12]
  402190:	6920      	ldr	r0, [r4, #16]
  402192:	e7dd      	b.n	402150 <__swsetup_r+0x20>
  402194:	0799      	lsls	r1, r3, #30
  402196:	bf58      	it	pl
  402198:	6962      	ldrpl	r2, [r4, #20]
  40219a:	60a2      	str	r2, [r4, #8]
  40219c:	2800      	cmp	r0, #0
  40219e:	d1e0      	bne.n	402162 <__swsetup_r+0x32>
  4021a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4021a4:	061a      	lsls	r2, r3, #24
  4021a6:	d5dd      	bpl.n	402164 <__swsetup_r+0x34>
  4021a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4021ac:	81a3      	strh	r3, [r4, #12]
  4021ae:	f04f 30ff 	mov.w	r0, #4294967295
  4021b2:	bd38      	pop	{r3, r4, r5, pc}
  4021b4:	4618      	mov	r0, r3
  4021b6:	f000 f927 	bl	402408 <__sinit>
  4021ba:	e7c2      	b.n	402142 <__swsetup_r+0x12>
  4021bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4021be:	b151      	cbz	r1, 4021d6 <__swsetup_r+0xa6>
  4021c0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4021c4:	4299      	cmp	r1, r3
  4021c6:	d004      	beq.n	4021d2 <__swsetup_r+0xa2>
  4021c8:	4628      	mov	r0, r5
  4021ca:	f000 fa43 	bl	402654 <_free_r>
  4021ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4021d2:	2300      	movs	r3, #0
  4021d4:	6323      	str	r3, [r4, #48]	; 0x30
  4021d6:	2300      	movs	r3, #0
  4021d8:	6920      	ldr	r0, [r4, #16]
  4021da:	6063      	str	r3, [r4, #4]
  4021dc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4021e0:	6020      	str	r0, [r4, #0]
  4021e2:	e7c5      	b.n	402170 <__swsetup_r+0x40>
  4021e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4021e8:	2309      	movs	r3, #9
  4021ea:	602b      	str	r3, [r5, #0]
  4021ec:	f04f 30ff 	mov.w	r0, #4294967295
  4021f0:	81a2      	strh	r2, [r4, #12]
  4021f2:	bd38      	pop	{r3, r4, r5, pc}
  4021f4:	20400008 	.word	0x20400008

004021f8 <register_fini>:
  4021f8:	4b02      	ldr	r3, [pc, #8]	; (402204 <register_fini+0xc>)
  4021fa:	b113      	cbz	r3, 402202 <register_fini+0xa>
  4021fc:	4802      	ldr	r0, [pc, #8]	; (402208 <register_fini+0x10>)
  4021fe:	f000 b805 	b.w	40220c <atexit>
  402202:	4770      	bx	lr
  402204:	00000000 	.word	0x00000000
  402208:	00402479 	.word	0x00402479

0040220c <atexit>:
  40220c:	2300      	movs	r3, #0
  40220e:	4601      	mov	r1, r0
  402210:	461a      	mov	r2, r3
  402212:	4618      	mov	r0, r3
  402214:	f001 bc00 	b.w	403a18 <__register_exitproc>

00402218 <__sflush_r>:
  402218:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40221c:	b29a      	uxth	r2, r3
  40221e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402222:	460d      	mov	r5, r1
  402224:	0711      	lsls	r1, r2, #28
  402226:	4680      	mov	r8, r0
  402228:	d43a      	bmi.n	4022a0 <__sflush_r+0x88>
  40222a:	686a      	ldr	r2, [r5, #4]
  40222c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402230:	2a00      	cmp	r2, #0
  402232:	81ab      	strh	r3, [r5, #12]
  402234:	dd6f      	ble.n	402316 <__sflush_r+0xfe>
  402236:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402238:	2c00      	cmp	r4, #0
  40223a:	d049      	beq.n	4022d0 <__sflush_r+0xb8>
  40223c:	2200      	movs	r2, #0
  40223e:	b29b      	uxth	r3, r3
  402240:	f8d8 6000 	ldr.w	r6, [r8]
  402244:	f8c8 2000 	str.w	r2, [r8]
  402248:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40224c:	d067      	beq.n	40231e <__sflush_r+0x106>
  40224e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402250:	075f      	lsls	r7, r3, #29
  402252:	d505      	bpl.n	402260 <__sflush_r+0x48>
  402254:	6869      	ldr	r1, [r5, #4]
  402256:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402258:	1a52      	subs	r2, r2, r1
  40225a:	b10b      	cbz	r3, 402260 <__sflush_r+0x48>
  40225c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40225e:	1ad2      	subs	r2, r2, r3
  402260:	2300      	movs	r3, #0
  402262:	69e9      	ldr	r1, [r5, #28]
  402264:	4640      	mov	r0, r8
  402266:	47a0      	blx	r4
  402268:	1c44      	adds	r4, r0, #1
  40226a:	d03c      	beq.n	4022e6 <__sflush_r+0xce>
  40226c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402270:	692a      	ldr	r2, [r5, #16]
  402272:	602a      	str	r2, [r5, #0]
  402274:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402278:	2200      	movs	r2, #0
  40227a:	81ab      	strh	r3, [r5, #12]
  40227c:	04db      	lsls	r3, r3, #19
  40227e:	606a      	str	r2, [r5, #4]
  402280:	d447      	bmi.n	402312 <__sflush_r+0xfa>
  402282:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402284:	f8c8 6000 	str.w	r6, [r8]
  402288:	b311      	cbz	r1, 4022d0 <__sflush_r+0xb8>
  40228a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40228e:	4299      	cmp	r1, r3
  402290:	d002      	beq.n	402298 <__sflush_r+0x80>
  402292:	4640      	mov	r0, r8
  402294:	f000 f9de 	bl	402654 <_free_r>
  402298:	2000      	movs	r0, #0
  40229a:	6328      	str	r0, [r5, #48]	; 0x30
  40229c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022a0:	692e      	ldr	r6, [r5, #16]
  4022a2:	b1ae      	cbz	r6, 4022d0 <__sflush_r+0xb8>
  4022a4:	682c      	ldr	r4, [r5, #0]
  4022a6:	602e      	str	r6, [r5, #0]
  4022a8:	0791      	lsls	r1, r2, #30
  4022aa:	bf0c      	ite	eq
  4022ac:	696b      	ldreq	r3, [r5, #20]
  4022ae:	2300      	movne	r3, #0
  4022b0:	1ba4      	subs	r4, r4, r6
  4022b2:	60ab      	str	r3, [r5, #8]
  4022b4:	e00a      	b.n	4022cc <__sflush_r+0xb4>
  4022b6:	4623      	mov	r3, r4
  4022b8:	4632      	mov	r2, r6
  4022ba:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4022bc:	69e9      	ldr	r1, [r5, #28]
  4022be:	4640      	mov	r0, r8
  4022c0:	47b8      	blx	r7
  4022c2:	2800      	cmp	r0, #0
  4022c4:	eba4 0400 	sub.w	r4, r4, r0
  4022c8:	4406      	add	r6, r0
  4022ca:	dd04      	ble.n	4022d6 <__sflush_r+0xbe>
  4022cc:	2c00      	cmp	r4, #0
  4022ce:	dcf2      	bgt.n	4022b6 <__sflush_r+0x9e>
  4022d0:	2000      	movs	r0, #0
  4022d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022d6:	89ab      	ldrh	r3, [r5, #12]
  4022d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022dc:	81ab      	strh	r3, [r5, #12]
  4022de:	f04f 30ff 	mov.w	r0, #4294967295
  4022e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022e6:	f8d8 4000 	ldr.w	r4, [r8]
  4022ea:	2c1d      	cmp	r4, #29
  4022ec:	d8f3      	bhi.n	4022d6 <__sflush_r+0xbe>
  4022ee:	4b19      	ldr	r3, [pc, #100]	; (402354 <__sflush_r+0x13c>)
  4022f0:	40e3      	lsrs	r3, r4
  4022f2:	43db      	mvns	r3, r3
  4022f4:	f013 0301 	ands.w	r3, r3, #1
  4022f8:	d1ed      	bne.n	4022d6 <__sflush_r+0xbe>
  4022fa:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4022fe:	606b      	str	r3, [r5, #4]
  402300:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402304:	6929      	ldr	r1, [r5, #16]
  402306:	81ab      	strh	r3, [r5, #12]
  402308:	04da      	lsls	r2, r3, #19
  40230a:	6029      	str	r1, [r5, #0]
  40230c:	d5b9      	bpl.n	402282 <__sflush_r+0x6a>
  40230e:	2c00      	cmp	r4, #0
  402310:	d1b7      	bne.n	402282 <__sflush_r+0x6a>
  402312:	6528      	str	r0, [r5, #80]	; 0x50
  402314:	e7b5      	b.n	402282 <__sflush_r+0x6a>
  402316:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402318:	2a00      	cmp	r2, #0
  40231a:	dc8c      	bgt.n	402236 <__sflush_r+0x1e>
  40231c:	e7d8      	b.n	4022d0 <__sflush_r+0xb8>
  40231e:	2301      	movs	r3, #1
  402320:	69e9      	ldr	r1, [r5, #28]
  402322:	4640      	mov	r0, r8
  402324:	47a0      	blx	r4
  402326:	1c43      	adds	r3, r0, #1
  402328:	4602      	mov	r2, r0
  40232a:	d002      	beq.n	402332 <__sflush_r+0x11a>
  40232c:	89ab      	ldrh	r3, [r5, #12]
  40232e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402330:	e78e      	b.n	402250 <__sflush_r+0x38>
  402332:	f8d8 3000 	ldr.w	r3, [r8]
  402336:	2b00      	cmp	r3, #0
  402338:	d0f8      	beq.n	40232c <__sflush_r+0x114>
  40233a:	2b1d      	cmp	r3, #29
  40233c:	d001      	beq.n	402342 <__sflush_r+0x12a>
  40233e:	2b16      	cmp	r3, #22
  402340:	d102      	bne.n	402348 <__sflush_r+0x130>
  402342:	f8c8 6000 	str.w	r6, [r8]
  402346:	e7c3      	b.n	4022d0 <__sflush_r+0xb8>
  402348:	89ab      	ldrh	r3, [r5, #12]
  40234a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40234e:	81ab      	strh	r3, [r5, #12]
  402350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402354:	20400001 	.word	0x20400001

00402358 <_fflush_r>:
  402358:	b538      	push	{r3, r4, r5, lr}
  40235a:	460d      	mov	r5, r1
  40235c:	4604      	mov	r4, r0
  40235e:	b108      	cbz	r0, 402364 <_fflush_r+0xc>
  402360:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402362:	b1bb      	cbz	r3, 402394 <_fflush_r+0x3c>
  402364:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402368:	b188      	cbz	r0, 40238e <_fflush_r+0x36>
  40236a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40236c:	07db      	lsls	r3, r3, #31
  40236e:	d401      	bmi.n	402374 <_fflush_r+0x1c>
  402370:	0581      	lsls	r1, r0, #22
  402372:	d517      	bpl.n	4023a4 <_fflush_r+0x4c>
  402374:	4620      	mov	r0, r4
  402376:	4629      	mov	r1, r5
  402378:	f7ff ff4e 	bl	402218 <__sflush_r>
  40237c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40237e:	07da      	lsls	r2, r3, #31
  402380:	4604      	mov	r4, r0
  402382:	d402      	bmi.n	40238a <_fflush_r+0x32>
  402384:	89ab      	ldrh	r3, [r5, #12]
  402386:	059b      	lsls	r3, r3, #22
  402388:	d507      	bpl.n	40239a <_fflush_r+0x42>
  40238a:	4620      	mov	r0, r4
  40238c:	bd38      	pop	{r3, r4, r5, pc}
  40238e:	4604      	mov	r4, r0
  402390:	4620      	mov	r0, r4
  402392:	bd38      	pop	{r3, r4, r5, pc}
  402394:	f000 f838 	bl	402408 <__sinit>
  402398:	e7e4      	b.n	402364 <_fflush_r+0xc>
  40239a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40239c:	f000 fbf6 	bl	402b8c <__retarget_lock_release_recursive>
  4023a0:	4620      	mov	r0, r4
  4023a2:	bd38      	pop	{r3, r4, r5, pc}
  4023a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4023a6:	f000 fbef 	bl	402b88 <__retarget_lock_acquire_recursive>
  4023aa:	e7e3      	b.n	402374 <_fflush_r+0x1c>

004023ac <_cleanup_r>:
  4023ac:	4901      	ldr	r1, [pc, #4]	; (4023b4 <_cleanup_r+0x8>)
  4023ae:	f000 bbaf 	b.w	402b10 <_fwalk_reent>
  4023b2:	bf00      	nop
  4023b4:	00403b01 	.word	0x00403b01

004023b8 <std.isra.0>:
  4023b8:	b510      	push	{r4, lr}
  4023ba:	2300      	movs	r3, #0
  4023bc:	4604      	mov	r4, r0
  4023be:	8181      	strh	r1, [r0, #12]
  4023c0:	81c2      	strh	r2, [r0, #14]
  4023c2:	6003      	str	r3, [r0, #0]
  4023c4:	6043      	str	r3, [r0, #4]
  4023c6:	6083      	str	r3, [r0, #8]
  4023c8:	6643      	str	r3, [r0, #100]	; 0x64
  4023ca:	6103      	str	r3, [r0, #16]
  4023cc:	6143      	str	r3, [r0, #20]
  4023ce:	6183      	str	r3, [r0, #24]
  4023d0:	4619      	mov	r1, r3
  4023d2:	2208      	movs	r2, #8
  4023d4:	305c      	adds	r0, #92	; 0x5c
  4023d6:	f7fe fdf7 	bl	400fc8 <memset>
  4023da:	4807      	ldr	r0, [pc, #28]	; (4023f8 <std.isra.0+0x40>)
  4023dc:	4907      	ldr	r1, [pc, #28]	; (4023fc <std.isra.0+0x44>)
  4023de:	4a08      	ldr	r2, [pc, #32]	; (402400 <std.isra.0+0x48>)
  4023e0:	4b08      	ldr	r3, [pc, #32]	; (402404 <std.isra.0+0x4c>)
  4023e2:	6220      	str	r0, [r4, #32]
  4023e4:	61e4      	str	r4, [r4, #28]
  4023e6:	6261      	str	r1, [r4, #36]	; 0x24
  4023e8:	62a2      	str	r2, [r4, #40]	; 0x28
  4023ea:	62e3      	str	r3, [r4, #44]	; 0x2c
  4023ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4023f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4023f4:	f000 bbc4 	b.w	402b80 <__retarget_lock_init_recursive>
  4023f8:	00403845 	.word	0x00403845
  4023fc:	00403869 	.word	0x00403869
  402400:	004038a5 	.word	0x004038a5
  402404:	004038c5 	.word	0x004038c5

00402408 <__sinit>:
  402408:	b510      	push	{r4, lr}
  40240a:	4604      	mov	r4, r0
  40240c:	4812      	ldr	r0, [pc, #72]	; (402458 <__sinit+0x50>)
  40240e:	f000 fbbb 	bl	402b88 <__retarget_lock_acquire_recursive>
  402412:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402414:	b9d2      	cbnz	r2, 40244c <__sinit+0x44>
  402416:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40241a:	4810      	ldr	r0, [pc, #64]	; (40245c <__sinit+0x54>)
  40241c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402420:	2103      	movs	r1, #3
  402422:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402426:	63e0      	str	r0, [r4, #60]	; 0x3c
  402428:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40242c:	6860      	ldr	r0, [r4, #4]
  40242e:	2104      	movs	r1, #4
  402430:	f7ff ffc2 	bl	4023b8 <std.isra.0>
  402434:	2201      	movs	r2, #1
  402436:	2109      	movs	r1, #9
  402438:	68a0      	ldr	r0, [r4, #8]
  40243a:	f7ff ffbd 	bl	4023b8 <std.isra.0>
  40243e:	2202      	movs	r2, #2
  402440:	2112      	movs	r1, #18
  402442:	68e0      	ldr	r0, [r4, #12]
  402444:	f7ff ffb8 	bl	4023b8 <std.isra.0>
  402448:	2301      	movs	r3, #1
  40244a:	63a3      	str	r3, [r4, #56]	; 0x38
  40244c:	4802      	ldr	r0, [pc, #8]	; (402458 <__sinit+0x50>)
  40244e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402452:	f000 bb9b 	b.w	402b8c <__retarget_lock_release_recursive>
  402456:	bf00      	nop
  402458:	20400a9c 	.word	0x20400a9c
  40245c:	004023ad 	.word	0x004023ad

00402460 <__sfp_lock_acquire>:
  402460:	4801      	ldr	r0, [pc, #4]	; (402468 <__sfp_lock_acquire+0x8>)
  402462:	f000 bb91 	b.w	402b88 <__retarget_lock_acquire_recursive>
  402466:	bf00      	nop
  402468:	20400ab0 	.word	0x20400ab0

0040246c <__sfp_lock_release>:
  40246c:	4801      	ldr	r0, [pc, #4]	; (402474 <__sfp_lock_release+0x8>)
  40246e:	f000 bb8d 	b.w	402b8c <__retarget_lock_release_recursive>
  402472:	bf00      	nop
  402474:	20400ab0 	.word	0x20400ab0

00402478 <__libc_fini_array>:
  402478:	b538      	push	{r3, r4, r5, lr}
  40247a:	4c0a      	ldr	r4, [pc, #40]	; (4024a4 <__libc_fini_array+0x2c>)
  40247c:	4d0a      	ldr	r5, [pc, #40]	; (4024a8 <__libc_fini_array+0x30>)
  40247e:	1b64      	subs	r4, r4, r5
  402480:	10a4      	asrs	r4, r4, #2
  402482:	d00a      	beq.n	40249a <__libc_fini_array+0x22>
  402484:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402488:	3b01      	subs	r3, #1
  40248a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40248e:	3c01      	subs	r4, #1
  402490:	f855 3904 	ldr.w	r3, [r5], #-4
  402494:	4798      	blx	r3
  402496:	2c00      	cmp	r4, #0
  402498:	d1f9      	bne.n	40248e <__libc_fini_array+0x16>
  40249a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40249e:	f001 be43 	b.w	404128 <_fini>
  4024a2:	bf00      	nop
  4024a4:	00404138 	.word	0x00404138
  4024a8:	00404134 	.word	0x00404134

004024ac <__fputwc>:
  4024ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4024b0:	b082      	sub	sp, #8
  4024b2:	4680      	mov	r8, r0
  4024b4:	4689      	mov	r9, r1
  4024b6:	4614      	mov	r4, r2
  4024b8:	f000 fb54 	bl	402b64 <__locale_mb_cur_max>
  4024bc:	2801      	cmp	r0, #1
  4024be:	d036      	beq.n	40252e <__fputwc+0x82>
  4024c0:	464a      	mov	r2, r9
  4024c2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4024c6:	a901      	add	r1, sp, #4
  4024c8:	4640      	mov	r0, r8
  4024ca:	f001 fa57 	bl	40397c <_wcrtomb_r>
  4024ce:	1c42      	adds	r2, r0, #1
  4024d0:	4606      	mov	r6, r0
  4024d2:	d025      	beq.n	402520 <__fputwc+0x74>
  4024d4:	b3a8      	cbz	r0, 402542 <__fputwc+0x96>
  4024d6:	f89d e004 	ldrb.w	lr, [sp, #4]
  4024da:	2500      	movs	r5, #0
  4024dc:	f10d 0a04 	add.w	sl, sp, #4
  4024e0:	e009      	b.n	4024f6 <__fputwc+0x4a>
  4024e2:	6823      	ldr	r3, [r4, #0]
  4024e4:	1c5a      	adds	r2, r3, #1
  4024e6:	6022      	str	r2, [r4, #0]
  4024e8:	f883 e000 	strb.w	lr, [r3]
  4024ec:	3501      	adds	r5, #1
  4024ee:	42b5      	cmp	r5, r6
  4024f0:	d227      	bcs.n	402542 <__fputwc+0x96>
  4024f2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4024f6:	68a3      	ldr	r3, [r4, #8]
  4024f8:	3b01      	subs	r3, #1
  4024fa:	2b00      	cmp	r3, #0
  4024fc:	60a3      	str	r3, [r4, #8]
  4024fe:	daf0      	bge.n	4024e2 <__fputwc+0x36>
  402500:	69a7      	ldr	r7, [r4, #24]
  402502:	42bb      	cmp	r3, r7
  402504:	4671      	mov	r1, lr
  402506:	4622      	mov	r2, r4
  402508:	4640      	mov	r0, r8
  40250a:	db02      	blt.n	402512 <__fputwc+0x66>
  40250c:	f1be 0f0a 	cmp.w	lr, #10
  402510:	d1e7      	bne.n	4024e2 <__fputwc+0x36>
  402512:	f001 f9db 	bl	4038cc <__swbuf_r>
  402516:	1c43      	adds	r3, r0, #1
  402518:	d1e8      	bne.n	4024ec <__fputwc+0x40>
  40251a:	b002      	add	sp, #8
  40251c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402520:	89a3      	ldrh	r3, [r4, #12]
  402522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402526:	81a3      	strh	r3, [r4, #12]
  402528:	b002      	add	sp, #8
  40252a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40252e:	f109 33ff 	add.w	r3, r9, #4294967295
  402532:	2bfe      	cmp	r3, #254	; 0xfe
  402534:	d8c4      	bhi.n	4024c0 <__fputwc+0x14>
  402536:	fa5f fe89 	uxtb.w	lr, r9
  40253a:	4606      	mov	r6, r0
  40253c:	f88d e004 	strb.w	lr, [sp, #4]
  402540:	e7cb      	b.n	4024da <__fputwc+0x2e>
  402542:	4648      	mov	r0, r9
  402544:	b002      	add	sp, #8
  402546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40254a:	bf00      	nop

0040254c <_fputwc_r>:
  40254c:	b530      	push	{r4, r5, lr}
  40254e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402550:	f013 0f01 	tst.w	r3, #1
  402554:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402558:	4614      	mov	r4, r2
  40255a:	b083      	sub	sp, #12
  40255c:	4605      	mov	r5, r0
  40255e:	b29a      	uxth	r2, r3
  402560:	d101      	bne.n	402566 <_fputwc_r+0x1a>
  402562:	0590      	lsls	r0, r2, #22
  402564:	d51c      	bpl.n	4025a0 <_fputwc_r+0x54>
  402566:	0490      	lsls	r0, r2, #18
  402568:	d406      	bmi.n	402578 <_fputwc_r+0x2c>
  40256a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40256c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402570:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402574:	81a3      	strh	r3, [r4, #12]
  402576:	6662      	str	r2, [r4, #100]	; 0x64
  402578:	4628      	mov	r0, r5
  40257a:	4622      	mov	r2, r4
  40257c:	f7ff ff96 	bl	4024ac <__fputwc>
  402580:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402582:	07da      	lsls	r2, r3, #31
  402584:	4605      	mov	r5, r0
  402586:	d402      	bmi.n	40258e <_fputwc_r+0x42>
  402588:	89a3      	ldrh	r3, [r4, #12]
  40258a:	059b      	lsls	r3, r3, #22
  40258c:	d502      	bpl.n	402594 <_fputwc_r+0x48>
  40258e:	4628      	mov	r0, r5
  402590:	b003      	add	sp, #12
  402592:	bd30      	pop	{r4, r5, pc}
  402594:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402596:	f000 faf9 	bl	402b8c <__retarget_lock_release_recursive>
  40259a:	4628      	mov	r0, r5
  40259c:	b003      	add	sp, #12
  40259e:	bd30      	pop	{r4, r5, pc}
  4025a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4025a2:	9101      	str	r1, [sp, #4]
  4025a4:	f000 faf0 	bl	402b88 <__retarget_lock_acquire_recursive>
  4025a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4025ac:	9901      	ldr	r1, [sp, #4]
  4025ae:	b29a      	uxth	r2, r3
  4025b0:	e7d9      	b.n	402566 <_fputwc_r+0x1a>
  4025b2:	bf00      	nop

004025b4 <_malloc_trim_r>:
  4025b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4025b6:	4f24      	ldr	r7, [pc, #144]	; (402648 <_malloc_trim_r+0x94>)
  4025b8:	460c      	mov	r4, r1
  4025ba:	4606      	mov	r6, r0
  4025bc:	f000 ff7e 	bl	4034bc <__malloc_lock>
  4025c0:	68bb      	ldr	r3, [r7, #8]
  4025c2:	685d      	ldr	r5, [r3, #4]
  4025c4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4025c8:	310f      	adds	r1, #15
  4025ca:	f025 0503 	bic.w	r5, r5, #3
  4025ce:	4429      	add	r1, r5
  4025d0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4025d4:	f021 010f 	bic.w	r1, r1, #15
  4025d8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4025dc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4025e0:	db07      	blt.n	4025f2 <_malloc_trim_r+0x3e>
  4025e2:	2100      	movs	r1, #0
  4025e4:	4630      	mov	r0, r6
  4025e6:	f001 f91b 	bl	403820 <_sbrk_r>
  4025ea:	68bb      	ldr	r3, [r7, #8]
  4025ec:	442b      	add	r3, r5
  4025ee:	4298      	cmp	r0, r3
  4025f0:	d004      	beq.n	4025fc <_malloc_trim_r+0x48>
  4025f2:	4630      	mov	r0, r6
  4025f4:	f000 ff68 	bl	4034c8 <__malloc_unlock>
  4025f8:	2000      	movs	r0, #0
  4025fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025fc:	4261      	negs	r1, r4
  4025fe:	4630      	mov	r0, r6
  402600:	f001 f90e 	bl	403820 <_sbrk_r>
  402604:	3001      	adds	r0, #1
  402606:	d00d      	beq.n	402624 <_malloc_trim_r+0x70>
  402608:	4b10      	ldr	r3, [pc, #64]	; (40264c <_malloc_trim_r+0x98>)
  40260a:	68ba      	ldr	r2, [r7, #8]
  40260c:	6819      	ldr	r1, [r3, #0]
  40260e:	1b2d      	subs	r5, r5, r4
  402610:	f045 0501 	orr.w	r5, r5, #1
  402614:	4630      	mov	r0, r6
  402616:	1b09      	subs	r1, r1, r4
  402618:	6055      	str	r5, [r2, #4]
  40261a:	6019      	str	r1, [r3, #0]
  40261c:	f000 ff54 	bl	4034c8 <__malloc_unlock>
  402620:	2001      	movs	r0, #1
  402622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402624:	2100      	movs	r1, #0
  402626:	4630      	mov	r0, r6
  402628:	f001 f8fa 	bl	403820 <_sbrk_r>
  40262c:	68ba      	ldr	r2, [r7, #8]
  40262e:	1a83      	subs	r3, r0, r2
  402630:	2b0f      	cmp	r3, #15
  402632:	ddde      	ble.n	4025f2 <_malloc_trim_r+0x3e>
  402634:	4c06      	ldr	r4, [pc, #24]	; (402650 <_malloc_trim_r+0x9c>)
  402636:	4905      	ldr	r1, [pc, #20]	; (40264c <_malloc_trim_r+0x98>)
  402638:	6824      	ldr	r4, [r4, #0]
  40263a:	f043 0301 	orr.w	r3, r3, #1
  40263e:	1b00      	subs	r0, r0, r4
  402640:	6053      	str	r3, [r2, #4]
  402642:	6008      	str	r0, [r1, #0]
  402644:	e7d5      	b.n	4025f2 <_malloc_trim_r+0x3e>
  402646:	bf00      	nop
  402648:	204005a8 	.word	0x204005a8
  40264c:	20400a50 	.word	0x20400a50
  402650:	204009b0 	.word	0x204009b0

00402654 <_free_r>:
  402654:	2900      	cmp	r1, #0
  402656:	d044      	beq.n	4026e2 <_free_r+0x8e>
  402658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40265c:	460d      	mov	r5, r1
  40265e:	4680      	mov	r8, r0
  402660:	f000 ff2c 	bl	4034bc <__malloc_lock>
  402664:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402668:	4969      	ldr	r1, [pc, #420]	; (402810 <_free_r+0x1bc>)
  40266a:	f027 0301 	bic.w	r3, r7, #1
  40266e:	f1a5 0408 	sub.w	r4, r5, #8
  402672:	18e2      	adds	r2, r4, r3
  402674:	688e      	ldr	r6, [r1, #8]
  402676:	6850      	ldr	r0, [r2, #4]
  402678:	42b2      	cmp	r2, r6
  40267a:	f020 0003 	bic.w	r0, r0, #3
  40267e:	d05e      	beq.n	40273e <_free_r+0xea>
  402680:	07fe      	lsls	r6, r7, #31
  402682:	6050      	str	r0, [r2, #4]
  402684:	d40b      	bmi.n	40269e <_free_r+0x4a>
  402686:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40268a:	1be4      	subs	r4, r4, r7
  40268c:	f101 0e08 	add.w	lr, r1, #8
  402690:	68a5      	ldr	r5, [r4, #8]
  402692:	4575      	cmp	r5, lr
  402694:	443b      	add	r3, r7
  402696:	d06d      	beq.n	402774 <_free_r+0x120>
  402698:	68e7      	ldr	r7, [r4, #12]
  40269a:	60ef      	str	r7, [r5, #12]
  40269c:	60bd      	str	r5, [r7, #8]
  40269e:	1815      	adds	r5, r2, r0
  4026a0:	686d      	ldr	r5, [r5, #4]
  4026a2:	07ed      	lsls	r5, r5, #31
  4026a4:	d53e      	bpl.n	402724 <_free_r+0xd0>
  4026a6:	f043 0201 	orr.w	r2, r3, #1
  4026aa:	6062      	str	r2, [r4, #4]
  4026ac:	50e3      	str	r3, [r4, r3]
  4026ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4026b2:	d217      	bcs.n	4026e4 <_free_r+0x90>
  4026b4:	08db      	lsrs	r3, r3, #3
  4026b6:	1c58      	adds	r0, r3, #1
  4026b8:	109a      	asrs	r2, r3, #2
  4026ba:	684d      	ldr	r5, [r1, #4]
  4026bc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4026c0:	60a7      	str	r7, [r4, #8]
  4026c2:	2301      	movs	r3, #1
  4026c4:	4093      	lsls	r3, r2
  4026c6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4026ca:	432b      	orrs	r3, r5
  4026cc:	3a08      	subs	r2, #8
  4026ce:	60e2      	str	r2, [r4, #12]
  4026d0:	604b      	str	r3, [r1, #4]
  4026d2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4026d6:	60fc      	str	r4, [r7, #12]
  4026d8:	4640      	mov	r0, r8
  4026da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4026de:	f000 bef3 	b.w	4034c8 <__malloc_unlock>
  4026e2:	4770      	bx	lr
  4026e4:	0a5a      	lsrs	r2, r3, #9
  4026e6:	2a04      	cmp	r2, #4
  4026e8:	d852      	bhi.n	402790 <_free_r+0x13c>
  4026ea:	099a      	lsrs	r2, r3, #6
  4026ec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4026f0:	00ff      	lsls	r7, r7, #3
  4026f2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4026f6:	19c8      	adds	r0, r1, r7
  4026f8:	59ca      	ldr	r2, [r1, r7]
  4026fa:	3808      	subs	r0, #8
  4026fc:	4290      	cmp	r0, r2
  4026fe:	d04f      	beq.n	4027a0 <_free_r+0x14c>
  402700:	6851      	ldr	r1, [r2, #4]
  402702:	f021 0103 	bic.w	r1, r1, #3
  402706:	428b      	cmp	r3, r1
  402708:	d232      	bcs.n	402770 <_free_r+0x11c>
  40270a:	6892      	ldr	r2, [r2, #8]
  40270c:	4290      	cmp	r0, r2
  40270e:	d1f7      	bne.n	402700 <_free_r+0xac>
  402710:	68c3      	ldr	r3, [r0, #12]
  402712:	60a0      	str	r0, [r4, #8]
  402714:	60e3      	str	r3, [r4, #12]
  402716:	609c      	str	r4, [r3, #8]
  402718:	60c4      	str	r4, [r0, #12]
  40271a:	4640      	mov	r0, r8
  40271c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402720:	f000 bed2 	b.w	4034c8 <__malloc_unlock>
  402724:	6895      	ldr	r5, [r2, #8]
  402726:	4f3b      	ldr	r7, [pc, #236]	; (402814 <_free_r+0x1c0>)
  402728:	42bd      	cmp	r5, r7
  40272a:	4403      	add	r3, r0
  40272c:	d040      	beq.n	4027b0 <_free_r+0x15c>
  40272e:	68d0      	ldr	r0, [r2, #12]
  402730:	60e8      	str	r0, [r5, #12]
  402732:	f043 0201 	orr.w	r2, r3, #1
  402736:	6085      	str	r5, [r0, #8]
  402738:	6062      	str	r2, [r4, #4]
  40273a:	50e3      	str	r3, [r4, r3]
  40273c:	e7b7      	b.n	4026ae <_free_r+0x5a>
  40273e:	07ff      	lsls	r7, r7, #31
  402740:	4403      	add	r3, r0
  402742:	d407      	bmi.n	402754 <_free_r+0x100>
  402744:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402748:	1aa4      	subs	r4, r4, r2
  40274a:	4413      	add	r3, r2
  40274c:	68a0      	ldr	r0, [r4, #8]
  40274e:	68e2      	ldr	r2, [r4, #12]
  402750:	60c2      	str	r2, [r0, #12]
  402752:	6090      	str	r0, [r2, #8]
  402754:	4a30      	ldr	r2, [pc, #192]	; (402818 <_free_r+0x1c4>)
  402756:	6812      	ldr	r2, [r2, #0]
  402758:	f043 0001 	orr.w	r0, r3, #1
  40275c:	4293      	cmp	r3, r2
  40275e:	6060      	str	r0, [r4, #4]
  402760:	608c      	str	r4, [r1, #8]
  402762:	d3b9      	bcc.n	4026d8 <_free_r+0x84>
  402764:	4b2d      	ldr	r3, [pc, #180]	; (40281c <_free_r+0x1c8>)
  402766:	4640      	mov	r0, r8
  402768:	6819      	ldr	r1, [r3, #0]
  40276a:	f7ff ff23 	bl	4025b4 <_malloc_trim_r>
  40276e:	e7b3      	b.n	4026d8 <_free_r+0x84>
  402770:	4610      	mov	r0, r2
  402772:	e7cd      	b.n	402710 <_free_r+0xbc>
  402774:	1811      	adds	r1, r2, r0
  402776:	6849      	ldr	r1, [r1, #4]
  402778:	07c9      	lsls	r1, r1, #31
  40277a:	d444      	bmi.n	402806 <_free_r+0x1b2>
  40277c:	6891      	ldr	r1, [r2, #8]
  40277e:	68d2      	ldr	r2, [r2, #12]
  402780:	60ca      	str	r2, [r1, #12]
  402782:	4403      	add	r3, r0
  402784:	f043 0001 	orr.w	r0, r3, #1
  402788:	6091      	str	r1, [r2, #8]
  40278a:	6060      	str	r0, [r4, #4]
  40278c:	50e3      	str	r3, [r4, r3]
  40278e:	e7a3      	b.n	4026d8 <_free_r+0x84>
  402790:	2a14      	cmp	r2, #20
  402792:	d816      	bhi.n	4027c2 <_free_r+0x16e>
  402794:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402798:	00ff      	lsls	r7, r7, #3
  40279a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40279e:	e7aa      	b.n	4026f6 <_free_r+0xa2>
  4027a0:	10aa      	asrs	r2, r5, #2
  4027a2:	2301      	movs	r3, #1
  4027a4:	684d      	ldr	r5, [r1, #4]
  4027a6:	4093      	lsls	r3, r2
  4027a8:	432b      	orrs	r3, r5
  4027aa:	604b      	str	r3, [r1, #4]
  4027ac:	4603      	mov	r3, r0
  4027ae:	e7b0      	b.n	402712 <_free_r+0xbe>
  4027b0:	f043 0201 	orr.w	r2, r3, #1
  4027b4:	614c      	str	r4, [r1, #20]
  4027b6:	610c      	str	r4, [r1, #16]
  4027b8:	60e5      	str	r5, [r4, #12]
  4027ba:	60a5      	str	r5, [r4, #8]
  4027bc:	6062      	str	r2, [r4, #4]
  4027be:	50e3      	str	r3, [r4, r3]
  4027c0:	e78a      	b.n	4026d8 <_free_r+0x84>
  4027c2:	2a54      	cmp	r2, #84	; 0x54
  4027c4:	d806      	bhi.n	4027d4 <_free_r+0x180>
  4027c6:	0b1a      	lsrs	r2, r3, #12
  4027c8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4027cc:	00ff      	lsls	r7, r7, #3
  4027ce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4027d2:	e790      	b.n	4026f6 <_free_r+0xa2>
  4027d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4027d8:	d806      	bhi.n	4027e8 <_free_r+0x194>
  4027da:	0bda      	lsrs	r2, r3, #15
  4027dc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4027e0:	00ff      	lsls	r7, r7, #3
  4027e2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4027e6:	e786      	b.n	4026f6 <_free_r+0xa2>
  4027e8:	f240 5054 	movw	r0, #1364	; 0x554
  4027ec:	4282      	cmp	r2, r0
  4027ee:	d806      	bhi.n	4027fe <_free_r+0x1aa>
  4027f0:	0c9a      	lsrs	r2, r3, #18
  4027f2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4027f6:	00ff      	lsls	r7, r7, #3
  4027f8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4027fc:	e77b      	b.n	4026f6 <_free_r+0xa2>
  4027fe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402802:	257e      	movs	r5, #126	; 0x7e
  402804:	e777      	b.n	4026f6 <_free_r+0xa2>
  402806:	f043 0101 	orr.w	r1, r3, #1
  40280a:	6061      	str	r1, [r4, #4]
  40280c:	6013      	str	r3, [r2, #0]
  40280e:	e763      	b.n	4026d8 <_free_r+0x84>
  402810:	204005a8 	.word	0x204005a8
  402814:	204005b0 	.word	0x204005b0
  402818:	204009b4 	.word	0x204009b4
  40281c:	20400a80 	.word	0x20400a80

00402820 <__sfvwrite_r>:
  402820:	6893      	ldr	r3, [r2, #8]
  402822:	2b00      	cmp	r3, #0
  402824:	d073      	beq.n	40290e <__sfvwrite_r+0xee>
  402826:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40282a:	898b      	ldrh	r3, [r1, #12]
  40282c:	b083      	sub	sp, #12
  40282e:	460c      	mov	r4, r1
  402830:	0719      	lsls	r1, r3, #28
  402832:	9000      	str	r0, [sp, #0]
  402834:	4616      	mov	r6, r2
  402836:	d526      	bpl.n	402886 <__sfvwrite_r+0x66>
  402838:	6922      	ldr	r2, [r4, #16]
  40283a:	b322      	cbz	r2, 402886 <__sfvwrite_r+0x66>
  40283c:	f013 0002 	ands.w	r0, r3, #2
  402840:	6835      	ldr	r5, [r6, #0]
  402842:	d02c      	beq.n	40289e <__sfvwrite_r+0x7e>
  402844:	f04f 0900 	mov.w	r9, #0
  402848:	4fb0      	ldr	r7, [pc, #704]	; (402b0c <__sfvwrite_r+0x2ec>)
  40284a:	46c8      	mov	r8, r9
  40284c:	46b2      	mov	sl, r6
  40284e:	45b8      	cmp	r8, r7
  402850:	4643      	mov	r3, r8
  402852:	464a      	mov	r2, r9
  402854:	bf28      	it	cs
  402856:	463b      	movcs	r3, r7
  402858:	9800      	ldr	r0, [sp, #0]
  40285a:	f1b8 0f00 	cmp.w	r8, #0
  40285e:	d050      	beq.n	402902 <__sfvwrite_r+0xe2>
  402860:	69e1      	ldr	r1, [r4, #28]
  402862:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402864:	47b0      	blx	r6
  402866:	2800      	cmp	r0, #0
  402868:	dd58      	ble.n	40291c <__sfvwrite_r+0xfc>
  40286a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40286e:	1a1b      	subs	r3, r3, r0
  402870:	4481      	add	r9, r0
  402872:	eba8 0800 	sub.w	r8, r8, r0
  402876:	f8ca 3008 	str.w	r3, [sl, #8]
  40287a:	2b00      	cmp	r3, #0
  40287c:	d1e7      	bne.n	40284e <__sfvwrite_r+0x2e>
  40287e:	2000      	movs	r0, #0
  402880:	b003      	add	sp, #12
  402882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402886:	4621      	mov	r1, r4
  402888:	9800      	ldr	r0, [sp, #0]
  40288a:	f7ff fc51 	bl	402130 <__swsetup_r>
  40288e:	2800      	cmp	r0, #0
  402890:	f040 8133 	bne.w	402afa <__sfvwrite_r+0x2da>
  402894:	89a3      	ldrh	r3, [r4, #12]
  402896:	6835      	ldr	r5, [r6, #0]
  402898:	f013 0002 	ands.w	r0, r3, #2
  40289c:	d1d2      	bne.n	402844 <__sfvwrite_r+0x24>
  40289e:	f013 0901 	ands.w	r9, r3, #1
  4028a2:	d145      	bne.n	402930 <__sfvwrite_r+0x110>
  4028a4:	464f      	mov	r7, r9
  4028a6:	9601      	str	r6, [sp, #4]
  4028a8:	b337      	cbz	r7, 4028f8 <__sfvwrite_r+0xd8>
  4028aa:	059a      	lsls	r2, r3, #22
  4028ac:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4028b0:	f140 8083 	bpl.w	4029ba <__sfvwrite_r+0x19a>
  4028b4:	4547      	cmp	r7, r8
  4028b6:	46c3      	mov	fp, r8
  4028b8:	f0c0 80ab 	bcc.w	402a12 <__sfvwrite_r+0x1f2>
  4028bc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4028c0:	f040 80ac 	bne.w	402a1c <__sfvwrite_r+0x1fc>
  4028c4:	6820      	ldr	r0, [r4, #0]
  4028c6:	46ba      	mov	sl, r7
  4028c8:	465a      	mov	r2, fp
  4028ca:	4649      	mov	r1, r9
  4028cc:	f000 fd92 	bl	4033f4 <memmove>
  4028d0:	68a2      	ldr	r2, [r4, #8]
  4028d2:	6823      	ldr	r3, [r4, #0]
  4028d4:	eba2 0208 	sub.w	r2, r2, r8
  4028d8:	445b      	add	r3, fp
  4028da:	60a2      	str	r2, [r4, #8]
  4028dc:	6023      	str	r3, [r4, #0]
  4028de:	9a01      	ldr	r2, [sp, #4]
  4028e0:	6893      	ldr	r3, [r2, #8]
  4028e2:	eba3 030a 	sub.w	r3, r3, sl
  4028e6:	44d1      	add	r9, sl
  4028e8:	eba7 070a 	sub.w	r7, r7, sl
  4028ec:	6093      	str	r3, [r2, #8]
  4028ee:	2b00      	cmp	r3, #0
  4028f0:	d0c5      	beq.n	40287e <__sfvwrite_r+0x5e>
  4028f2:	89a3      	ldrh	r3, [r4, #12]
  4028f4:	2f00      	cmp	r7, #0
  4028f6:	d1d8      	bne.n	4028aa <__sfvwrite_r+0x8a>
  4028f8:	f8d5 9000 	ldr.w	r9, [r5]
  4028fc:	686f      	ldr	r7, [r5, #4]
  4028fe:	3508      	adds	r5, #8
  402900:	e7d2      	b.n	4028a8 <__sfvwrite_r+0x88>
  402902:	f8d5 9000 	ldr.w	r9, [r5]
  402906:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40290a:	3508      	adds	r5, #8
  40290c:	e79f      	b.n	40284e <__sfvwrite_r+0x2e>
  40290e:	2000      	movs	r0, #0
  402910:	4770      	bx	lr
  402912:	4621      	mov	r1, r4
  402914:	9800      	ldr	r0, [sp, #0]
  402916:	f7ff fd1f 	bl	402358 <_fflush_r>
  40291a:	b370      	cbz	r0, 40297a <__sfvwrite_r+0x15a>
  40291c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402920:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402924:	f04f 30ff 	mov.w	r0, #4294967295
  402928:	81a3      	strh	r3, [r4, #12]
  40292a:	b003      	add	sp, #12
  40292c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402930:	4681      	mov	r9, r0
  402932:	4633      	mov	r3, r6
  402934:	464e      	mov	r6, r9
  402936:	46a8      	mov	r8, r5
  402938:	469a      	mov	sl, r3
  40293a:	464d      	mov	r5, r9
  40293c:	b34e      	cbz	r6, 402992 <__sfvwrite_r+0x172>
  40293e:	b380      	cbz	r0, 4029a2 <__sfvwrite_r+0x182>
  402940:	6820      	ldr	r0, [r4, #0]
  402942:	6923      	ldr	r3, [r4, #16]
  402944:	6962      	ldr	r2, [r4, #20]
  402946:	45b1      	cmp	r9, r6
  402948:	46cb      	mov	fp, r9
  40294a:	bf28      	it	cs
  40294c:	46b3      	movcs	fp, r6
  40294e:	4298      	cmp	r0, r3
  402950:	465f      	mov	r7, fp
  402952:	d904      	bls.n	40295e <__sfvwrite_r+0x13e>
  402954:	68a3      	ldr	r3, [r4, #8]
  402956:	4413      	add	r3, r2
  402958:	459b      	cmp	fp, r3
  40295a:	f300 80a6 	bgt.w	402aaa <__sfvwrite_r+0x28a>
  40295e:	4593      	cmp	fp, r2
  402960:	db4b      	blt.n	4029fa <__sfvwrite_r+0x1da>
  402962:	4613      	mov	r3, r2
  402964:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402966:	69e1      	ldr	r1, [r4, #28]
  402968:	9800      	ldr	r0, [sp, #0]
  40296a:	462a      	mov	r2, r5
  40296c:	47b8      	blx	r7
  40296e:	1e07      	subs	r7, r0, #0
  402970:	ddd4      	ble.n	40291c <__sfvwrite_r+0xfc>
  402972:	ebb9 0907 	subs.w	r9, r9, r7
  402976:	d0cc      	beq.n	402912 <__sfvwrite_r+0xf2>
  402978:	2001      	movs	r0, #1
  40297a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40297e:	1bdb      	subs	r3, r3, r7
  402980:	443d      	add	r5, r7
  402982:	1bf6      	subs	r6, r6, r7
  402984:	f8ca 3008 	str.w	r3, [sl, #8]
  402988:	2b00      	cmp	r3, #0
  40298a:	f43f af78 	beq.w	40287e <__sfvwrite_r+0x5e>
  40298e:	2e00      	cmp	r6, #0
  402990:	d1d5      	bne.n	40293e <__sfvwrite_r+0x11e>
  402992:	f108 0308 	add.w	r3, r8, #8
  402996:	e913 0060 	ldmdb	r3, {r5, r6}
  40299a:	4698      	mov	r8, r3
  40299c:	3308      	adds	r3, #8
  40299e:	2e00      	cmp	r6, #0
  4029a0:	d0f9      	beq.n	402996 <__sfvwrite_r+0x176>
  4029a2:	4632      	mov	r2, r6
  4029a4:	210a      	movs	r1, #10
  4029a6:	4628      	mov	r0, r5
  4029a8:	f000 fc3a 	bl	403220 <memchr>
  4029ac:	2800      	cmp	r0, #0
  4029ae:	f000 80a1 	beq.w	402af4 <__sfvwrite_r+0x2d4>
  4029b2:	3001      	adds	r0, #1
  4029b4:	eba0 0905 	sub.w	r9, r0, r5
  4029b8:	e7c2      	b.n	402940 <__sfvwrite_r+0x120>
  4029ba:	6820      	ldr	r0, [r4, #0]
  4029bc:	6923      	ldr	r3, [r4, #16]
  4029be:	4298      	cmp	r0, r3
  4029c0:	d802      	bhi.n	4029c8 <__sfvwrite_r+0x1a8>
  4029c2:	6963      	ldr	r3, [r4, #20]
  4029c4:	429f      	cmp	r7, r3
  4029c6:	d25d      	bcs.n	402a84 <__sfvwrite_r+0x264>
  4029c8:	45b8      	cmp	r8, r7
  4029ca:	bf28      	it	cs
  4029cc:	46b8      	movcs	r8, r7
  4029ce:	4642      	mov	r2, r8
  4029d0:	4649      	mov	r1, r9
  4029d2:	f000 fd0f 	bl	4033f4 <memmove>
  4029d6:	68a3      	ldr	r3, [r4, #8]
  4029d8:	6822      	ldr	r2, [r4, #0]
  4029da:	eba3 0308 	sub.w	r3, r3, r8
  4029de:	4442      	add	r2, r8
  4029e0:	60a3      	str	r3, [r4, #8]
  4029e2:	6022      	str	r2, [r4, #0]
  4029e4:	b10b      	cbz	r3, 4029ea <__sfvwrite_r+0x1ca>
  4029e6:	46c2      	mov	sl, r8
  4029e8:	e779      	b.n	4028de <__sfvwrite_r+0xbe>
  4029ea:	4621      	mov	r1, r4
  4029ec:	9800      	ldr	r0, [sp, #0]
  4029ee:	f7ff fcb3 	bl	402358 <_fflush_r>
  4029f2:	2800      	cmp	r0, #0
  4029f4:	d192      	bne.n	40291c <__sfvwrite_r+0xfc>
  4029f6:	46c2      	mov	sl, r8
  4029f8:	e771      	b.n	4028de <__sfvwrite_r+0xbe>
  4029fa:	465a      	mov	r2, fp
  4029fc:	4629      	mov	r1, r5
  4029fe:	f000 fcf9 	bl	4033f4 <memmove>
  402a02:	68a2      	ldr	r2, [r4, #8]
  402a04:	6823      	ldr	r3, [r4, #0]
  402a06:	eba2 020b 	sub.w	r2, r2, fp
  402a0a:	445b      	add	r3, fp
  402a0c:	60a2      	str	r2, [r4, #8]
  402a0e:	6023      	str	r3, [r4, #0]
  402a10:	e7af      	b.n	402972 <__sfvwrite_r+0x152>
  402a12:	6820      	ldr	r0, [r4, #0]
  402a14:	46b8      	mov	r8, r7
  402a16:	46ba      	mov	sl, r7
  402a18:	46bb      	mov	fp, r7
  402a1a:	e755      	b.n	4028c8 <__sfvwrite_r+0xa8>
  402a1c:	6962      	ldr	r2, [r4, #20]
  402a1e:	6820      	ldr	r0, [r4, #0]
  402a20:	6921      	ldr	r1, [r4, #16]
  402a22:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402a26:	eba0 0a01 	sub.w	sl, r0, r1
  402a2a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402a2e:	f10a 0001 	add.w	r0, sl, #1
  402a32:	ea4f 0868 	mov.w	r8, r8, asr #1
  402a36:	4438      	add	r0, r7
  402a38:	4540      	cmp	r0, r8
  402a3a:	4642      	mov	r2, r8
  402a3c:	bf84      	itt	hi
  402a3e:	4680      	movhi	r8, r0
  402a40:	4642      	movhi	r2, r8
  402a42:	055b      	lsls	r3, r3, #21
  402a44:	d544      	bpl.n	402ad0 <__sfvwrite_r+0x2b0>
  402a46:	4611      	mov	r1, r2
  402a48:	9800      	ldr	r0, [sp, #0]
  402a4a:	f000 f921 	bl	402c90 <_malloc_r>
  402a4e:	4683      	mov	fp, r0
  402a50:	2800      	cmp	r0, #0
  402a52:	d055      	beq.n	402b00 <__sfvwrite_r+0x2e0>
  402a54:	4652      	mov	r2, sl
  402a56:	6921      	ldr	r1, [r4, #16]
  402a58:	f000 fc32 	bl	4032c0 <memcpy>
  402a5c:	89a3      	ldrh	r3, [r4, #12]
  402a5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402a66:	81a3      	strh	r3, [r4, #12]
  402a68:	eb0b 000a 	add.w	r0, fp, sl
  402a6c:	eba8 030a 	sub.w	r3, r8, sl
  402a70:	f8c4 b010 	str.w	fp, [r4, #16]
  402a74:	f8c4 8014 	str.w	r8, [r4, #20]
  402a78:	6020      	str	r0, [r4, #0]
  402a7a:	60a3      	str	r3, [r4, #8]
  402a7c:	46b8      	mov	r8, r7
  402a7e:	46ba      	mov	sl, r7
  402a80:	46bb      	mov	fp, r7
  402a82:	e721      	b.n	4028c8 <__sfvwrite_r+0xa8>
  402a84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402a88:	42b9      	cmp	r1, r7
  402a8a:	bf28      	it	cs
  402a8c:	4639      	movcs	r1, r7
  402a8e:	464a      	mov	r2, r9
  402a90:	fb91 f1f3 	sdiv	r1, r1, r3
  402a94:	9800      	ldr	r0, [sp, #0]
  402a96:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402a98:	fb03 f301 	mul.w	r3, r3, r1
  402a9c:	69e1      	ldr	r1, [r4, #28]
  402a9e:	47b0      	blx	r6
  402aa0:	f1b0 0a00 	subs.w	sl, r0, #0
  402aa4:	f73f af1b 	bgt.w	4028de <__sfvwrite_r+0xbe>
  402aa8:	e738      	b.n	40291c <__sfvwrite_r+0xfc>
  402aaa:	461a      	mov	r2, r3
  402aac:	4629      	mov	r1, r5
  402aae:	9301      	str	r3, [sp, #4]
  402ab0:	f000 fca0 	bl	4033f4 <memmove>
  402ab4:	6822      	ldr	r2, [r4, #0]
  402ab6:	9b01      	ldr	r3, [sp, #4]
  402ab8:	9800      	ldr	r0, [sp, #0]
  402aba:	441a      	add	r2, r3
  402abc:	6022      	str	r2, [r4, #0]
  402abe:	4621      	mov	r1, r4
  402ac0:	f7ff fc4a 	bl	402358 <_fflush_r>
  402ac4:	9b01      	ldr	r3, [sp, #4]
  402ac6:	2800      	cmp	r0, #0
  402ac8:	f47f af28 	bne.w	40291c <__sfvwrite_r+0xfc>
  402acc:	461f      	mov	r7, r3
  402ace:	e750      	b.n	402972 <__sfvwrite_r+0x152>
  402ad0:	9800      	ldr	r0, [sp, #0]
  402ad2:	f000 fcff 	bl	4034d4 <_realloc_r>
  402ad6:	4683      	mov	fp, r0
  402ad8:	2800      	cmp	r0, #0
  402ada:	d1c5      	bne.n	402a68 <__sfvwrite_r+0x248>
  402adc:	9d00      	ldr	r5, [sp, #0]
  402ade:	6921      	ldr	r1, [r4, #16]
  402ae0:	4628      	mov	r0, r5
  402ae2:	f7ff fdb7 	bl	402654 <_free_r>
  402ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402aea:	220c      	movs	r2, #12
  402aec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402af0:	602a      	str	r2, [r5, #0]
  402af2:	e715      	b.n	402920 <__sfvwrite_r+0x100>
  402af4:	f106 0901 	add.w	r9, r6, #1
  402af8:	e722      	b.n	402940 <__sfvwrite_r+0x120>
  402afa:	f04f 30ff 	mov.w	r0, #4294967295
  402afe:	e6bf      	b.n	402880 <__sfvwrite_r+0x60>
  402b00:	9a00      	ldr	r2, [sp, #0]
  402b02:	230c      	movs	r3, #12
  402b04:	6013      	str	r3, [r2, #0]
  402b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b0a:	e709      	b.n	402920 <__sfvwrite_r+0x100>
  402b0c:	7ffffc00 	.word	0x7ffffc00

00402b10 <_fwalk_reent>:
  402b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402b14:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402b18:	d01f      	beq.n	402b5a <_fwalk_reent+0x4a>
  402b1a:	4688      	mov	r8, r1
  402b1c:	4606      	mov	r6, r0
  402b1e:	f04f 0900 	mov.w	r9, #0
  402b22:	687d      	ldr	r5, [r7, #4]
  402b24:	68bc      	ldr	r4, [r7, #8]
  402b26:	3d01      	subs	r5, #1
  402b28:	d411      	bmi.n	402b4e <_fwalk_reent+0x3e>
  402b2a:	89a3      	ldrh	r3, [r4, #12]
  402b2c:	2b01      	cmp	r3, #1
  402b2e:	f105 35ff 	add.w	r5, r5, #4294967295
  402b32:	d908      	bls.n	402b46 <_fwalk_reent+0x36>
  402b34:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402b38:	3301      	adds	r3, #1
  402b3a:	4621      	mov	r1, r4
  402b3c:	4630      	mov	r0, r6
  402b3e:	d002      	beq.n	402b46 <_fwalk_reent+0x36>
  402b40:	47c0      	blx	r8
  402b42:	ea49 0900 	orr.w	r9, r9, r0
  402b46:	1c6b      	adds	r3, r5, #1
  402b48:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402b4c:	d1ed      	bne.n	402b2a <_fwalk_reent+0x1a>
  402b4e:	683f      	ldr	r7, [r7, #0]
  402b50:	2f00      	cmp	r7, #0
  402b52:	d1e6      	bne.n	402b22 <_fwalk_reent+0x12>
  402b54:	4648      	mov	r0, r9
  402b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402b5a:	46b9      	mov	r9, r7
  402b5c:	4648      	mov	r0, r9
  402b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402b62:	bf00      	nop

00402b64 <__locale_mb_cur_max>:
  402b64:	4b04      	ldr	r3, [pc, #16]	; (402b78 <__locale_mb_cur_max+0x14>)
  402b66:	4a05      	ldr	r2, [pc, #20]	; (402b7c <__locale_mb_cur_max+0x18>)
  402b68:	681b      	ldr	r3, [r3, #0]
  402b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402b6c:	2b00      	cmp	r3, #0
  402b6e:	bf08      	it	eq
  402b70:	4613      	moveq	r3, r2
  402b72:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402b76:	4770      	bx	lr
  402b78:	20400008 	.word	0x20400008
  402b7c:	2040043c 	.word	0x2040043c

00402b80 <__retarget_lock_init_recursive>:
  402b80:	4770      	bx	lr
  402b82:	bf00      	nop

00402b84 <__retarget_lock_close_recursive>:
  402b84:	4770      	bx	lr
  402b86:	bf00      	nop

00402b88 <__retarget_lock_acquire_recursive>:
  402b88:	4770      	bx	lr
  402b8a:	bf00      	nop

00402b8c <__retarget_lock_release_recursive>:
  402b8c:	4770      	bx	lr
  402b8e:	bf00      	nop

00402b90 <__swhatbuf_r>:
  402b90:	b570      	push	{r4, r5, r6, lr}
  402b92:	460c      	mov	r4, r1
  402b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402b98:	2900      	cmp	r1, #0
  402b9a:	b090      	sub	sp, #64	; 0x40
  402b9c:	4615      	mov	r5, r2
  402b9e:	461e      	mov	r6, r3
  402ba0:	db14      	blt.n	402bcc <__swhatbuf_r+0x3c>
  402ba2:	aa01      	add	r2, sp, #4
  402ba4:	f001 f80e 	bl	403bc4 <_fstat_r>
  402ba8:	2800      	cmp	r0, #0
  402baa:	db0f      	blt.n	402bcc <__swhatbuf_r+0x3c>
  402bac:	9a02      	ldr	r2, [sp, #8]
  402bae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402bb2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402bb6:	fab2 f282 	clz	r2, r2
  402bba:	0952      	lsrs	r2, r2, #5
  402bbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402bc0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402bc4:	6032      	str	r2, [r6, #0]
  402bc6:	602b      	str	r3, [r5, #0]
  402bc8:	b010      	add	sp, #64	; 0x40
  402bca:	bd70      	pop	{r4, r5, r6, pc}
  402bcc:	89a2      	ldrh	r2, [r4, #12]
  402bce:	2300      	movs	r3, #0
  402bd0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402bd4:	6033      	str	r3, [r6, #0]
  402bd6:	d004      	beq.n	402be2 <__swhatbuf_r+0x52>
  402bd8:	2240      	movs	r2, #64	; 0x40
  402bda:	4618      	mov	r0, r3
  402bdc:	602a      	str	r2, [r5, #0]
  402bde:	b010      	add	sp, #64	; 0x40
  402be0:	bd70      	pop	{r4, r5, r6, pc}
  402be2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402be6:	602b      	str	r3, [r5, #0]
  402be8:	b010      	add	sp, #64	; 0x40
  402bea:	bd70      	pop	{r4, r5, r6, pc}

00402bec <__smakebuf_r>:
  402bec:	898a      	ldrh	r2, [r1, #12]
  402bee:	0792      	lsls	r2, r2, #30
  402bf0:	460b      	mov	r3, r1
  402bf2:	d506      	bpl.n	402c02 <__smakebuf_r+0x16>
  402bf4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402bf8:	2101      	movs	r1, #1
  402bfa:	601a      	str	r2, [r3, #0]
  402bfc:	611a      	str	r2, [r3, #16]
  402bfe:	6159      	str	r1, [r3, #20]
  402c00:	4770      	bx	lr
  402c02:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c04:	b083      	sub	sp, #12
  402c06:	ab01      	add	r3, sp, #4
  402c08:	466a      	mov	r2, sp
  402c0a:	460c      	mov	r4, r1
  402c0c:	4606      	mov	r6, r0
  402c0e:	f7ff ffbf 	bl	402b90 <__swhatbuf_r>
  402c12:	9900      	ldr	r1, [sp, #0]
  402c14:	4605      	mov	r5, r0
  402c16:	4630      	mov	r0, r6
  402c18:	f000 f83a 	bl	402c90 <_malloc_r>
  402c1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c20:	b1d8      	cbz	r0, 402c5a <__smakebuf_r+0x6e>
  402c22:	9a01      	ldr	r2, [sp, #4]
  402c24:	4f15      	ldr	r7, [pc, #84]	; (402c7c <__smakebuf_r+0x90>)
  402c26:	9900      	ldr	r1, [sp, #0]
  402c28:	63f7      	str	r7, [r6, #60]	; 0x3c
  402c2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402c2e:	81a3      	strh	r3, [r4, #12]
  402c30:	6020      	str	r0, [r4, #0]
  402c32:	6120      	str	r0, [r4, #16]
  402c34:	6161      	str	r1, [r4, #20]
  402c36:	b91a      	cbnz	r2, 402c40 <__smakebuf_r+0x54>
  402c38:	432b      	orrs	r3, r5
  402c3a:	81a3      	strh	r3, [r4, #12]
  402c3c:	b003      	add	sp, #12
  402c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402c40:	4630      	mov	r0, r6
  402c42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402c46:	f000 ffd1 	bl	403bec <_isatty_r>
  402c4a:	b1a0      	cbz	r0, 402c76 <__smakebuf_r+0x8a>
  402c4c:	89a3      	ldrh	r3, [r4, #12]
  402c4e:	f023 0303 	bic.w	r3, r3, #3
  402c52:	f043 0301 	orr.w	r3, r3, #1
  402c56:	b21b      	sxth	r3, r3
  402c58:	e7ee      	b.n	402c38 <__smakebuf_r+0x4c>
  402c5a:	059a      	lsls	r2, r3, #22
  402c5c:	d4ee      	bmi.n	402c3c <__smakebuf_r+0x50>
  402c5e:	f023 0303 	bic.w	r3, r3, #3
  402c62:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402c66:	f043 0302 	orr.w	r3, r3, #2
  402c6a:	2101      	movs	r1, #1
  402c6c:	81a3      	strh	r3, [r4, #12]
  402c6e:	6022      	str	r2, [r4, #0]
  402c70:	6122      	str	r2, [r4, #16]
  402c72:	6161      	str	r1, [r4, #20]
  402c74:	e7e2      	b.n	402c3c <__smakebuf_r+0x50>
  402c76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c7a:	e7dd      	b.n	402c38 <__smakebuf_r+0x4c>
  402c7c:	004023ad 	.word	0x004023ad

00402c80 <malloc>:
  402c80:	4b02      	ldr	r3, [pc, #8]	; (402c8c <malloc+0xc>)
  402c82:	4601      	mov	r1, r0
  402c84:	6818      	ldr	r0, [r3, #0]
  402c86:	f000 b803 	b.w	402c90 <_malloc_r>
  402c8a:	bf00      	nop
  402c8c:	20400008 	.word	0x20400008

00402c90 <_malloc_r>:
  402c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c94:	f101 060b 	add.w	r6, r1, #11
  402c98:	2e16      	cmp	r6, #22
  402c9a:	b083      	sub	sp, #12
  402c9c:	4605      	mov	r5, r0
  402c9e:	f240 809e 	bls.w	402dde <_malloc_r+0x14e>
  402ca2:	f036 0607 	bics.w	r6, r6, #7
  402ca6:	f100 80bd 	bmi.w	402e24 <_malloc_r+0x194>
  402caa:	42b1      	cmp	r1, r6
  402cac:	f200 80ba 	bhi.w	402e24 <_malloc_r+0x194>
  402cb0:	f000 fc04 	bl	4034bc <__malloc_lock>
  402cb4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402cb8:	f0c0 8293 	bcc.w	4031e2 <_malloc_r+0x552>
  402cbc:	0a73      	lsrs	r3, r6, #9
  402cbe:	f000 80b8 	beq.w	402e32 <_malloc_r+0x1a2>
  402cc2:	2b04      	cmp	r3, #4
  402cc4:	f200 8179 	bhi.w	402fba <_malloc_r+0x32a>
  402cc8:	09b3      	lsrs	r3, r6, #6
  402cca:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402cce:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402cd2:	00c3      	lsls	r3, r0, #3
  402cd4:	4fbf      	ldr	r7, [pc, #764]	; (402fd4 <_malloc_r+0x344>)
  402cd6:	443b      	add	r3, r7
  402cd8:	f1a3 0108 	sub.w	r1, r3, #8
  402cdc:	685c      	ldr	r4, [r3, #4]
  402cde:	42a1      	cmp	r1, r4
  402ce0:	d106      	bne.n	402cf0 <_malloc_r+0x60>
  402ce2:	e00c      	b.n	402cfe <_malloc_r+0x6e>
  402ce4:	2a00      	cmp	r2, #0
  402ce6:	f280 80aa 	bge.w	402e3e <_malloc_r+0x1ae>
  402cea:	68e4      	ldr	r4, [r4, #12]
  402cec:	42a1      	cmp	r1, r4
  402cee:	d006      	beq.n	402cfe <_malloc_r+0x6e>
  402cf0:	6863      	ldr	r3, [r4, #4]
  402cf2:	f023 0303 	bic.w	r3, r3, #3
  402cf6:	1b9a      	subs	r2, r3, r6
  402cf8:	2a0f      	cmp	r2, #15
  402cfa:	ddf3      	ble.n	402ce4 <_malloc_r+0x54>
  402cfc:	4670      	mov	r0, lr
  402cfe:	693c      	ldr	r4, [r7, #16]
  402d00:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 402fe8 <_malloc_r+0x358>
  402d04:	4574      	cmp	r4, lr
  402d06:	f000 81ab 	beq.w	403060 <_malloc_r+0x3d0>
  402d0a:	6863      	ldr	r3, [r4, #4]
  402d0c:	f023 0303 	bic.w	r3, r3, #3
  402d10:	1b9a      	subs	r2, r3, r6
  402d12:	2a0f      	cmp	r2, #15
  402d14:	f300 8190 	bgt.w	403038 <_malloc_r+0x3a8>
  402d18:	2a00      	cmp	r2, #0
  402d1a:	f8c7 e014 	str.w	lr, [r7, #20]
  402d1e:	f8c7 e010 	str.w	lr, [r7, #16]
  402d22:	f280 809d 	bge.w	402e60 <_malloc_r+0x1d0>
  402d26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402d2a:	f080 8161 	bcs.w	402ff0 <_malloc_r+0x360>
  402d2e:	08db      	lsrs	r3, r3, #3
  402d30:	f103 0c01 	add.w	ip, r3, #1
  402d34:	1099      	asrs	r1, r3, #2
  402d36:	687a      	ldr	r2, [r7, #4]
  402d38:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402d3c:	f8c4 8008 	str.w	r8, [r4, #8]
  402d40:	2301      	movs	r3, #1
  402d42:	408b      	lsls	r3, r1
  402d44:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402d48:	4313      	orrs	r3, r2
  402d4a:	3908      	subs	r1, #8
  402d4c:	60e1      	str	r1, [r4, #12]
  402d4e:	607b      	str	r3, [r7, #4]
  402d50:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402d54:	f8c8 400c 	str.w	r4, [r8, #12]
  402d58:	1082      	asrs	r2, r0, #2
  402d5a:	2401      	movs	r4, #1
  402d5c:	4094      	lsls	r4, r2
  402d5e:	429c      	cmp	r4, r3
  402d60:	f200 808b 	bhi.w	402e7a <_malloc_r+0x1ea>
  402d64:	421c      	tst	r4, r3
  402d66:	d106      	bne.n	402d76 <_malloc_r+0xe6>
  402d68:	f020 0003 	bic.w	r0, r0, #3
  402d6c:	0064      	lsls	r4, r4, #1
  402d6e:	421c      	tst	r4, r3
  402d70:	f100 0004 	add.w	r0, r0, #4
  402d74:	d0fa      	beq.n	402d6c <_malloc_r+0xdc>
  402d76:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402d7a:	46cc      	mov	ip, r9
  402d7c:	4680      	mov	r8, r0
  402d7e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402d82:	459c      	cmp	ip, r3
  402d84:	d107      	bne.n	402d96 <_malloc_r+0x106>
  402d86:	e16d      	b.n	403064 <_malloc_r+0x3d4>
  402d88:	2a00      	cmp	r2, #0
  402d8a:	f280 817b 	bge.w	403084 <_malloc_r+0x3f4>
  402d8e:	68db      	ldr	r3, [r3, #12]
  402d90:	459c      	cmp	ip, r3
  402d92:	f000 8167 	beq.w	403064 <_malloc_r+0x3d4>
  402d96:	6859      	ldr	r1, [r3, #4]
  402d98:	f021 0103 	bic.w	r1, r1, #3
  402d9c:	1b8a      	subs	r2, r1, r6
  402d9e:	2a0f      	cmp	r2, #15
  402da0:	ddf2      	ble.n	402d88 <_malloc_r+0xf8>
  402da2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402da6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402daa:	9300      	str	r3, [sp, #0]
  402dac:	199c      	adds	r4, r3, r6
  402dae:	4628      	mov	r0, r5
  402db0:	f046 0601 	orr.w	r6, r6, #1
  402db4:	f042 0501 	orr.w	r5, r2, #1
  402db8:	605e      	str	r6, [r3, #4]
  402dba:	f8c8 c00c 	str.w	ip, [r8, #12]
  402dbe:	f8cc 8008 	str.w	r8, [ip, #8]
  402dc2:	617c      	str	r4, [r7, #20]
  402dc4:	613c      	str	r4, [r7, #16]
  402dc6:	f8c4 e00c 	str.w	lr, [r4, #12]
  402dca:	f8c4 e008 	str.w	lr, [r4, #8]
  402dce:	6065      	str	r5, [r4, #4]
  402dd0:	505a      	str	r2, [r3, r1]
  402dd2:	f000 fb79 	bl	4034c8 <__malloc_unlock>
  402dd6:	9b00      	ldr	r3, [sp, #0]
  402dd8:	f103 0408 	add.w	r4, r3, #8
  402ddc:	e01e      	b.n	402e1c <_malloc_r+0x18c>
  402dde:	2910      	cmp	r1, #16
  402de0:	d820      	bhi.n	402e24 <_malloc_r+0x194>
  402de2:	f000 fb6b 	bl	4034bc <__malloc_lock>
  402de6:	2610      	movs	r6, #16
  402de8:	2318      	movs	r3, #24
  402dea:	2002      	movs	r0, #2
  402dec:	4f79      	ldr	r7, [pc, #484]	; (402fd4 <_malloc_r+0x344>)
  402dee:	443b      	add	r3, r7
  402df0:	f1a3 0208 	sub.w	r2, r3, #8
  402df4:	685c      	ldr	r4, [r3, #4]
  402df6:	4294      	cmp	r4, r2
  402df8:	f000 813d 	beq.w	403076 <_malloc_r+0x3e6>
  402dfc:	6863      	ldr	r3, [r4, #4]
  402dfe:	68e1      	ldr	r1, [r4, #12]
  402e00:	68a6      	ldr	r6, [r4, #8]
  402e02:	f023 0303 	bic.w	r3, r3, #3
  402e06:	4423      	add	r3, r4
  402e08:	4628      	mov	r0, r5
  402e0a:	685a      	ldr	r2, [r3, #4]
  402e0c:	60f1      	str	r1, [r6, #12]
  402e0e:	f042 0201 	orr.w	r2, r2, #1
  402e12:	608e      	str	r6, [r1, #8]
  402e14:	605a      	str	r2, [r3, #4]
  402e16:	f000 fb57 	bl	4034c8 <__malloc_unlock>
  402e1a:	3408      	adds	r4, #8
  402e1c:	4620      	mov	r0, r4
  402e1e:	b003      	add	sp, #12
  402e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e24:	2400      	movs	r4, #0
  402e26:	230c      	movs	r3, #12
  402e28:	4620      	mov	r0, r4
  402e2a:	602b      	str	r3, [r5, #0]
  402e2c:	b003      	add	sp, #12
  402e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e32:	2040      	movs	r0, #64	; 0x40
  402e34:	f44f 7300 	mov.w	r3, #512	; 0x200
  402e38:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402e3c:	e74a      	b.n	402cd4 <_malloc_r+0x44>
  402e3e:	4423      	add	r3, r4
  402e40:	68e1      	ldr	r1, [r4, #12]
  402e42:	685a      	ldr	r2, [r3, #4]
  402e44:	68a6      	ldr	r6, [r4, #8]
  402e46:	f042 0201 	orr.w	r2, r2, #1
  402e4a:	60f1      	str	r1, [r6, #12]
  402e4c:	4628      	mov	r0, r5
  402e4e:	608e      	str	r6, [r1, #8]
  402e50:	605a      	str	r2, [r3, #4]
  402e52:	f000 fb39 	bl	4034c8 <__malloc_unlock>
  402e56:	3408      	adds	r4, #8
  402e58:	4620      	mov	r0, r4
  402e5a:	b003      	add	sp, #12
  402e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e60:	4423      	add	r3, r4
  402e62:	4628      	mov	r0, r5
  402e64:	685a      	ldr	r2, [r3, #4]
  402e66:	f042 0201 	orr.w	r2, r2, #1
  402e6a:	605a      	str	r2, [r3, #4]
  402e6c:	f000 fb2c 	bl	4034c8 <__malloc_unlock>
  402e70:	3408      	adds	r4, #8
  402e72:	4620      	mov	r0, r4
  402e74:	b003      	add	sp, #12
  402e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e7a:	68bc      	ldr	r4, [r7, #8]
  402e7c:	6863      	ldr	r3, [r4, #4]
  402e7e:	f023 0803 	bic.w	r8, r3, #3
  402e82:	45b0      	cmp	r8, r6
  402e84:	d304      	bcc.n	402e90 <_malloc_r+0x200>
  402e86:	eba8 0306 	sub.w	r3, r8, r6
  402e8a:	2b0f      	cmp	r3, #15
  402e8c:	f300 8085 	bgt.w	402f9a <_malloc_r+0x30a>
  402e90:	f8df 9158 	ldr.w	r9, [pc, #344]	; 402fec <_malloc_r+0x35c>
  402e94:	4b50      	ldr	r3, [pc, #320]	; (402fd8 <_malloc_r+0x348>)
  402e96:	f8d9 2000 	ldr.w	r2, [r9]
  402e9a:	681b      	ldr	r3, [r3, #0]
  402e9c:	3201      	adds	r2, #1
  402e9e:	4433      	add	r3, r6
  402ea0:	eb04 0a08 	add.w	sl, r4, r8
  402ea4:	f000 8155 	beq.w	403152 <_malloc_r+0x4c2>
  402ea8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  402eac:	330f      	adds	r3, #15
  402eae:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402eb2:	f02b 0b0f 	bic.w	fp, fp, #15
  402eb6:	4659      	mov	r1, fp
  402eb8:	4628      	mov	r0, r5
  402eba:	f000 fcb1 	bl	403820 <_sbrk_r>
  402ebe:	1c41      	adds	r1, r0, #1
  402ec0:	4602      	mov	r2, r0
  402ec2:	f000 80fc 	beq.w	4030be <_malloc_r+0x42e>
  402ec6:	4582      	cmp	sl, r0
  402ec8:	f200 80f7 	bhi.w	4030ba <_malloc_r+0x42a>
  402ecc:	4b43      	ldr	r3, [pc, #268]	; (402fdc <_malloc_r+0x34c>)
  402ece:	6819      	ldr	r1, [r3, #0]
  402ed0:	4459      	add	r1, fp
  402ed2:	6019      	str	r1, [r3, #0]
  402ed4:	f000 814d 	beq.w	403172 <_malloc_r+0x4e2>
  402ed8:	f8d9 0000 	ldr.w	r0, [r9]
  402edc:	3001      	adds	r0, #1
  402ede:	bf1b      	ittet	ne
  402ee0:	eba2 0a0a 	subne.w	sl, r2, sl
  402ee4:	4451      	addne	r1, sl
  402ee6:	f8c9 2000 	streq.w	r2, [r9]
  402eea:	6019      	strne	r1, [r3, #0]
  402eec:	f012 0107 	ands.w	r1, r2, #7
  402ef0:	f000 8115 	beq.w	40311e <_malloc_r+0x48e>
  402ef4:	f1c1 0008 	rsb	r0, r1, #8
  402ef8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402efc:	4402      	add	r2, r0
  402efe:	3108      	adds	r1, #8
  402f00:	eb02 090b 	add.w	r9, r2, fp
  402f04:	f3c9 090b 	ubfx	r9, r9, #0, #12
  402f08:	eba1 0909 	sub.w	r9, r1, r9
  402f0c:	4649      	mov	r1, r9
  402f0e:	4628      	mov	r0, r5
  402f10:	9301      	str	r3, [sp, #4]
  402f12:	9200      	str	r2, [sp, #0]
  402f14:	f000 fc84 	bl	403820 <_sbrk_r>
  402f18:	1c43      	adds	r3, r0, #1
  402f1a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  402f1e:	f000 8143 	beq.w	4031a8 <_malloc_r+0x518>
  402f22:	1a80      	subs	r0, r0, r2
  402f24:	4448      	add	r0, r9
  402f26:	f040 0001 	orr.w	r0, r0, #1
  402f2a:	6819      	ldr	r1, [r3, #0]
  402f2c:	60ba      	str	r2, [r7, #8]
  402f2e:	4449      	add	r1, r9
  402f30:	42bc      	cmp	r4, r7
  402f32:	6050      	str	r0, [r2, #4]
  402f34:	6019      	str	r1, [r3, #0]
  402f36:	d017      	beq.n	402f68 <_malloc_r+0x2d8>
  402f38:	f1b8 0f0f 	cmp.w	r8, #15
  402f3c:	f240 80fb 	bls.w	403136 <_malloc_r+0x4a6>
  402f40:	6860      	ldr	r0, [r4, #4]
  402f42:	f1a8 020c 	sub.w	r2, r8, #12
  402f46:	f022 0207 	bic.w	r2, r2, #7
  402f4a:	eb04 0e02 	add.w	lr, r4, r2
  402f4e:	f000 0001 	and.w	r0, r0, #1
  402f52:	f04f 0c05 	mov.w	ip, #5
  402f56:	4310      	orrs	r0, r2
  402f58:	2a0f      	cmp	r2, #15
  402f5a:	6060      	str	r0, [r4, #4]
  402f5c:	f8ce c004 	str.w	ip, [lr, #4]
  402f60:	f8ce c008 	str.w	ip, [lr, #8]
  402f64:	f200 8117 	bhi.w	403196 <_malloc_r+0x506>
  402f68:	4b1d      	ldr	r3, [pc, #116]	; (402fe0 <_malloc_r+0x350>)
  402f6a:	68bc      	ldr	r4, [r7, #8]
  402f6c:	681a      	ldr	r2, [r3, #0]
  402f6e:	4291      	cmp	r1, r2
  402f70:	bf88      	it	hi
  402f72:	6019      	strhi	r1, [r3, #0]
  402f74:	4b1b      	ldr	r3, [pc, #108]	; (402fe4 <_malloc_r+0x354>)
  402f76:	681a      	ldr	r2, [r3, #0]
  402f78:	4291      	cmp	r1, r2
  402f7a:	6862      	ldr	r2, [r4, #4]
  402f7c:	bf88      	it	hi
  402f7e:	6019      	strhi	r1, [r3, #0]
  402f80:	f022 0203 	bic.w	r2, r2, #3
  402f84:	4296      	cmp	r6, r2
  402f86:	eba2 0306 	sub.w	r3, r2, r6
  402f8a:	d801      	bhi.n	402f90 <_malloc_r+0x300>
  402f8c:	2b0f      	cmp	r3, #15
  402f8e:	dc04      	bgt.n	402f9a <_malloc_r+0x30a>
  402f90:	4628      	mov	r0, r5
  402f92:	f000 fa99 	bl	4034c8 <__malloc_unlock>
  402f96:	2400      	movs	r4, #0
  402f98:	e740      	b.n	402e1c <_malloc_r+0x18c>
  402f9a:	19a2      	adds	r2, r4, r6
  402f9c:	f043 0301 	orr.w	r3, r3, #1
  402fa0:	f046 0601 	orr.w	r6, r6, #1
  402fa4:	6066      	str	r6, [r4, #4]
  402fa6:	4628      	mov	r0, r5
  402fa8:	60ba      	str	r2, [r7, #8]
  402faa:	6053      	str	r3, [r2, #4]
  402fac:	f000 fa8c 	bl	4034c8 <__malloc_unlock>
  402fb0:	3408      	adds	r4, #8
  402fb2:	4620      	mov	r0, r4
  402fb4:	b003      	add	sp, #12
  402fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fba:	2b14      	cmp	r3, #20
  402fbc:	d971      	bls.n	4030a2 <_malloc_r+0x412>
  402fbe:	2b54      	cmp	r3, #84	; 0x54
  402fc0:	f200 80a3 	bhi.w	40310a <_malloc_r+0x47a>
  402fc4:	0b33      	lsrs	r3, r6, #12
  402fc6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  402fca:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  402fce:	00c3      	lsls	r3, r0, #3
  402fd0:	e680      	b.n	402cd4 <_malloc_r+0x44>
  402fd2:	bf00      	nop
  402fd4:	204005a8 	.word	0x204005a8
  402fd8:	20400a80 	.word	0x20400a80
  402fdc:	20400a50 	.word	0x20400a50
  402fe0:	20400a78 	.word	0x20400a78
  402fe4:	20400a7c 	.word	0x20400a7c
  402fe8:	204005b0 	.word	0x204005b0
  402fec:	204009b0 	.word	0x204009b0
  402ff0:	0a5a      	lsrs	r2, r3, #9
  402ff2:	2a04      	cmp	r2, #4
  402ff4:	d95b      	bls.n	4030ae <_malloc_r+0x41e>
  402ff6:	2a14      	cmp	r2, #20
  402ff8:	f200 80ae 	bhi.w	403158 <_malloc_r+0x4c8>
  402ffc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403000:	00c9      	lsls	r1, r1, #3
  403002:	325b      	adds	r2, #91	; 0x5b
  403004:	eb07 0c01 	add.w	ip, r7, r1
  403008:	5879      	ldr	r1, [r7, r1]
  40300a:	f1ac 0c08 	sub.w	ip, ip, #8
  40300e:	458c      	cmp	ip, r1
  403010:	f000 8088 	beq.w	403124 <_malloc_r+0x494>
  403014:	684a      	ldr	r2, [r1, #4]
  403016:	f022 0203 	bic.w	r2, r2, #3
  40301a:	4293      	cmp	r3, r2
  40301c:	d273      	bcs.n	403106 <_malloc_r+0x476>
  40301e:	6889      	ldr	r1, [r1, #8]
  403020:	458c      	cmp	ip, r1
  403022:	d1f7      	bne.n	403014 <_malloc_r+0x384>
  403024:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403028:	687b      	ldr	r3, [r7, #4]
  40302a:	60e2      	str	r2, [r4, #12]
  40302c:	f8c4 c008 	str.w	ip, [r4, #8]
  403030:	6094      	str	r4, [r2, #8]
  403032:	f8cc 400c 	str.w	r4, [ip, #12]
  403036:	e68f      	b.n	402d58 <_malloc_r+0xc8>
  403038:	19a1      	adds	r1, r4, r6
  40303a:	f046 0c01 	orr.w	ip, r6, #1
  40303e:	f042 0601 	orr.w	r6, r2, #1
  403042:	f8c4 c004 	str.w	ip, [r4, #4]
  403046:	4628      	mov	r0, r5
  403048:	6179      	str	r1, [r7, #20]
  40304a:	6139      	str	r1, [r7, #16]
  40304c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403050:	f8c1 e008 	str.w	lr, [r1, #8]
  403054:	604e      	str	r6, [r1, #4]
  403056:	50e2      	str	r2, [r4, r3]
  403058:	f000 fa36 	bl	4034c8 <__malloc_unlock>
  40305c:	3408      	adds	r4, #8
  40305e:	e6dd      	b.n	402e1c <_malloc_r+0x18c>
  403060:	687b      	ldr	r3, [r7, #4]
  403062:	e679      	b.n	402d58 <_malloc_r+0xc8>
  403064:	f108 0801 	add.w	r8, r8, #1
  403068:	f018 0f03 	tst.w	r8, #3
  40306c:	f10c 0c08 	add.w	ip, ip, #8
  403070:	f47f ae85 	bne.w	402d7e <_malloc_r+0xee>
  403074:	e02d      	b.n	4030d2 <_malloc_r+0x442>
  403076:	68dc      	ldr	r4, [r3, #12]
  403078:	42a3      	cmp	r3, r4
  40307a:	bf08      	it	eq
  40307c:	3002      	addeq	r0, #2
  40307e:	f43f ae3e 	beq.w	402cfe <_malloc_r+0x6e>
  403082:	e6bb      	b.n	402dfc <_malloc_r+0x16c>
  403084:	4419      	add	r1, r3
  403086:	461c      	mov	r4, r3
  403088:	684a      	ldr	r2, [r1, #4]
  40308a:	68db      	ldr	r3, [r3, #12]
  40308c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403090:	f042 0201 	orr.w	r2, r2, #1
  403094:	604a      	str	r2, [r1, #4]
  403096:	4628      	mov	r0, r5
  403098:	60f3      	str	r3, [r6, #12]
  40309a:	609e      	str	r6, [r3, #8]
  40309c:	f000 fa14 	bl	4034c8 <__malloc_unlock>
  4030a0:	e6bc      	b.n	402e1c <_malloc_r+0x18c>
  4030a2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4030a6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4030aa:	00c3      	lsls	r3, r0, #3
  4030ac:	e612      	b.n	402cd4 <_malloc_r+0x44>
  4030ae:	099a      	lsrs	r2, r3, #6
  4030b0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4030b4:	00c9      	lsls	r1, r1, #3
  4030b6:	3238      	adds	r2, #56	; 0x38
  4030b8:	e7a4      	b.n	403004 <_malloc_r+0x374>
  4030ba:	42bc      	cmp	r4, r7
  4030bc:	d054      	beq.n	403168 <_malloc_r+0x4d8>
  4030be:	68bc      	ldr	r4, [r7, #8]
  4030c0:	6862      	ldr	r2, [r4, #4]
  4030c2:	f022 0203 	bic.w	r2, r2, #3
  4030c6:	e75d      	b.n	402f84 <_malloc_r+0x2f4>
  4030c8:	f859 3908 	ldr.w	r3, [r9], #-8
  4030cc:	4599      	cmp	r9, r3
  4030ce:	f040 8086 	bne.w	4031de <_malloc_r+0x54e>
  4030d2:	f010 0f03 	tst.w	r0, #3
  4030d6:	f100 30ff 	add.w	r0, r0, #4294967295
  4030da:	d1f5      	bne.n	4030c8 <_malloc_r+0x438>
  4030dc:	687b      	ldr	r3, [r7, #4]
  4030de:	ea23 0304 	bic.w	r3, r3, r4
  4030e2:	607b      	str	r3, [r7, #4]
  4030e4:	0064      	lsls	r4, r4, #1
  4030e6:	429c      	cmp	r4, r3
  4030e8:	f63f aec7 	bhi.w	402e7a <_malloc_r+0x1ea>
  4030ec:	2c00      	cmp	r4, #0
  4030ee:	f43f aec4 	beq.w	402e7a <_malloc_r+0x1ea>
  4030f2:	421c      	tst	r4, r3
  4030f4:	4640      	mov	r0, r8
  4030f6:	f47f ae3e 	bne.w	402d76 <_malloc_r+0xe6>
  4030fa:	0064      	lsls	r4, r4, #1
  4030fc:	421c      	tst	r4, r3
  4030fe:	f100 0004 	add.w	r0, r0, #4
  403102:	d0fa      	beq.n	4030fa <_malloc_r+0x46a>
  403104:	e637      	b.n	402d76 <_malloc_r+0xe6>
  403106:	468c      	mov	ip, r1
  403108:	e78c      	b.n	403024 <_malloc_r+0x394>
  40310a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40310e:	d815      	bhi.n	40313c <_malloc_r+0x4ac>
  403110:	0bf3      	lsrs	r3, r6, #15
  403112:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403116:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40311a:	00c3      	lsls	r3, r0, #3
  40311c:	e5da      	b.n	402cd4 <_malloc_r+0x44>
  40311e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403122:	e6ed      	b.n	402f00 <_malloc_r+0x270>
  403124:	687b      	ldr	r3, [r7, #4]
  403126:	1092      	asrs	r2, r2, #2
  403128:	2101      	movs	r1, #1
  40312a:	fa01 f202 	lsl.w	r2, r1, r2
  40312e:	4313      	orrs	r3, r2
  403130:	607b      	str	r3, [r7, #4]
  403132:	4662      	mov	r2, ip
  403134:	e779      	b.n	40302a <_malloc_r+0x39a>
  403136:	2301      	movs	r3, #1
  403138:	6053      	str	r3, [r2, #4]
  40313a:	e729      	b.n	402f90 <_malloc_r+0x300>
  40313c:	f240 5254 	movw	r2, #1364	; 0x554
  403140:	4293      	cmp	r3, r2
  403142:	d822      	bhi.n	40318a <_malloc_r+0x4fa>
  403144:	0cb3      	lsrs	r3, r6, #18
  403146:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40314a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40314e:	00c3      	lsls	r3, r0, #3
  403150:	e5c0      	b.n	402cd4 <_malloc_r+0x44>
  403152:	f103 0b10 	add.w	fp, r3, #16
  403156:	e6ae      	b.n	402eb6 <_malloc_r+0x226>
  403158:	2a54      	cmp	r2, #84	; 0x54
  40315a:	d829      	bhi.n	4031b0 <_malloc_r+0x520>
  40315c:	0b1a      	lsrs	r2, r3, #12
  40315e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403162:	00c9      	lsls	r1, r1, #3
  403164:	326e      	adds	r2, #110	; 0x6e
  403166:	e74d      	b.n	403004 <_malloc_r+0x374>
  403168:	4b20      	ldr	r3, [pc, #128]	; (4031ec <_malloc_r+0x55c>)
  40316a:	6819      	ldr	r1, [r3, #0]
  40316c:	4459      	add	r1, fp
  40316e:	6019      	str	r1, [r3, #0]
  403170:	e6b2      	b.n	402ed8 <_malloc_r+0x248>
  403172:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403176:	2800      	cmp	r0, #0
  403178:	f47f aeae 	bne.w	402ed8 <_malloc_r+0x248>
  40317c:	eb08 030b 	add.w	r3, r8, fp
  403180:	68ba      	ldr	r2, [r7, #8]
  403182:	f043 0301 	orr.w	r3, r3, #1
  403186:	6053      	str	r3, [r2, #4]
  403188:	e6ee      	b.n	402f68 <_malloc_r+0x2d8>
  40318a:	207f      	movs	r0, #127	; 0x7f
  40318c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403190:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403194:	e59e      	b.n	402cd4 <_malloc_r+0x44>
  403196:	f104 0108 	add.w	r1, r4, #8
  40319a:	4628      	mov	r0, r5
  40319c:	9300      	str	r3, [sp, #0]
  40319e:	f7ff fa59 	bl	402654 <_free_r>
  4031a2:	9b00      	ldr	r3, [sp, #0]
  4031a4:	6819      	ldr	r1, [r3, #0]
  4031a6:	e6df      	b.n	402f68 <_malloc_r+0x2d8>
  4031a8:	2001      	movs	r0, #1
  4031aa:	f04f 0900 	mov.w	r9, #0
  4031ae:	e6bc      	b.n	402f2a <_malloc_r+0x29a>
  4031b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4031b4:	d805      	bhi.n	4031c2 <_malloc_r+0x532>
  4031b6:	0bda      	lsrs	r2, r3, #15
  4031b8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4031bc:	00c9      	lsls	r1, r1, #3
  4031be:	3277      	adds	r2, #119	; 0x77
  4031c0:	e720      	b.n	403004 <_malloc_r+0x374>
  4031c2:	f240 5154 	movw	r1, #1364	; 0x554
  4031c6:	428a      	cmp	r2, r1
  4031c8:	d805      	bhi.n	4031d6 <_malloc_r+0x546>
  4031ca:	0c9a      	lsrs	r2, r3, #18
  4031cc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4031d0:	00c9      	lsls	r1, r1, #3
  4031d2:	327c      	adds	r2, #124	; 0x7c
  4031d4:	e716      	b.n	403004 <_malloc_r+0x374>
  4031d6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4031da:	227e      	movs	r2, #126	; 0x7e
  4031dc:	e712      	b.n	403004 <_malloc_r+0x374>
  4031de:	687b      	ldr	r3, [r7, #4]
  4031e0:	e780      	b.n	4030e4 <_malloc_r+0x454>
  4031e2:	08f0      	lsrs	r0, r6, #3
  4031e4:	f106 0308 	add.w	r3, r6, #8
  4031e8:	e600      	b.n	402dec <_malloc_r+0x15c>
  4031ea:	bf00      	nop
  4031ec:	20400a50 	.word	0x20400a50

004031f0 <__ascii_mbtowc>:
  4031f0:	b082      	sub	sp, #8
  4031f2:	b149      	cbz	r1, 403208 <__ascii_mbtowc+0x18>
  4031f4:	b15a      	cbz	r2, 40320e <__ascii_mbtowc+0x1e>
  4031f6:	b16b      	cbz	r3, 403214 <__ascii_mbtowc+0x24>
  4031f8:	7813      	ldrb	r3, [r2, #0]
  4031fa:	600b      	str	r3, [r1, #0]
  4031fc:	7812      	ldrb	r2, [r2, #0]
  4031fe:	1c10      	adds	r0, r2, #0
  403200:	bf18      	it	ne
  403202:	2001      	movne	r0, #1
  403204:	b002      	add	sp, #8
  403206:	4770      	bx	lr
  403208:	a901      	add	r1, sp, #4
  40320a:	2a00      	cmp	r2, #0
  40320c:	d1f3      	bne.n	4031f6 <__ascii_mbtowc+0x6>
  40320e:	4610      	mov	r0, r2
  403210:	b002      	add	sp, #8
  403212:	4770      	bx	lr
  403214:	f06f 0001 	mvn.w	r0, #1
  403218:	e7f4      	b.n	403204 <__ascii_mbtowc+0x14>
  40321a:	bf00      	nop
  40321c:	0000      	movs	r0, r0
	...

00403220 <memchr>:
  403220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403224:	2a10      	cmp	r2, #16
  403226:	db2b      	blt.n	403280 <memchr+0x60>
  403228:	f010 0f07 	tst.w	r0, #7
  40322c:	d008      	beq.n	403240 <memchr+0x20>
  40322e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403232:	3a01      	subs	r2, #1
  403234:	428b      	cmp	r3, r1
  403236:	d02d      	beq.n	403294 <memchr+0x74>
  403238:	f010 0f07 	tst.w	r0, #7
  40323c:	b342      	cbz	r2, 403290 <memchr+0x70>
  40323e:	d1f6      	bne.n	40322e <memchr+0xe>
  403240:	b4f0      	push	{r4, r5, r6, r7}
  403242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40324a:	f022 0407 	bic.w	r4, r2, #7
  40324e:	f07f 0700 	mvns.w	r7, #0
  403252:	2300      	movs	r3, #0
  403254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403258:	3c08      	subs	r4, #8
  40325a:	ea85 0501 	eor.w	r5, r5, r1
  40325e:	ea86 0601 	eor.w	r6, r6, r1
  403262:	fa85 f547 	uadd8	r5, r5, r7
  403266:	faa3 f587 	sel	r5, r3, r7
  40326a:	fa86 f647 	uadd8	r6, r6, r7
  40326e:	faa5 f687 	sel	r6, r5, r7
  403272:	b98e      	cbnz	r6, 403298 <memchr+0x78>
  403274:	d1ee      	bne.n	403254 <memchr+0x34>
  403276:	bcf0      	pop	{r4, r5, r6, r7}
  403278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40327c:	f002 0207 	and.w	r2, r2, #7
  403280:	b132      	cbz	r2, 403290 <memchr+0x70>
  403282:	f810 3b01 	ldrb.w	r3, [r0], #1
  403286:	3a01      	subs	r2, #1
  403288:	ea83 0301 	eor.w	r3, r3, r1
  40328c:	b113      	cbz	r3, 403294 <memchr+0x74>
  40328e:	d1f8      	bne.n	403282 <memchr+0x62>
  403290:	2000      	movs	r0, #0
  403292:	4770      	bx	lr
  403294:	3801      	subs	r0, #1
  403296:	4770      	bx	lr
  403298:	2d00      	cmp	r5, #0
  40329a:	bf06      	itte	eq
  40329c:	4635      	moveq	r5, r6
  40329e:	3803      	subeq	r0, #3
  4032a0:	3807      	subne	r0, #7
  4032a2:	f015 0f01 	tst.w	r5, #1
  4032a6:	d107      	bne.n	4032b8 <memchr+0x98>
  4032a8:	3001      	adds	r0, #1
  4032aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4032ae:	bf02      	ittt	eq
  4032b0:	3001      	addeq	r0, #1
  4032b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4032b6:	3001      	addeq	r0, #1
  4032b8:	bcf0      	pop	{r4, r5, r6, r7}
  4032ba:	3801      	subs	r0, #1
  4032bc:	4770      	bx	lr
  4032be:	bf00      	nop

004032c0 <memcpy>:
  4032c0:	4684      	mov	ip, r0
  4032c2:	ea41 0300 	orr.w	r3, r1, r0
  4032c6:	f013 0303 	ands.w	r3, r3, #3
  4032ca:	d16d      	bne.n	4033a8 <memcpy+0xe8>
  4032cc:	3a40      	subs	r2, #64	; 0x40
  4032ce:	d341      	bcc.n	403354 <memcpy+0x94>
  4032d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032d4:	f840 3b04 	str.w	r3, [r0], #4
  4032d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032dc:	f840 3b04 	str.w	r3, [r0], #4
  4032e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032e4:	f840 3b04 	str.w	r3, [r0], #4
  4032e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032ec:	f840 3b04 	str.w	r3, [r0], #4
  4032f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032f4:	f840 3b04 	str.w	r3, [r0], #4
  4032f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032fc:	f840 3b04 	str.w	r3, [r0], #4
  403300:	f851 3b04 	ldr.w	r3, [r1], #4
  403304:	f840 3b04 	str.w	r3, [r0], #4
  403308:	f851 3b04 	ldr.w	r3, [r1], #4
  40330c:	f840 3b04 	str.w	r3, [r0], #4
  403310:	f851 3b04 	ldr.w	r3, [r1], #4
  403314:	f840 3b04 	str.w	r3, [r0], #4
  403318:	f851 3b04 	ldr.w	r3, [r1], #4
  40331c:	f840 3b04 	str.w	r3, [r0], #4
  403320:	f851 3b04 	ldr.w	r3, [r1], #4
  403324:	f840 3b04 	str.w	r3, [r0], #4
  403328:	f851 3b04 	ldr.w	r3, [r1], #4
  40332c:	f840 3b04 	str.w	r3, [r0], #4
  403330:	f851 3b04 	ldr.w	r3, [r1], #4
  403334:	f840 3b04 	str.w	r3, [r0], #4
  403338:	f851 3b04 	ldr.w	r3, [r1], #4
  40333c:	f840 3b04 	str.w	r3, [r0], #4
  403340:	f851 3b04 	ldr.w	r3, [r1], #4
  403344:	f840 3b04 	str.w	r3, [r0], #4
  403348:	f851 3b04 	ldr.w	r3, [r1], #4
  40334c:	f840 3b04 	str.w	r3, [r0], #4
  403350:	3a40      	subs	r2, #64	; 0x40
  403352:	d2bd      	bcs.n	4032d0 <memcpy+0x10>
  403354:	3230      	adds	r2, #48	; 0x30
  403356:	d311      	bcc.n	40337c <memcpy+0xbc>
  403358:	f851 3b04 	ldr.w	r3, [r1], #4
  40335c:	f840 3b04 	str.w	r3, [r0], #4
  403360:	f851 3b04 	ldr.w	r3, [r1], #4
  403364:	f840 3b04 	str.w	r3, [r0], #4
  403368:	f851 3b04 	ldr.w	r3, [r1], #4
  40336c:	f840 3b04 	str.w	r3, [r0], #4
  403370:	f851 3b04 	ldr.w	r3, [r1], #4
  403374:	f840 3b04 	str.w	r3, [r0], #4
  403378:	3a10      	subs	r2, #16
  40337a:	d2ed      	bcs.n	403358 <memcpy+0x98>
  40337c:	320c      	adds	r2, #12
  40337e:	d305      	bcc.n	40338c <memcpy+0xcc>
  403380:	f851 3b04 	ldr.w	r3, [r1], #4
  403384:	f840 3b04 	str.w	r3, [r0], #4
  403388:	3a04      	subs	r2, #4
  40338a:	d2f9      	bcs.n	403380 <memcpy+0xc0>
  40338c:	3204      	adds	r2, #4
  40338e:	d008      	beq.n	4033a2 <memcpy+0xe2>
  403390:	07d2      	lsls	r2, r2, #31
  403392:	bf1c      	itt	ne
  403394:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403398:	f800 3b01 	strbne.w	r3, [r0], #1
  40339c:	d301      	bcc.n	4033a2 <memcpy+0xe2>
  40339e:	880b      	ldrh	r3, [r1, #0]
  4033a0:	8003      	strh	r3, [r0, #0]
  4033a2:	4660      	mov	r0, ip
  4033a4:	4770      	bx	lr
  4033a6:	bf00      	nop
  4033a8:	2a08      	cmp	r2, #8
  4033aa:	d313      	bcc.n	4033d4 <memcpy+0x114>
  4033ac:	078b      	lsls	r3, r1, #30
  4033ae:	d08d      	beq.n	4032cc <memcpy+0xc>
  4033b0:	f010 0303 	ands.w	r3, r0, #3
  4033b4:	d08a      	beq.n	4032cc <memcpy+0xc>
  4033b6:	f1c3 0304 	rsb	r3, r3, #4
  4033ba:	1ad2      	subs	r2, r2, r3
  4033bc:	07db      	lsls	r3, r3, #31
  4033be:	bf1c      	itt	ne
  4033c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4033c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4033c8:	d380      	bcc.n	4032cc <memcpy+0xc>
  4033ca:	f831 3b02 	ldrh.w	r3, [r1], #2
  4033ce:	f820 3b02 	strh.w	r3, [r0], #2
  4033d2:	e77b      	b.n	4032cc <memcpy+0xc>
  4033d4:	3a04      	subs	r2, #4
  4033d6:	d3d9      	bcc.n	40338c <memcpy+0xcc>
  4033d8:	3a01      	subs	r2, #1
  4033da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4033de:	f800 3b01 	strb.w	r3, [r0], #1
  4033e2:	d2f9      	bcs.n	4033d8 <memcpy+0x118>
  4033e4:	780b      	ldrb	r3, [r1, #0]
  4033e6:	7003      	strb	r3, [r0, #0]
  4033e8:	784b      	ldrb	r3, [r1, #1]
  4033ea:	7043      	strb	r3, [r0, #1]
  4033ec:	788b      	ldrb	r3, [r1, #2]
  4033ee:	7083      	strb	r3, [r0, #2]
  4033f0:	4660      	mov	r0, ip
  4033f2:	4770      	bx	lr

004033f4 <memmove>:
  4033f4:	4288      	cmp	r0, r1
  4033f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4033f8:	d90d      	bls.n	403416 <memmove+0x22>
  4033fa:	188b      	adds	r3, r1, r2
  4033fc:	4298      	cmp	r0, r3
  4033fe:	d20a      	bcs.n	403416 <memmove+0x22>
  403400:	1884      	adds	r4, r0, r2
  403402:	2a00      	cmp	r2, #0
  403404:	d051      	beq.n	4034aa <memmove+0xb6>
  403406:	4622      	mov	r2, r4
  403408:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40340c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403410:	4299      	cmp	r1, r3
  403412:	d1f9      	bne.n	403408 <memmove+0x14>
  403414:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403416:	2a0f      	cmp	r2, #15
  403418:	d948      	bls.n	4034ac <memmove+0xb8>
  40341a:	ea41 0300 	orr.w	r3, r1, r0
  40341e:	079b      	lsls	r3, r3, #30
  403420:	d146      	bne.n	4034b0 <memmove+0xbc>
  403422:	f100 0410 	add.w	r4, r0, #16
  403426:	f101 0310 	add.w	r3, r1, #16
  40342a:	4615      	mov	r5, r2
  40342c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403430:	f844 6c10 	str.w	r6, [r4, #-16]
  403434:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403438:	f844 6c0c 	str.w	r6, [r4, #-12]
  40343c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403440:	f844 6c08 	str.w	r6, [r4, #-8]
  403444:	3d10      	subs	r5, #16
  403446:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40344a:	f844 6c04 	str.w	r6, [r4, #-4]
  40344e:	2d0f      	cmp	r5, #15
  403450:	f103 0310 	add.w	r3, r3, #16
  403454:	f104 0410 	add.w	r4, r4, #16
  403458:	d8e8      	bhi.n	40342c <memmove+0x38>
  40345a:	f1a2 0310 	sub.w	r3, r2, #16
  40345e:	f023 030f 	bic.w	r3, r3, #15
  403462:	f002 0e0f 	and.w	lr, r2, #15
  403466:	3310      	adds	r3, #16
  403468:	f1be 0f03 	cmp.w	lr, #3
  40346c:	4419      	add	r1, r3
  40346e:	4403      	add	r3, r0
  403470:	d921      	bls.n	4034b6 <memmove+0xc2>
  403472:	1f1e      	subs	r6, r3, #4
  403474:	460d      	mov	r5, r1
  403476:	4674      	mov	r4, lr
  403478:	3c04      	subs	r4, #4
  40347a:	f855 7b04 	ldr.w	r7, [r5], #4
  40347e:	f846 7f04 	str.w	r7, [r6, #4]!
  403482:	2c03      	cmp	r4, #3
  403484:	d8f8      	bhi.n	403478 <memmove+0x84>
  403486:	f1ae 0404 	sub.w	r4, lr, #4
  40348a:	f024 0403 	bic.w	r4, r4, #3
  40348e:	3404      	adds	r4, #4
  403490:	4421      	add	r1, r4
  403492:	4423      	add	r3, r4
  403494:	f002 0203 	and.w	r2, r2, #3
  403498:	b162      	cbz	r2, 4034b4 <memmove+0xc0>
  40349a:	3b01      	subs	r3, #1
  40349c:	440a      	add	r2, r1
  40349e:	f811 4b01 	ldrb.w	r4, [r1], #1
  4034a2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4034a6:	428a      	cmp	r2, r1
  4034a8:	d1f9      	bne.n	40349e <memmove+0xaa>
  4034aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4034ac:	4603      	mov	r3, r0
  4034ae:	e7f3      	b.n	403498 <memmove+0xa4>
  4034b0:	4603      	mov	r3, r0
  4034b2:	e7f2      	b.n	40349a <memmove+0xa6>
  4034b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4034b6:	4672      	mov	r2, lr
  4034b8:	e7ee      	b.n	403498 <memmove+0xa4>
  4034ba:	bf00      	nop

004034bc <__malloc_lock>:
  4034bc:	4801      	ldr	r0, [pc, #4]	; (4034c4 <__malloc_lock+0x8>)
  4034be:	f7ff bb63 	b.w	402b88 <__retarget_lock_acquire_recursive>
  4034c2:	bf00      	nop
  4034c4:	20400aa0 	.word	0x20400aa0

004034c8 <__malloc_unlock>:
  4034c8:	4801      	ldr	r0, [pc, #4]	; (4034d0 <__malloc_unlock+0x8>)
  4034ca:	f7ff bb5f 	b.w	402b8c <__retarget_lock_release_recursive>
  4034ce:	bf00      	nop
  4034d0:	20400aa0 	.word	0x20400aa0

004034d4 <_realloc_r>:
  4034d4:	2900      	cmp	r1, #0
  4034d6:	f000 8095 	beq.w	403604 <_realloc_r+0x130>
  4034da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034de:	460d      	mov	r5, r1
  4034e0:	4616      	mov	r6, r2
  4034e2:	b083      	sub	sp, #12
  4034e4:	4680      	mov	r8, r0
  4034e6:	f106 070b 	add.w	r7, r6, #11
  4034ea:	f7ff ffe7 	bl	4034bc <__malloc_lock>
  4034ee:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4034f2:	2f16      	cmp	r7, #22
  4034f4:	f02e 0403 	bic.w	r4, lr, #3
  4034f8:	f1a5 0908 	sub.w	r9, r5, #8
  4034fc:	d83c      	bhi.n	403578 <_realloc_r+0xa4>
  4034fe:	2210      	movs	r2, #16
  403500:	4617      	mov	r7, r2
  403502:	42be      	cmp	r6, r7
  403504:	d83d      	bhi.n	403582 <_realloc_r+0xae>
  403506:	4294      	cmp	r4, r2
  403508:	da43      	bge.n	403592 <_realloc_r+0xbe>
  40350a:	4bc4      	ldr	r3, [pc, #784]	; (40381c <_realloc_r+0x348>)
  40350c:	6899      	ldr	r1, [r3, #8]
  40350e:	eb09 0004 	add.w	r0, r9, r4
  403512:	4288      	cmp	r0, r1
  403514:	f000 80b4 	beq.w	403680 <_realloc_r+0x1ac>
  403518:	6843      	ldr	r3, [r0, #4]
  40351a:	f023 0101 	bic.w	r1, r3, #1
  40351e:	4401      	add	r1, r0
  403520:	6849      	ldr	r1, [r1, #4]
  403522:	07c9      	lsls	r1, r1, #31
  403524:	d54c      	bpl.n	4035c0 <_realloc_r+0xec>
  403526:	f01e 0f01 	tst.w	lr, #1
  40352a:	f000 809b 	beq.w	403664 <_realloc_r+0x190>
  40352e:	4631      	mov	r1, r6
  403530:	4640      	mov	r0, r8
  403532:	f7ff fbad 	bl	402c90 <_malloc_r>
  403536:	4606      	mov	r6, r0
  403538:	2800      	cmp	r0, #0
  40353a:	d03a      	beq.n	4035b2 <_realloc_r+0xde>
  40353c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403540:	f023 0301 	bic.w	r3, r3, #1
  403544:	444b      	add	r3, r9
  403546:	f1a0 0208 	sub.w	r2, r0, #8
  40354a:	429a      	cmp	r2, r3
  40354c:	f000 8121 	beq.w	403792 <_realloc_r+0x2be>
  403550:	1f22      	subs	r2, r4, #4
  403552:	2a24      	cmp	r2, #36	; 0x24
  403554:	f200 8107 	bhi.w	403766 <_realloc_r+0x292>
  403558:	2a13      	cmp	r2, #19
  40355a:	f200 80db 	bhi.w	403714 <_realloc_r+0x240>
  40355e:	4603      	mov	r3, r0
  403560:	462a      	mov	r2, r5
  403562:	6811      	ldr	r1, [r2, #0]
  403564:	6019      	str	r1, [r3, #0]
  403566:	6851      	ldr	r1, [r2, #4]
  403568:	6059      	str	r1, [r3, #4]
  40356a:	6892      	ldr	r2, [r2, #8]
  40356c:	609a      	str	r2, [r3, #8]
  40356e:	4629      	mov	r1, r5
  403570:	4640      	mov	r0, r8
  403572:	f7ff f86f 	bl	402654 <_free_r>
  403576:	e01c      	b.n	4035b2 <_realloc_r+0xde>
  403578:	f027 0707 	bic.w	r7, r7, #7
  40357c:	2f00      	cmp	r7, #0
  40357e:	463a      	mov	r2, r7
  403580:	dabf      	bge.n	403502 <_realloc_r+0x2e>
  403582:	2600      	movs	r6, #0
  403584:	230c      	movs	r3, #12
  403586:	4630      	mov	r0, r6
  403588:	f8c8 3000 	str.w	r3, [r8]
  40358c:	b003      	add	sp, #12
  40358e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403592:	462e      	mov	r6, r5
  403594:	1be3      	subs	r3, r4, r7
  403596:	2b0f      	cmp	r3, #15
  403598:	d81e      	bhi.n	4035d8 <_realloc_r+0x104>
  40359a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40359e:	f003 0301 	and.w	r3, r3, #1
  4035a2:	4323      	orrs	r3, r4
  4035a4:	444c      	add	r4, r9
  4035a6:	f8c9 3004 	str.w	r3, [r9, #4]
  4035aa:	6863      	ldr	r3, [r4, #4]
  4035ac:	f043 0301 	orr.w	r3, r3, #1
  4035b0:	6063      	str	r3, [r4, #4]
  4035b2:	4640      	mov	r0, r8
  4035b4:	f7ff ff88 	bl	4034c8 <__malloc_unlock>
  4035b8:	4630      	mov	r0, r6
  4035ba:	b003      	add	sp, #12
  4035bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035c0:	f023 0303 	bic.w	r3, r3, #3
  4035c4:	18e1      	adds	r1, r4, r3
  4035c6:	4291      	cmp	r1, r2
  4035c8:	db1f      	blt.n	40360a <_realloc_r+0x136>
  4035ca:	68c3      	ldr	r3, [r0, #12]
  4035cc:	6882      	ldr	r2, [r0, #8]
  4035ce:	462e      	mov	r6, r5
  4035d0:	60d3      	str	r3, [r2, #12]
  4035d2:	460c      	mov	r4, r1
  4035d4:	609a      	str	r2, [r3, #8]
  4035d6:	e7dd      	b.n	403594 <_realloc_r+0xc0>
  4035d8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4035dc:	eb09 0107 	add.w	r1, r9, r7
  4035e0:	f002 0201 	and.w	r2, r2, #1
  4035e4:	444c      	add	r4, r9
  4035e6:	f043 0301 	orr.w	r3, r3, #1
  4035ea:	4317      	orrs	r7, r2
  4035ec:	f8c9 7004 	str.w	r7, [r9, #4]
  4035f0:	604b      	str	r3, [r1, #4]
  4035f2:	6863      	ldr	r3, [r4, #4]
  4035f4:	f043 0301 	orr.w	r3, r3, #1
  4035f8:	3108      	adds	r1, #8
  4035fa:	6063      	str	r3, [r4, #4]
  4035fc:	4640      	mov	r0, r8
  4035fe:	f7ff f829 	bl	402654 <_free_r>
  403602:	e7d6      	b.n	4035b2 <_realloc_r+0xde>
  403604:	4611      	mov	r1, r2
  403606:	f7ff bb43 	b.w	402c90 <_malloc_r>
  40360a:	f01e 0f01 	tst.w	lr, #1
  40360e:	d18e      	bne.n	40352e <_realloc_r+0x5a>
  403610:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403614:	eba9 0a01 	sub.w	sl, r9, r1
  403618:	f8da 1004 	ldr.w	r1, [sl, #4]
  40361c:	f021 0103 	bic.w	r1, r1, #3
  403620:	440b      	add	r3, r1
  403622:	4423      	add	r3, r4
  403624:	4293      	cmp	r3, r2
  403626:	db25      	blt.n	403674 <_realloc_r+0x1a0>
  403628:	68c2      	ldr	r2, [r0, #12]
  40362a:	6881      	ldr	r1, [r0, #8]
  40362c:	4656      	mov	r6, sl
  40362e:	60ca      	str	r2, [r1, #12]
  403630:	6091      	str	r1, [r2, #8]
  403632:	f8da 100c 	ldr.w	r1, [sl, #12]
  403636:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40363a:	1f22      	subs	r2, r4, #4
  40363c:	2a24      	cmp	r2, #36	; 0x24
  40363e:	60c1      	str	r1, [r0, #12]
  403640:	6088      	str	r0, [r1, #8]
  403642:	f200 8094 	bhi.w	40376e <_realloc_r+0x29a>
  403646:	2a13      	cmp	r2, #19
  403648:	d96f      	bls.n	40372a <_realloc_r+0x256>
  40364a:	6829      	ldr	r1, [r5, #0]
  40364c:	f8ca 1008 	str.w	r1, [sl, #8]
  403650:	6869      	ldr	r1, [r5, #4]
  403652:	f8ca 100c 	str.w	r1, [sl, #12]
  403656:	2a1b      	cmp	r2, #27
  403658:	f200 80a2 	bhi.w	4037a0 <_realloc_r+0x2cc>
  40365c:	3508      	adds	r5, #8
  40365e:	f10a 0210 	add.w	r2, sl, #16
  403662:	e063      	b.n	40372c <_realloc_r+0x258>
  403664:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403668:	eba9 0a03 	sub.w	sl, r9, r3
  40366c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403670:	f021 0103 	bic.w	r1, r1, #3
  403674:	1863      	adds	r3, r4, r1
  403676:	4293      	cmp	r3, r2
  403678:	f6ff af59 	blt.w	40352e <_realloc_r+0x5a>
  40367c:	4656      	mov	r6, sl
  40367e:	e7d8      	b.n	403632 <_realloc_r+0x15e>
  403680:	6841      	ldr	r1, [r0, #4]
  403682:	f021 0b03 	bic.w	fp, r1, #3
  403686:	44a3      	add	fp, r4
  403688:	f107 0010 	add.w	r0, r7, #16
  40368c:	4583      	cmp	fp, r0
  40368e:	da56      	bge.n	40373e <_realloc_r+0x26a>
  403690:	f01e 0f01 	tst.w	lr, #1
  403694:	f47f af4b 	bne.w	40352e <_realloc_r+0x5a>
  403698:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40369c:	eba9 0a01 	sub.w	sl, r9, r1
  4036a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4036a4:	f021 0103 	bic.w	r1, r1, #3
  4036a8:	448b      	add	fp, r1
  4036aa:	4558      	cmp	r0, fp
  4036ac:	dce2      	bgt.n	403674 <_realloc_r+0x1a0>
  4036ae:	4656      	mov	r6, sl
  4036b0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4036b4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4036b8:	1f22      	subs	r2, r4, #4
  4036ba:	2a24      	cmp	r2, #36	; 0x24
  4036bc:	60c1      	str	r1, [r0, #12]
  4036be:	6088      	str	r0, [r1, #8]
  4036c0:	f200 808f 	bhi.w	4037e2 <_realloc_r+0x30e>
  4036c4:	2a13      	cmp	r2, #19
  4036c6:	f240 808a 	bls.w	4037de <_realloc_r+0x30a>
  4036ca:	6829      	ldr	r1, [r5, #0]
  4036cc:	f8ca 1008 	str.w	r1, [sl, #8]
  4036d0:	6869      	ldr	r1, [r5, #4]
  4036d2:	f8ca 100c 	str.w	r1, [sl, #12]
  4036d6:	2a1b      	cmp	r2, #27
  4036d8:	f200 808a 	bhi.w	4037f0 <_realloc_r+0x31c>
  4036dc:	3508      	adds	r5, #8
  4036de:	f10a 0210 	add.w	r2, sl, #16
  4036e2:	6829      	ldr	r1, [r5, #0]
  4036e4:	6011      	str	r1, [r2, #0]
  4036e6:	6869      	ldr	r1, [r5, #4]
  4036e8:	6051      	str	r1, [r2, #4]
  4036ea:	68a9      	ldr	r1, [r5, #8]
  4036ec:	6091      	str	r1, [r2, #8]
  4036ee:	eb0a 0107 	add.w	r1, sl, r7
  4036f2:	ebab 0207 	sub.w	r2, fp, r7
  4036f6:	f042 0201 	orr.w	r2, r2, #1
  4036fa:	6099      	str	r1, [r3, #8]
  4036fc:	604a      	str	r2, [r1, #4]
  4036fe:	f8da 3004 	ldr.w	r3, [sl, #4]
  403702:	f003 0301 	and.w	r3, r3, #1
  403706:	431f      	orrs	r7, r3
  403708:	4640      	mov	r0, r8
  40370a:	f8ca 7004 	str.w	r7, [sl, #4]
  40370e:	f7ff fedb 	bl	4034c8 <__malloc_unlock>
  403712:	e751      	b.n	4035b8 <_realloc_r+0xe4>
  403714:	682b      	ldr	r3, [r5, #0]
  403716:	6003      	str	r3, [r0, #0]
  403718:	686b      	ldr	r3, [r5, #4]
  40371a:	6043      	str	r3, [r0, #4]
  40371c:	2a1b      	cmp	r2, #27
  40371e:	d82d      	bhi.n	40377c <_realloc_r+0x2a8>
  403720:	f100 0308 	add.w	r3, r0, #8
  403724:	f105 0208 	add.w	r2, r5, #8
  403728:	e71b      	b.n	403562 <_realloc_r+0x8e>
  40372a:	4632      	mov	r2, r6
  40372c:	6829      	ldr	r1, [r5, #0]
  40372e:	6011      	str	r1, [r2, #0]
  403730:	6869      	ldr	r1, [r5, #4]
  403732:	6051      	str	r1, [r2, #4]
  403734:	68a9      	ldr	r1, [r5, #8]
  403736:	6091      	str	r1, [r2, #8]
  403738:	461c      	mov	r4, r3
  40373a:	46d1      	mov	r9, sl
  40373c:	e72a      	b.n	403594 <_realloc_r+0xc0>
  40373e:	eb09 0107 	add.w	r1, r9, r7
  403742:	ebab 0b07 	sub.w	fp, fp, r7
  403746:	f04b 0201 	orr.w	r2, fp, #1
  40374a:	6099      	str	r1, [r3, #8]
  40374c:	604a      	str	r2, [r1, #4]
  40374e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403752:	f003 0301 	and.w	r3, r3, #1
  403756:	431f      	orrs	r7, r3
  403758:	4640      	mov	r0, r8
  40375a:	f845 7c04 	str.w	r7, [r5, #-4]
  40375e:	f7ff feb3 	bl	4034c8 <__malloc_unlock>
  403762:	462e      	mov	r6, r5
  403764:	e728      	b.n	4035b8 <_realloc_r+0xe4>
  403766:	4629      	mov	r1, r5
  403768:	f7ff fe44 	bl	4033f4 <memmove>
  40376c:	e6ff      	b.n	40356e <_realloc_r+0x9a>
  40376e:	4629      	mov	r1, r5
  403770:	4630      	mov	r0, r6
  403772:	461c      	mov	r4, r3
  403774:	46d1      	mov	r9, sl
  403776:	f7ff fe3d 	bl	4033f4 <memmove>
  40377a:	e70b      	b.n	403594 <_realloc_r+0xc0>
  40377c:	68ab      	ldr	r3, [r5, #8]
  40377e:	6083      	str	r3, [r0, #8]
  403780:	68eb      	ldr	r3, [r5, #12]
  403782:	60c3      	str	r3, [r0, #12]
  403784:	2a24      	cmp	r2, #36	; 0x24
  403786:	d017      	beq.n	4037b8 <_realloc_r+0x2e4>
  403788:	f100 0310 	add.w	r3, r0, #16
  40378c:	f105 0210 	add.w	r2, r5, #16
  403790:	e6e7      	b.n	403562 <_realloc_r+0x8e>
  403792:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403796:	f023 0303 	bic.w	r3, r3, #3
  40379a:	441c      	add	r4, r3
  40379c:	462e      	mov	r6, r5
  40379e:	e6f9      	b.n	403594 <_realloc_r+0xc0>
  4037a0:	68a9      	ldr	r1, [r5, #8]
  4037a2:	f8ca 1010 	str.w	r1, [sl, #16]
  4037a6:	68e9      	ldr	r1, [r5, #12]
  4037a8:	f8ca 1014 	str.w	r1, [sl, #20]
  4037ac:	2a24      	cmp	r2, #36	; 0x24
  4037ae:	d00c      	beq.n	4037ca <_realloc_r+0x2f6>
  4037b0:	3510      	adds	r5, #16
  4037b2:	f10a 0218 	add.w	r2, sl, #24
  4037b6:	e7b9      	b.n	40372c <_realloc_r+0x258>
  4037b8:	692b      	ldr	r3, [r5, #16]
  4037ba:	6103      	str	r3, [r0, #16]
  4037bc:	696b      	ldr	r3, [r5, #20]
  4037be:	6143      	str	r3, [r0, #20]
  4037c0:	f105 0218 	add.w	r2, r5, #24
  4037c4:	f100 0318 	add.w	r3, r0, #24
  4037c8:	e6cb      	b.n	403562 <_realloc_r+0x8e>
  4037ca:	692a      	ldr	r2, [r5, #16]
  4037cc:	f8ca 2018 	str.w	r2, [sl, #24]
  4037d0:	696a      	ldr	r2, [r5, #20]
  4037d2:	f8ca 201c 	str.w	r2, [sl, #28]
  4037d6:	3518      	adds	r5, #24
  4037d8:	f10a 0220 	add.w	r2, sl, #32
  4037dc:	e7a6      	b.n	40372c <_realloc_r+0x258>
  4037de:	4632      	mov	r2, r6
  4037e0:	e77f      	b.n	4036e2 <_realloc_r+0x20e>
  4037e2:	4629      	mov	r1, r5
  4037e4:	4630      	mov	r0, r6
  4037e6:	9301      	str	r3, [sp, #4]
  4037e8:	f7ff fe04 	bl	4033f4 <memmove>
  4037ec:	9b01      	ldr	r3, [sp, #4]
  4037ee:	e77e      	b.n	4036ee <_realloc_r+0x21a>
  4037f0:	68a9      	ldr	r1, [r5, #8]
  4037f2:	f8ca 1010 	str.w	r1, [sl, #16]
  4037f6:	68e9      	ldr	r1, [r5, #12]
  4037f8:	f8ca 1014 	str.w	r1, [sl, #20]
  4037fc:	2a24      	cmp	r2, #36	; 0x24
  4037fe:	d003      	beq.n	403808 <_realloc_r+0x334>
  403800:	3510      	adds	r5, #16
  403802:	f10a 0218 	add.w	r2, sl, #24
  403806:	e76c      	b.n	4036e2 <_realloc_r+0x20e>
  403808:	692a      	ldr	r2, [r5, #16]
  40380a:	f8ca 2018 	str.w	r2, [sl, #24]
  40380e:	696a      	ldr	r2, [r5, #20]
  403810:	f8ca 201c 	str.w	r2, [sl, #28]
  403814:	3518      	adds	r5, #24
  403816:	f10a 0220 	add.w	r2, sl, #32
  40381a:	e762      	b.n	4036e2 <_realloc_r+0x20e>
  40381c:	204005a8 	.word	0x204005a8

00403820 <_sbrk_r>:
  403820:	b538      	push	{r3, r4, r5, lr}
  403822:	4c07      	ldr	r4, [pc, #28]	; (403840 <_sbrk_r+0x20>)
  403824:	2300      	movs	r3, #0
  403826:	4605      	mov	r5, r0
  403828:	4608      	mov	r0, r1
  40382a:	6023      	str	r3, [r4, #0]
  40382c:	f7fd f8fc 	bl	400a28 <_sbrk>
  403830:	1c43      	adds	r3, r0, #1
  403832:	d000      	beq.n	403836 <_sbrk_r+0x16>
  403834:	bd38      	pop	{r3, r4, r5, pc}
  403836:	6823      	ldr	r3, [r4, #0]
  403838:	2b00      	cmp	r3, #0
  40383a:	d0fb      	beq.n	403834 <_sbrk_r+0x14>
  40383c:	602b      	str	r3, [r5, #0]
  40383e:	bd38      	pop	{r3, r4, r5, pc}
  403840:	20400ab4 	.word	0x20400ab4

00403844 <__sread>:
  403844:	b510      	push	{r4, lr}
  403846:	460c      	mov	r4, r1
  403848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40384c:	f000 f9f6 	bl	403c3c <_read_r>
  403850:	2800      	cmp	r0, #0
  403852:	db03      	blt.n	40385c <__sread+0x18>
  403854:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403856:	4403      	add	r3, r0
  403858:	6523      	str	r3, [r4, #80]	; 0x50
  40385a:	bd10      	pop	{r4, pc}
  40385c:	89a3      	ldrh	r3, [r4, #12]
  40385e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403862:	81a3      	strh	r3, [r4, #12]
  403864:	bd10      	pop	{r4, pc}
  403866:	bf00      	nop

00403868 <__swrite>:
  403868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40386c:	4616      	mov	r6, r2
  40386e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403872:	461f      	mov	r7, r3
  403874:	05d3      	lsls	r3, r2, #23
  403876:	460c      	mov	r4, r1
  403878:	4605      	mov	r5, r0
  40387a:	d507      	bpl.n	40388c <__swrite+0x24>
  40387c:	2200      	movs	r2, #0
  40387e:	2302      	movs	r3, #2
  403880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403884:	f000 f9c4 	bl	403c10 <_lseek_r>
  403888:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40388c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403890:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403894:	81a2      	strh	r2, [r4, #12]
  403896:	463b      	mov	r3, r7
  403898:	4632      	mov	r2, r6
  40389a:	4628      	mov	r0, r5
  40389c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4038a0:	f000 b8a4 	b.w	4039ec <_write_r>

004038a4 <__sseek>:
  4038a4:	b510      	push	{r4, lr}
  4038a6:	460c      	mov	r4, r1
  4038a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4038ac:	f000 f9b0 	bl	403c10 <_lseek_r>
  4038b0:	89a3      	ldrh	r3, [r4, #12]
  4038b2:	1c42      	adds	r2, r0, #1
  4038b4:	bf0e      	itee	eq
  4038b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4038ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4038be:	6520      	strne	r0, [r4, #80]	; 0x50
  4038c0:	81a3      	strh	r3, [r4, #12]
  4038c2:	bd10      	pop	{r4, pc}

004038c4 <__sclose>:
  4038c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4038c8:	f000 b908 	b.w	403adc <_close_r>

004038cc <__swbuf_r>:
  4038cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4038ce:	460d      	mov	r5, r1
  4038d0:	4614      	mov	r4, r2
  4038d2:	4606      	mov	r6, r0
  4038d4:	b110      	cbz	r0, 4038dc <__swbuf_r+0x10>
  4038d6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4038d8:	2b00      	cmp	r3, #0
  4038da:	d04b      	beq.n	403974 <__swbuf_r+0xa8>
  4038dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4038e0:	69a3      	ldr	r3, [r4, #24]
  4038e2:	60a3      	str	r3, [r4, #8]
  4038e4:	b291      	uxth	r1, r2
  4038e6:	0708      	lsls	r0, r1, #28
  4038e8:	d539      	bpl.n	40395e <__swbuf_r+0x92>
  4038ea:	6923      	ldr	r3, [r4, #16]
  4038ec:	2b00      	cmp	r3, #0
  4038ee:	d036      	beq.n	40395e <__swbuf_r+0x92>
  4038f0:	b2ed      	uxtb	r5, r5
  4038f2:	0489      	lsls	r1, r1, #18
  4038f4:	462f      	mov	r7, r5
  4038f6:	d515      	bpl.n	403924 <__swbuf_r+0x58>
  4038f8:	6822      	ldr	r2, [r4, #0]
  4038fa:	6961      	ldr	r1, [r4, #20]
  4038fc:	1ad3      	subs	r3, r2, r3
  4038fe:	428b      	cmp	r3, r1
  403900:	da1c      	bge.n	40393c <__swbuf_r+0x70>
  403902:	3301      	adds	r3, #1
  403904:	68a1      	ldr	r1, [r4, #8]
  403906:	1c50      	adds	r0, r2, #1
  403908:	3901      	subs	r1, #1
  40390a:	60a1      	str	r1, [r4, #8]
  40390c:	6020      	str	r0, [r4, #0]
  40390e:	7015      	strb	r5, [r2, #0]
  403910:	6962      	ldr	r2, [r4, #20]
  403912:	429a      	cmp	r2, r3
  403914:	d01a      	beq.n	40394c <__swbuf_r+0x80>
  403916:	89a3      	ldrh	r3, [r4, #12]
  403918:	07db      	lsls	r3, r3, #31
  40391a:	d501      	bpl.n	403920 <__swbuf_r+0x54>
  40391c:	2d0a      	cmp	r5, #10
  40391e:	d015      	beq.n	40394c <__swbuf_r+0x80>
  403920:	4638      	mov	r0, r7
  403922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403924:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403926:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40392a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40392e:	81a2      	strh	r2, [r4, #12]
  403930:	6822      	ldr	r2, [r4, #0]
  403932:	6661      	str	r1, [r4, #100]	; 0x64
  403934:	6961      	ldr	r1, [r4, #20]
  403936:	1ad3      	subs	r3, r2, r3
  403938:	428b      	cmp	r3, r1
  40393a:	dbe2      	blt.n	403902 <__swbuf_r+0x36>
  40393c:	4621      	mov	r1, r4
  40393e:	4630      	mov	r0, r6
  403940:	f7fe fd0a 	bl	402358 <_fflush_r>
  403944:	b940      	cbnz	r0, 403958 <__swbuf_r+0x8c>
  403946:	6822      	ldr	r2, [r4, #0]
  403948:	2301      	movs	r3, #1
  40394a:	e7db      	b.n	403904 <__swbuf_r+0x38>
  40394c:	4621      	mov	r1, r4
  40394e:	4630      	mov	r0, r6
  403950:	f7fe fd02 	bl	402358 <_fflush_r>
  403954:	2800      	cmp	r0, #0
  403956:	d0e3      	beq.n	403920 <__swbuf_r+0x54>
  403958:	f04f 37ff 	mov.w	r7, #4294967295
  40395c:	e7e0      	b.n	403920 <__swbuf_r+0x54>
  40395e:	4621      	mov	r1, r4
  403960:	4630      	mov	r0, r6
  403962:	f7fe fbe5 	bl	402130 <__swsetup_r>
  403966:	2800      	cmp	r0, #0
  403968:	d1f6      	bne.n	403958 <__swbuf_r+0x8c>
  40396a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40396e:	6923      	ldr	r3, [r4, #16]
  403970:	b291      	uxth	r1, r2
  403972:	e7bd      	b.n	4038f0 <__swbuf_r+0x24>
  403974:	f7fe fd48 	bl	402408 <__sinit>
  403978:	e7b0      	b.n	4038dc <__swbuf_r+0x10>
  40397a:	bf00      	nop

0040397c <_wcrtomb_r>:
  40397c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40397e:	4606      	mov	r6, r0
  403980:	b085      	sub	sp, #20
  403982:	461f      	mov	r7, r3
  403984:	b189      	cbz	r1, 4039aa <_wcrtomb_r+0x2e>
  403986:	4c10      	ldr	r4, [pc, #64]	; (4039c8 <_wcrtomb_r+0x4c>)
  403988:	4d10      	ldr	r5, [pc, #64]	; (4039cc <_wcrtomb_r+0x50>)
  40398a:	6824      	ldr	r4, [r4, #0]
  40398c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40398e:	2c00      	cmp	r4, #0
  403990:	bf08      	it	eq
  403992:	462c      	moveq	r4, r5
  403994:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403998:	47a0      	blx	r4
  40399a:	1c43      	adds	r3, r0, #1
  40399c:	d103      	bne.n	4039a6 <_wcrtomb_r+0x2a>
  40399e:	2200      	movs	r2, #0
  4039a0:	238a      	movs	r3, #138	; 0x8a
  4039a2:	603a      	str	r2, [r7, #0]
  4039a4:	6033      	str	r3, [r6, #0]
  4039a6:	b005      	add	sp, #20
  4039a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4039aa:	460c      	mov	r4, r1
  4039ac:	4906      	ldr	r1, [pc, #24]	; (4039c8 <_wcrtomb_r+0x4c>)
  4039ae:	4a07      	ldr	r2, [pc, #28]	; (4039cc <_wcrtomb_r+0x50>)
  4039b0:	6809      	ldr	r1, [r1, #0]
  4039b2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4039b4:	2900      	cmp	r1, #0
  4039b6:	bf08      	it	eq
  4039b8:	4611      	moveq	r1, r2
  4039ba:	4622      	mov	r2, r4
  4039bc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4039c0:	a901      	add	r1, sp, #4
  4039c2:	47a0      	blx	r4
  4039c4:	e7e9      	b.n	40399a <_wcrtomb_r+0x1e>
  4039c6:	bf00      	nop
  4039c8:	20400008 	.word	0x20400008
  4039cc:	2040043c 	.word	0x2040043c

004039d0 <__ascii_wctomb>:
  4039d0:	b121      	cbz	r1, 4039dc <__ascii_wctomb+0xc>
  4039d2:	2aff      	cmp	r2, #255	; 0xff
  4039d4:	d804      	bhi.n	4039e0 <__ascii_wctomb+0x10>
  4039d6:	700a      	strb	r2, [r1, #0]
  4039d8:	2001      	movs	r0, #1
  4039da:	4770      	bx	lr
  4039dc:	4608      	mov	r0, r1
  4039de:	4770      	bx	lr
  4039e0:	238a      	movs	r3, #138	; 0x8a
  4039e2:	6003      	str	r3, [r0, #0]
  4039e4:	f04f 30ff 	mov.w	r0, #4294967295
  4039e8:	4770      	bx	lr
  4039ea:	bf00      	nop

004039ec <_write_r>:
  4039ec:	b570      	push	{r4, r5, r6, lr}
  4039ee:	460d      	mov	r5, r1
  4039f0:	4c08      	ldr	r4, [pc, #32]	; (403a14 <_write_r+0x28>)
  4039f2:	4611      	mov	r1, r2
  4039f4:	4606      	mov	r6, r0
  4039f6:	461a      	mov	r2, r3
  4039f8:	4628      	mov	r0, r5
  4039fa:	2300      	movs	r3, #0
  4039fc:	6023      	str	r3, [r4, #0]
  4039fe:	f7fc fce5 	bl	4003cc <_write>
  403a02:	1c43      	adds	r3, r0, #1
  403a04:	d000      	beq.n	403a08 <_write_r+0x1c>
  403a06:	bd70      	pop	{r4, r5, r6, pc}
  403a08:	6823      	ldr	r3, [r4, #0]
  403a0a:	2b00      	cmp	r3, #0
  403a0c:	d0fb      	beq.n	403a06 <_write_r+0x1a>
  403a0e:	6033      	str	r3, [r6, #0]
  403a10:	bd70      	pop	{r4, r5, r6, pc}
  403a12:	bf00      	nop
  403a14:	20400ab4 	.word	0x20400ab4

00403a18 <__register_exitproc>:
  403a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403a1c:	4d2c      	ldr	r5, [pc, #176]	; (403ad0 <__register_exitproc+0xb8>)
  403a1e:	4606      	mov	r6, r0
  403a20:	6828      	ldr	r0, [r5, #0]
  403a22:	4698      	mov	r8, r3
  403a24:	460f      	mov	r7, r1
  403a26:	4691      	mov	r9, r2
  403a28:	f7ff f8ae 	bl	402b88 <__retarget_lock_acquire_recursive>
  403a2c:	4b29      	ldr	r3, [pc, #164]	; (403ad4 <__register_exitproc+0xbc>)
  403a2e:	681c      	ldr	r4, [r3, #0]
  403a30:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403a34:	2b00      	cmp	r3, #0
  403a36:	d03e      	beq.n	403ab6 <__register_exitproc+0x9e>
  403a38:	685a      	ldr	r2, [r3, #4]
  403a3a:	2a1f      	cmp	r2, #31
  403a3c:	dc1c      	bgt.n	403a78 <__register_exitproc+0x60>
  403a3e:	f102 0e01 	add.w	lr, r2, #1
  403a42:	b176      	cbz	r6, 403a62 <__register_exitproc+0x4a>
  403a44:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403a48:	2401      	movs	r4, #1
  403a4a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403a4e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403a52:	4094      	lsls	r4, r2
  403a54:	4320      	orrs	r0, r4
  403a56:	2e02      	cmp	r6, #2
  403a58:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403a5c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403a60:	d023      	beq.n	403aaa <__register_exitproc+0x92>
  403a62:	3202      	adds	r2, #2
  403a64:	f8c3 e004 	str.w	lr, [r3, #4]
  403a68:	6828      	ldr	r0, [r5, #0]
  403a6a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403a6e:	f7ff f88d 	bl	402b8c <__retarget_lock_release_recursive>
  403a72:	2000      	movs	r0, #0
  403a74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403a78:	4b17      	ldr	r3, [pc, #92]	; (403ad8 <__register_exitproc+0xc0>)
  403a7a:	b30b      	cbz	r3, 403ac0 <__register_exitproc+0xa8>
  403a7c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403a80:	f7ff f8fe 	bl	402c80 <malloc>
  403a84:	4603      	mov	r3, r0
  403a86:	b1d8      	cbz	r0, 403ac0 <__register_exitproc+0xa8>
  403a88:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403a8c:	6002      	str	r2, [r0, #0]
  403a8e:	2100      	movs	r1, #0
  403a90:	6041      	str	r1, [r0, #4]
  403a92:	460a      	mov	r2, r1
  403a94:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403a98:	f04f 0e01 	mov.w	lr, #1
  403a9c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403aa0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403aa4:	2e00      	cmp	r6, #0
  403aa6:	d0dc      	beq.n	403a62 <__register_exitproc+0x4a>
  403aa8:	e7cc      	b.n	403a44 <__register_exitproc+0x2c>
  403aaa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403aae:	430c      	orrs	r4, r1
  403ab0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403ab4:	e7d5      	b.n	403a62 <__register_exitproc+0x4a>
  403ab6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403aba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403abe:	e7bb      	b.n	403a38 <__register_exitproc+0x20>
  403ac0:	6828      	ldr	r0, [r5, #0]
  403ac2:	f7ff f863 	bl	402b8c <__retarget_lock_release_recursive>
  403ac6:	f04f 30ff 	mov.w	r0, #4294967295
  403aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ace:	bf00      	nop
  403ad0:	20400438 	.word	0x20400438
  403ad4:	00403fa8 	.word	0x00403fa8
  403ad8:	00402c81 	.word	0x00402c81

00403adc <_close_r>:
  403adc:	b538      	push	{r3, r4, r5, lr}
  403ade:	4c07      	ldr	r4, [pc, #28]	; (403afc <_close_r+0x20>)
  403ae0:	2300      	movs	r3, #0
  403ae2:	4605      	mov	r5, r0
  403ae4:	4608      	mov	r0, r1
  403ae6:	6023      	str	r3, [r4, #0]
  403ae8:	f7fc ffba 	bl	400a60 <_close>
  403aec:	1c43      	adds	r3, r0, #1
  403aee:	d000      	beq.n	403af2 <_close_r+0x16>
  403af0:	bd38      	pop	{r3, r4, r5, pc}
  403af2:	6823      	ldr	r3, [r4, #0]
  403af4:	2b00      	cmp	r3, #0
  403af6:	d0fb      	beq.n	403af0 <_close_r+0x14>
  403af8:	602b      	str	r3, [r5, #0]
  403afa:	bd38      	pop	{r3, r4, r5, pc}
  403afc:	20400ab4 	.word	0x20400ab4

00403b00 <_fclose_r>:
  403b00:	b570      	push	{r4, r5, r6, lr}
  403b02:	b159      	cbz	r1, 403b1c <_fclose_r+0x1c>
  403b04:	4605      	mov	r5, r0
  403b06:	460c      	mov	r4, r1
  403b08:	b110      	cbz	r0, 403b10 <_fclose_r+0x10>
  403b0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403b0c:	2b00      	cmp	r3, #0
  403b0e:	d03c      	beq.n	403b8a <_fclose_r+0x8a>
  403b10:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403b12:	07d8      	lsls	r0, r3, #31
  403b14:	d505      	bpl.n	403b22 <_fclose_r+0x22>
  403b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b1a:	b92b      	cbnz	r3, 403b28 <_fclose_r+0x28>
  403b1c:	2600      	movs	r6, #0
  403b1e:	4630      	mov	r0, r6
  403b20:	bd70      	pop	{r4, r5, r6, pc}
  403b22:	89a3      	ldrh	r3, [r4, #12]
  403b24:	0599      	lsls	r1, r3, #22
  403b26:	d53c      	bpl.n	403ba2 <_fclose_r+0xa2>
  403b28:	4621      	mov	r1, r4
  403b2a:	4628      	mov	r0, r5
  403b2c:	f7fe fb74 	bl	402218 <__sflush_r>
  403b30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403b32:	4606      	mov	r6, r0
  403b34:	b133      	cbz	r3, 403b44 <_fclose_r+0x44>
  403b36:	69e1      	ldr	r1, [r4, #28]
  403b38:	4628      	mov	r0, r5
  403b3a:	4798      	blx	r3
  403b3c:	2800      	cmp	r0, #0
  403b3e:	bfb8      	it	lt
  403b40:	f04f 36ff 	movlt.w	r6, #4294967295
  403b44:	89a3      	ldrh	r3, [r4, #12]
  403b46:	061a      	lsls	r2, r3, #24
  403b48:	d422      	bmi.n	403b90 <_fclose_r+0x90>
  403b4a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403b4c:	b141      	cbz	r1, 403b60 <_fclose_r+0x60>
  403b4e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403b52:	4299      	cmp	r1, r3
  403b54:	d002      	beq.n	403b5c <_fclose_r+0x5c>
  403b56:	4628      	mov	r0, r5
  403b58:	f7fe fd7c 	bl	402654 <_free_r>
  403b5c:	2300      	movs	r3, #0
  403b5e:	6323      	str	r3, [r4, #48]	; 0x30
  403b60:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403b62:	b121      	cbz	r1, 403b6e <_fclose_r+0x6e>
  403b64:	4628      	mov	r0, r5
  403b66:	f7fe fd75 	bl	402654 <_free_r>
  403b6a:	2300      	movs	r3, #0
  403b6c:	6463      	str	r3, [r4, #68]	; 0x44
  403b6e:	f7fe fc77 	bl	402460 <__sfp_lock_acquire>
  403b72:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403b74:	2200      	movs	r2, #0
  403b76:	07db      	lsls	r3, r3, #31
  403b78:	81a2      	strh	r2, [r4, #12]
  403b7a:	d50e      	bpl.n	403b9a <_fclose_r+0x9a>
  403b7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403b7e:	f7ff f801 	bl	402b84 <__retarget_lock_close_recursive>
  403b82:	f7fe fc73 	bl	40246c <__sfp_lock_release>
  403b86:	4630      	mov	r0, r6
  403b88:	bd70      	pop	{r4, r5, r6, pc}
  403b8a:	f7fe fc3d 	bl	402408 <__sinit>
  403b8e:	e7bf      	b.n	403b10 <_fclose_r+0x10>
  403b90:	6921      	ldr	r1, [r4, #16]
  403b92:	4628      	mov	r0, r5
  403b94:	f7fe fd5e 	bl	402654 <_free_r>
  403b98:	e7d7      	b.n	403b4a <_fclose_r+0x4a>
  403b9a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403b9c:	f7fe fff6 	bl	402b8c <__retarget_lock_release_recursive>
  403ba0:	e7ec      	b.n	403b7c <_fclose_r+0x7c>
  403ba2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ba4:	f7fe fff0 	bl	402b88 <__retarget_lock_acquire_recursive>
  403ba8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403bac:	2b00      	cmp	r3, #0
  403bae:	d1bb      	bne.n	403b28 <_fclose_r+0x28>
  403bb0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403bb2:	f016 0601 	ands.w	r6, r6, #1
  403bb6:	d1b1      	bne.n	403b1c <_fclose_r+0x1c>
  403bb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403bba:	f7fe ffe7 	bl	402b8c <__retarget_lock_release_recursive>
  403bbe:	4630      	mov	r0, r6
  403bc0:	bd70      	pop	{r4, r5, r6, pc}
  403bc2:	bf00      	nop

00403bc4 <_fstat_r>:
  403bc4:	b538      	push	{r3, r4, r5, lr}
  403bc6:	460b      	mov	r3, r1
  403bc8:	4c07      	ldr	r4, [pc, #28]	; (403be8 <_fstat_r+0x24>)
  403bca:	4605      	mov	r5, r0
  403bcc:	4611      	mov	r1, r2
  403bce:	4618      	mov	r0, r3
  403bd0:	2300      	movs	r3, #0
  403bd2:	6023      	str	r3, [r4, #0]
  403bd4:	f7fc ff47 	bl	400a66 <_fstat>
  403bd8:	1c43      	adds	r3, r0, #1
  403bda:	d000      	beq.n	403bde <_fstat_r+0x1a>
  403bdc:	bd38      	pop	{r3, r4, r5, pc}
  403bde:	6823      	ldr	r3, [r4, #0]
  403be0:	2b00      	cmp	r3, #0
  403be2:	d0fb      	beq.n	403bdc <_fstat_r+0x18>
  403be4:	602b      	str	r3, [r5, #0]
  403be6:	bd38      	pop	{r3, r4, r5, pc}
  403be8:	20400ab4 	.word	0x20400ab4

00403bec <_isatty_r>:
  403bec:	b538      	push	{r3, r4, r5, lr}
  403bee:	4c07      	ldr	r4, [pc, #28]	; (403c0c <_isatty_r+0x20>)
  403bf0:	2300      	movs	r3, #0
  403bf2:	4605      	mov	r5, r0
  403bf4:	4608      	mov	r0, r1
  403bf6:	6023      	str	r3, [r4, #0]
  403bf8:	f7fc ff3a 	bl	400a70 <_isatty>
  403bfc:	1c43      	adds	r3, r0, #1
  403bfe:	d000      	beq.n	403c02 <_isatty_r+0x16>
  403c00:	bd38      	pop	{r3, r4, r5, pc}
  403c02:	6823      	ldr	r3, [r4, #0]
  403c04:	2b00      	cmp	r3, #0
  403c06:	d0fb      	beq.n	403c00 <_isatty_r+0x14>
  403c08:	602b      	str	r3, [r5, #0]
  403c0a:	bd38      	pop	{r3, r4, r5, pc}
  403c0c:	20400ab4 	.word	0x20400ab4

00403c10 <_lseek_r>:
  403c10:	b570      	push	{r4, r5, r6, lr}
  403c12:	460d      	mov	r5, r1
  403c14:	4c08      	ldr	r4, [pc, #32]	; (403c38 <_lseek_r+0x28>)
  403c16:	4611      	mov	r1, r2
  403c18:	4606      	mov	r6, r0
  403c1a:	461a      	mov	r2, r3
  403c1c:	4628      	mov	r0, r5
  403c1e:	2300      	movs	r3, #0
  403c20:	6023      	str	r3, [r4, #0]
  403c22:	f7fc ff27 	bl	400a74 <_lseek>
  403c26:	1c43      	adds	r3, r0, #1
  403c28:	d000      	beq.n	403c2c <_lseek_r+0x1c>
  403c2a:	bd70      	pop	{r4, r5, r6, pc}
  403c2c:	6823      	ldr	r3, [r4, #0]
  403c2e:	2b00      	cmp	r3, #0
  403c30:	d0fb      	beq.n	403c2a <_lseek_r+0x1a>
  403c32:	6033      	str	r3, [r6, #0]
  403c34:	bd70      	pop	{r4, r5, r6, pc}
  403c36:	bf00      	nop
  403c38:	20400ab4 	.word	0x20400ab4

00403c3c <_read_r>:
  403c3c:	b570      	push	{r4, r5, r6, lr}
  403c3e:	460d      	mov	r5, r1
  403c40:	4c08      	ldr	r4, [pc, #32]	; (403c64 <_read_r+0x28>)
  403c42:	4611      	mov	r1, r2
  403c44:	4606      	mov	r6, r0
  403c46:	461a      	mov	r2, r3
  403c48:	4628      	mov	r0, r5
  403c4a:	2300      	movs	r3, #0
  403c4c:	6023      	str	r3, [r4, #0]
  403c4e:	f7fc fac1 	bl	4001d4 <_read>
  403c52:	1c43      	adds	r3, r0, #1
  403c54:	d000      	beq.n	403c58 <_read_r+0x1c>
  403c56:	bd70      	pop	{r4, r5, r6, pc}
  403c58:	6823      	ldr	r3, [r4, #0]
  403c5a:	2b00      	cmp	r3, #0
  403c5c:	d0fb      	beq.n	403c56 <_read_r+0x1a>
  403c5e:	6033      	str	r3, [r6, #0]
  403c60:	bd70      	pop	{r4, r5, r6, pc}
  403c62:	bf00      	nop
  403c64:	20400ab4 	.word	0x20400ab4

00403c68 <__aeabi_uldivmod>:
  403c68:	b953      	cbnz	r3, 403c80 <__aeabi_uldivmod+0x18>
  403c6a:	b94a      	cbnz	r2, 403c80 <__aeabi_uldivmod+0x18>
  403c6c:	2900      	cmp	r1, #0
  403c6e:	bf08      	it	eq
  403c70:	2800      	cmpeq	r0, #0
  403c72:	bf1c      	itt	ne
  403c74:	f04f 31ff 	movne.w	r1, #4294967295
  403c78:	f04f 30ff 	movne.w	r0, #4294967295
  403c7c:	f000 b97a 	b.w	403f74 <__aeabi_idiv0>
  403c80:	f1ad 0c08 	sub.w	ip, sp, #8
  403c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403c88:	f000 f806 	bl	403c98 <__udivmoddi4>
  403c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403c94:	b004      	add	sp, #16
  403c96:	4770      	bx	lr

00403c98 <__udivmoddi4>:
  403c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403c9c:	468c      	mov	ip, r1
  403c9e:	460d      	mov	r5, r1
  403ca0:	4604      	mov	r4, r0
  403ca2:	9e08      	ldr	r6, [sp, #32]
  403ca4:	2b00      	cmp	r3, #0
  403ca6:	d151      	bne.n	403d4c <__udivmoddi4+0xb4>
  403ca8:	428a      	cmp	r2, r1
  403caa:	4617      	mov	r7, r2
  403cac:	d96d      	bls.n	403d8a <__udivmoddi4+0xf2>
  403cae:	fab2 fe82 	clz	lr, r2
  403cb2:	f1be 0f00 	cmp.w	lr, #0
  403cb6:	d00b      	beq.n	403cd0 <__udivmoddi4+0x38>
  403cb8:	f1ce 0c20 	rsb	ip, lr, #32
  403cbc:	fa01 f50e 	lsl.w	r5, r1, lr
  403cc0:	fa20 fc0c 	lsr.w	ip, r0, ip
  403cc4:	fa02 f70e 	lsl.w	r7, r2, lr
  403cc8:	ea4c 0c05 	orr.w	ip, ip, r5
  403ccc:	fa00 f40e 	lsl.w	r4, r0, lr
  403cd0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403cd4:	0c25      	lsrs	r5, r4, #16
  403cd6:	fbbc f8fa 	udiv	r8, ip, sl
  403cda:	fa1f f987 	uxth.w	r9, r7
  403cde:	fb0a cc18 	mls	ip, sl, r8, ip
  403ce2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403ce6:	fb08 f309 	mul.w	r3, r8, r9
  403cea:	42ab      	cmp	r3, r5
  403cec:	d90a      	bls.n	403d04 <__udivmoddi4+0x6c>
  403cee:	19ed      	adds	r5, r5, r7
  403cf0:	f108 32ff 	add.w	r2, r8, #4294967295
  403cf4:	f080 8123 	bcs.w	403f3e <__udivmoddi4+0x2a6>
  403cf8:	42ab      	cmp	r3, r5
  403cfa:	f240 8120 	bls.w	403f3e <__udivmoddi4+0x2a6>
  403cfe:	f1a8 0802 	sub.w	r8, r8, #2
  403d02:	443d      	add	r5, r7
  403d04:	1aed      	subs	r5, r5, r3
  403d06:	b2a4      	uxth	r4, r4
  403d08:	fbb5 f0fa 	udiv	r0, r5, sl
  403d0c:	fb0a 5510 	mls	r5, sl, r0, r5
  403d10:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403d14:	fb00 f909 	mul.w	r9, r0, r9
  403d18:	45a1      	cmp	r9, r4
  403d1a:	d909      	bls.n	403d30 <__udivmoddi4+0x98>
  403d1c:	19e4      	adds	r4, r4, r7
  403d1e:	f100 33ff 	add.w	r3, r0, #4294967295
  403d22:	f080 810a 	bcs.w	403f3a <__udivmoddi4+0x2a2>
  403d26:	45a1      	cmp	r9, r4
  403d28:	f240 8107 	bls.w	403f3a <__udivmoddi4+0x2a2>
  403d2c:	3802      	subs	r0, #2
  403d2e:	443c      	add	r4, r7
  403d30:	eba4 0409 	sub.w	r4, r4, r9
  403d34:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403d38:	2100      	movs	r1, #0
  403d3a:	2e00      	cmp	r6, #0
  403d3c:	d061      	beq.n	403e02 <__udivmoddi4+0x16a>
  403d3e:	fa24 f40e 	lsr.w	r4, r4, lr
  403d42:	2300      	movs	r3, #0
  403d44:	6034      	str	r4, [r6, #0]
  403d46:	6073      	str	r3, [r6, #4]
  403d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d4c:	428b      	cmp	r3, r1
  403d4e:	d907      	bls.n	403d60 <__udivmoddi4+0xc8>
  403d50:	2e00      	cmp	r6, #0
  403d52:	d054      	beq.n	403dfe <__udivmoddi4+0x166>
  403d54:	2100      	movs	r1, #0
  403d56:	e886 0021 	stmia.w	r6, {r0, r5}
  403d5a:	4608      	mov	r0, r1
  403d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d60:	fab3 f183 	clz	r1, r3
  403d64:	2900      	cmp	r1, #0
  403d66:	f040 808e 	bne.w	403e86 <__udivmoddi4+0x1ee>
  403d6a:	42ab      	cmp	r3, r5
  403d6c:	d302      	bcc.n	403d74 <__udivmoddi4+0xdc>
  403d6e:	4282      	cmp	r2, r0
  403d70:	f200 80fa 	bhi.w	403f68 <__udivmoddi4+0x2d0>
  403d74:	1a84      	subs	r4, r0, r2
  403d76:	eb65 0503 	sbc.w	r5, r5, r3
  403d7a:	2001      	movs	r0, #1
  403d7c:	46ac      	mov	ip, r5
  403d7e:	2e00      	cmp	r6, #0
  403d80:	d03f      	beq.n	403e02 <__udivmoddi4+0x16a>
  403d82:	e886 1010 	stmia.w	r6, {r4, ip}
  403d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d8a:	b912      	cbnz	r2, 403d92 <__udivmoddi4+0xfa>
  403d8c:	2701      	movs	r7, #1
  403d8e:	fbb7 f7f2 	udiv	r7, r7, r2
  403d92:	fab7 fe87 	clz	lr, r7
  403d96:	f1be 0f00 	cmp.w	lr, #0
  403d9a:	d134      	bne.n	403e06 <__udivmoddi4+0x16e>
  403d9c:	1beb      	subs	r3, r5, r7
  403d9e:	0c3a      	lsrs	r2, r7, #16
  403da0:	fa1f fc87 	uxth.w	ip, r7
  403da4:	2101      	movs	r1, #1
  403da6:	fbb3 f8f2 	udiv	r8, r3, r2
  403daa:	0c25      	lsrs	r5, r4, #16
  403dac:	fb02 3318 	mls	r3, r2, r8, r3
  403db0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403db4:	fb0c f308 	mul.w	r3, ip, r8
  403db8:	42ab      	cmp	r3, r5
  403dba:	d907      	bls.n	403dcc <__udivmoddi4+0x134>
  403dbc:	19ed      	adds	r5, r5, r7
  403dbe:	f108 30ff 	add.w	r0, r8, #4294967295
  403dc2:	d202      	bcs.n	403dca <__udivmoddi4+0x132>
  403dc4:	42ab      	cmp	r3, r5
  403dc6:	f200 80d1 	bhi.w	403f6c <__udivmoddi4+0x2d4>
  403dca:	4680      	mov	r8, r0
  403dcc:	1aed      	subs	r5, r5, r3
  403dce:	b2a3      	uxth	r3, r4
  403dd0:	fbb5 f0f2 	udiv	r0, r5, r2
  403dd4:	fb02 5510 	mls	r5, r2, r0, r5
  403dd8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403ddc:	fb0c fc00 	mul.w	ip, ip, r0
  403de0:	45a4      	cmp	ip, r4
  403de2:	d907      	bls.n	403df4 <__udivmoddi4+0x15c>
  403de4:	19e4      	adds	r4, r4, r7
  403de6:	f100 33ff 	add.w	r3, r0, #4294967295
  403dea:	d202      	bcs.n	403df2 <__udivmoddi4+0x15a>
  403dec:	45a4      	cmp	ip, r4
  403dee:	f200 80b8 	bhi.w	403f62 <__udivmoddi4+0x2ca>
  403df2:	4618      	mov	r0, r3
  403df4:	eba4 040c 	sub.w	r4, r4, ip
  403df8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403dfc:	e79d      	b.n	403d3a <__udivmoddi4+0xa2>
  403dfe:	4631      	mov	r1, r6
  403e00:	4630      	mov	r0, r6
  403e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e06:	f1ce 0420 	rsb	r4, lr, #32
  403e0a:	fa05 f30e 	lsl.w	r3, r5, lr
  403e0e:	fa07 f70e 	lsl.w	r7, r7, lr
  403e12:	fa20 f804 	lsr.w	r8, r0, r4
  403e16:	0c3a      	lsrs	r2, r7, #16
  403e18:	fa25 f404 	lsr.w	r4, r5, r4
  403e1c:	ea48 0803 	orr.w	r8, r8, r3
  403e20:	fbb4 f1f2 	udiv	r1, r4, r2
  403e24:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403e28:	fb02 4411 	mls	r4, r2, r1, r4
  403e2c:	fa1f fc87 	uxth.w	ip, r7
  403e30:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403e34:	fb01 f30c 	mul.w	r3, r1, ip
  403e38:	42ab      	cmp	r3, r5
  403e3a:	fa00 f40e 	lsl.w	r4, r0, lr
  403e3e:	d909      	bls.n	403e54 <__udivmoddi4+0x1bc>
  403e40:	19ed      	adds	r5, r5, r7
  403e42:	f101 30ff 	add.w	r0, r1, #4294967295
  403e46:	f080 808a 	bcs.w	403f5e <__udivmoddi4+0x2c6>
  403e4a:	42ab      	cmp	r3, r5
  403e4c:	f240 8087 	bls.w	403f5e <__udivmoddi4+0x2c6>
  403e50:	3902      	subs	r1, #2
  403e52:	443d      	add	r5, r7
  403e54:	1aeb      	subs	r3, r5, r3
  403e56:	fa1f f588 	uxth.w	r5, r8
  403e5a:	fbb3 f0f2 	udiv	r0, r3, r2
  403e5e:	fb02 3310 	mls	r3, r2, r0, r3
  403e62:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403e66:	fb00 f30c 	mul.w	r3, r0, ip
  403e6a:	42ab      	cmp	r3, r5
  403e6c:	d907      	bls.n	403e7e <__udivmoddi4+0x1e6>
  403e6e:	19ed      	adds	r5, r5, r7
  403e70:	f100 38ff 	add.w	r8, r0, #4294967295
  403e74:	d26f      	bcs.n	403f56 <__udivmoddi4+0x2be>
  403e76:	42ab      	cmp	r3, r5
  403e78:	d96d      	bls.n	403f56 <__udivmoddi4+0x2be>
  403e7a:	3802      	subs	r0, #2
  403e7c:	443d      	add	r5, r7
  403e7e:	1aeb      	subs	r3, r5, r3
  403e80:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403e84:	e78f      	b.n	403da6 <__udivmoddi4+0x10e>
  403e86:	f1c1 0720 	rsb	r7, r1, #32
  403e8a:	fa22 f807 	lsr.w	r8, r2, r7
  403e8e:	408b      	lsls	r3, r1
  403e90:	fa05 f401 	lsl.w	r4, r5, r1
  403e94:	ea48 0303 	orr.w	r3, r8, r3
  403e98:	fa20 fe07 	lsr.w	lr, r0, r7
  403e9c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403ea0:	40fd      	lsrs	r5, r7
  403ea2:	ea4e 0e04 	orr.w	lr, lr, r4
  403ea6:	fbb5 f9fc 	udiv	r9, r5, ip
  403eaa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403eae:	fb0c 5519 	mls	r5, ip, r9, r5
  403eb2:	fa1f f883 	uxth.w	r8, r3
  403eb6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403eba:	fb09 f408 	mul.w	r4, r9, r8
  403ebe:	42ac      	cmp	r4, r5
  403ec0:	fa02 f201 	lsl.w	r2, r2, r1
  403ec4:	fa00 fa01 	lsl.w	sl, r0, r1
  403ec8:	d908      	bls.n	403edc <__udivmoddi4+0x244>
  403eca:	18ed      	adds	r5, r5, r3
  403ecc:	f109 30ff 	add.w	r0, r9, #4294967295
  403ed0:	d243      	bcs.n	403f5a <__udivmoddi4+0x2c2>
  403ed2:	42ac      	cmp	r4, r5
  403ed4:	d941      	bls.n	403f5a <__udivmoddi4+0x2c2>
  403ed6:	f1a9 0902 	sub.w	r9, r9, #2
  403eda:	441d      	add	r5, r3
  403edc:	1b2d      	subs	r5, r5, r4
  403ede:	fa1f fe8e 	uxth.w	lr, lr
  403ee2:	fbb5 f0fc 	udiv	r0, r5, ip
  403ee6:	fb0c 5510 	mls	r5, ip, r0, r5
  403eea:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403eee:	fb00 f808 	mul.w	r8, r0, r8
  403ef2:	45a0      	cmp	r8, r4
  403ef4:	d907      	bls.n	403f06 <__udivmoddi4+0x26e>
  403ef6:	18e4      	adds	r4, r4, r3
  403ef8:	f100 35ff 	add.w	r5, r0, #4294967295
  403efc:	d229      	bcs.n	403f52 <__udivmoddi4+0x2ba>
  403efe:	45a0      	cmp	r8, r4
  403f00:	d927      	bls.n	403f52 <__udivmoddi4+0x2ba>
  403f02:	3802      	subs	r0, #2
  403f04:	441c      	add	r4, r3
  403f06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403f0a:	eba4 0408 	sub.w	r4, r4, r8
  403f0e:	fba0 8902 	umull	r8, r9, r0, r2
  403f12:	454c      	cmp	r4, r9
  403f14:	46c6      	mov	lr, r8
  403f16:	464d      	mov	r5, r9
  403f18:	d315      	bcc.n	403f46 <__udivmoddi4+0x2ae>
  403f1a:	d012      	beq.n	403f42 <__udivmoddi4+0x2aa>
  403f1c:	b156      	cbz	r6, 403f34 <__udivmoddi4+0x29c>
  403f1e:	ebba 030e 	subs.w	r3, sl, lr
  403f22:	eb64 0405 	sbc.w	r4, r4, r5
  403f26:	fa04 f707 	lsl.w	r7, r4, r7
  403f2a:	40cb      	lsrs	r3, r1
  403f2c:	431f      	orrs	r7, r3
  403f2e:	40cc      	lsrs	r4, r1
  403f30:	6037      	str	r7, [r6, #0]
  403f32:	6074      	str	r4, [r6, #4]
  403f34:	2100      	movs	r1, #0
  403f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f3a:	4618      	mov	r0, r3
  403f3c:	e6f8      	b.n	403d30 <__udivmoddi4+0x98>
  403f3e:	4690      	mov	r8, r2
  403f40:	e6e0      	b.n	403d04 <__udivmoddi4+0x6c>
  403f42:	45c2      	cmp	sl, r8
  403f44:	d2ea      	bcs.n	403f1c <__udivmoddi4+0x284>
  403f46:	ebb8 0e02 	subs.w	lr, r8, r2
  403f4a:	eb69 0503 	sbc.w	r5, r9, r3
  403f4e:	3801      	subs	r0, #1
  403f50:	e7e4      	b.n	403f1c <__udivmoddi4+0x284>
  403f52:	4628      	mov	r0, r5
  403f54:	e7d7      	b.n	403f06 <__udivmoddi4+0x26e>
  403f56:	4640      	mov	r0, r8
  403f58:	e791      	b.n	403e7e <__udivmoddi4+0x1e6>
  403f5a:	4681      	mov	r9, r0
  403f5c:	e7be      	b.n	403edc <__udivmoddi4+0x244>
  403f5e:	4601      	mov	r1, r0
  403f60:	e778      	b.n	403e54 <__udivmoddi4+0x1bc>
  403f62:	3802      	subs	r0, #2
  403f64:	443c      	add	r4, r7
  403f66:	e745      	b.n	403df4 <__udivmoddi4+0x15c>
  403f68:	4608      	mov	r0, r1
  403f6a:	e708      	b.n	403d7e <__udivmoddi4+0xe6>
  403f6c:	f1a8 0802 	sub.w	r8, r8, #2
  403f70:	443d      	add	r5, r7
  403f72:	e72b      	b.n	403dcc <__udivmoddi4+0x134>

00403f74 <__aeabi_idiv0>:
  403f74:	4770      	bx	lr
  403f76:	bf00      	nop
  403f78:	64256425 	.word	0x64256425
  403f7c:	64256425 	.word	0x64256425
  403f80:	64256425 	.word	0x64256425
  403f84:	64256425 	.word	0x64256425
  403f88:	00000a0d 	.word	0x00000a0d
  403f8c:	72617453 	.word	0x72617453
  403f90:	676e6974 	.word	0x676e6974
  403f94:	0a0d0a0d 	.word	0x0a0d0a0d
  403f98:	00000000 	.word	0x00000000
  403f9c:	64616552 	.word	0x64616552
  403fa0:	74614420 	.word	0x74614420
  403fa4:	000a0d61 	.word	0x000a0d61

00403fa8 <_global_impure_ptr>:
  403fa8:	20400010 0000000a 33323130 37363534     ..@ ....01234567
  403fb8:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  403fc8:	37363534 62613938 66656463 00000000     456789abcdef....
  403fd8:	6c756e28 0000296c                       (null)..

00403fe0 <blanks.7217>:
  403fe0:	20202020 20202020 20202020 20202020                     

00403ff0 <zeroes.7218>:
  403ff0:	30303030 30303030 30303030 30303030     0000000000000000
  404000:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404010 <_ctype_>:
  404010:	20202000 20202020 28282020 20282828     .         ((((( 
  404020:	20202020 20202020 20202020 20202020                     
  404030:	10108820 10101010 10101010 10101010      ...............
  404040:	04040410 04040404 10040404 10101010     ................
  404050:	41411010 41414141 01010101 01010101     ..AAAAAA........
  404060:	01010101 01010101 01010101 10101010     ................
  404070:	42421010 42424242 02020202 02020202     ..BBBBBB........
  404080:	02020202 02020202 02020202 10101010     ................
  404090:	00000020 00000000 00000000 00000000      ...............
	...

00404114 <_init>:
  404114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404116:	bf00      	nop
  404118:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40411a:	bc08      	pop	{r3}
  40411c:	469e      	mov	lr, r3
  40411e:	4770      	bx	lr

00404120 <__init_array_start>:
  404120:	004021f9 	.word	0x004021f9

00404124 <__frame_dummy_init_array_entry>:
  404124:	0040018d                                ..@.

00404128 <_fini>:
  404128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40412a:	bf00      	nop
  40412c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40412e:	bc08      	pop	{r3}
  404130:	469e      	mov	lr, r3
  404132:	4770      	bx	lr

00404134 <__fini_array_start>:
  404134:	00400169 	.word	0x00400169
