# 🔧 Verilog Hardware Design - Homework 1

## 📌 Overview
This repository contains my **Verilog implementation** for **Homework 1** in **Advanced Digital Design (ENCS3310)**. The assignment involves designing and simulating digital logic circuits using **Verilog HDL**.

## 🛠 Features
- ✅ **Quad 2-to-1 Multiplexer (Quad_Mux2x1) Implementation**
- ✅ **BCD to 7-Segment Driver (BCD_7Segment_driver)**
- ✅ **2-to-4 Decoder (Decoder2x4)**
- ✅ **Structural Design Combining the Above Components**
- ✅ **Testbench for Functional Verification**
- ✅ **Simulation & Waveform Analysis**

## 📂 Contents
- 📜 **hw1.v:** Verilog source code for the designed components.
- 📄 **Homework Document (HW1.pdf):** Problem statement and requirements.


## 📌 Requirements
- Verilog Simulator 
- Basic knowledge of digital logic design

## 👩‍💻 Author
**Saja Asfour**
- 🎓 Computer Engineering Student at Birzeit University
- 🏠 GitHub: [SajaAsfour](https://github.com/SajaAsfour)

## 📜 License
This repository is for educational purposes. Feel free to use and reference the work, but please give proper credit. 😊
