
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126510                       # Number of seconds simulated
sim_ticks                                126510199837                       # Number of ticks simulated
final_tick                               1268145535468                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85211                       # Simulator instruction rate (inst/s)
host_op_rate                                   109865                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3097379                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911440                       # Number of bytes of host memory used
host_seconds                                 40844.27                       # Real time elapsed on the host
sim_insts                                  3480389650                       # Number of instructions simulated
sim_ops                                    4487336018                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1772416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2304384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       545920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4627584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1248768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1248768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13847                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18003                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4265                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36153                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9756                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9756                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14010064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18215006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4315225                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36578742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              38447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9870888                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9870888                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9870888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14010064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18215006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4315225                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46449630                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151872990                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22311409                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19552943                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740426                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11052420                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10773013                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553492                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54472                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117664636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124008429                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22311409                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12326505                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25234854                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5693919                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2102979                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13411006                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148945785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123710931     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272256      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328476      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946036      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565241      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3865113      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          846538      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663553      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10747641      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148945785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146908                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816527                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116734281                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3224537                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25023528                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25295                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3938136                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398742                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139970680                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1294                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3938136                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117203327                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1588085                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793843                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24568110                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       854277                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138988814                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89816                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       518439                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184595868                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630642856                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630642856                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35699657                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19859                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2697209                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23130830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493068                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84658                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001797                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137377807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129049671                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104071                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22820896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48991117                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148945785                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866420                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95217982     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21894776     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10987300      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7199993      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506202      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880450      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742606      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434186      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82290      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148945785                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323276     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137342     25.37%     85.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80633     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101881565     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082052      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21615528     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460605      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129049671                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849721                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541251                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004194                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407690445                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160218869                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126129699                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129590922                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       243524                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4200759                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139713                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3938136                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1085491                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51872                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137397667                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23130830                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493068                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037140                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876488                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127663371                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21281442                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386296                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25741867                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19663756                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460425                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840593                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126243066                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126129699                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72850665                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172994381                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830495                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421116                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23787013                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745188                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145007649                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659501                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102798605     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387696     11.30%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11838147      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647997      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014574      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069450      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454649      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902080      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894451      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145007649                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894451                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280511800                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278735436                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2927205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.518730                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.518730                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658445                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658445                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590567857                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165713799                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146785998                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151872990                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24317681                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20039792                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2029965                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9839957                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9096286                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2555017                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91804                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109729498                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134453554                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24317681                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11651303                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28557020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6587372                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5840415                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12713713                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1651591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148650736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.101637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120093716     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2918646      1.96%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2501025      1.68%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2511832      1.69%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2364341      1.59%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1178054      0.79%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          819814      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2070067      1.39%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14193241      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148650736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160119                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.885303                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108491344                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7335488                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28191468                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       115460                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4516972                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3900649                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6833                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162158818                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        54144                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4516972                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109033945                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4587237                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1521342                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27754786                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1236450                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160640894                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2864                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        422223                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       656999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        26110                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    224715571                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    748838150                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    748838150                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176484311                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48231258                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35206                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18413                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4006905                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15997996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8323891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       325406                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1779812                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156583468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146119712                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       113203                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26498967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60156014                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1618                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148650736                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.982973                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.581728                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88409001     59.47%     59.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24908942     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12548046      8.44%     84.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8215092      5.53%     90.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7240142      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2840345      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3217183      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1171869      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       100116      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148650736                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1024212     74.58%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163375     11.90%     86.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       185671     13.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120605032     82.54%     82.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2110070      1.44%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16793      0.01%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15123424     10.35%     94.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8264393      5.66%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146119712                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.962118                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1373258                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009398                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    442376621                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    183118355                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141801180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147492970                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       210519                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3138530                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1421                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          736                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       167861                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          642                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4516972                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3852412                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       268165                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156618674                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1260640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15997996                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8323891                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18412                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        213393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13868                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          736                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1209119                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1140155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2349274                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143634200                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14864616                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2485512                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23127256                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20243524                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8262640                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.945752                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141807888                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141801180                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85562022                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232005612                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.933683                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368793                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104952130                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128470189                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28158263                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056168                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144133764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.891326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.708840                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92614870     64.26%     64.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23615503     16.38%     80.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11338608      7.87%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5052183      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3945694      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1619218      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1643757      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1151935      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3151996      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144133764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104952130                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128470189                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21015496                       # Number of memory references committed
system.switch_cpus1.commit.loads             12859466                       # Number of loads committed
system.switch_cpus1.commit.membars              16794                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18437419                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115585664                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2529511                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3151996                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           297610220                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          317774154                       # The number of ROB writes
system.switch_cpus1.timesIdled                  59989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3222254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104952130                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128470189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104952130                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.447069                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.447069                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.691052                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.691052                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649221224                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195583580                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153190027                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33588                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151872990                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25475007                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20659995                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2173672                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10177574                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9779345                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2736343                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99975                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    111150320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139383990                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25475007                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12515688                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30659195                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7096693                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2819777                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12984847                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1704201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149524590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118865395     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2151136      1.44%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3950180      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3580358      2.39%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2299170      1.54%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1855193      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1080919      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1131869      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14610370      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149524590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167739                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.917767                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       110023035                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4298977                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30262007                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51090                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4889480                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4403685                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5803                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168573841                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        45937                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4889480                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110915872                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1162342                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1873970                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29399872                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1283052                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166697016                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        244494                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       553233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235787306                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    776278372                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    776278372                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186543864                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49243428                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36735                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18368                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4604817                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15792555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7839425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        89344                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1758585                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163554348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151908868                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       169442                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28790325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63352868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    149524590                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015946                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560877                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85901834     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26179377     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13759471      9.20%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7968308      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8814698      5.90%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3266385      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2902966      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       555296      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176255      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149524590                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         606131     68.79%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        125329     14.22%     83.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149735     16.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127917400     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2149668      1.42%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18367      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14022622      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7800811      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151908868                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000236                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             881195                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005801                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    454392963                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    192381635                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148582804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152790063                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       293241                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3631895                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       135908                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4889480                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         749890                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       115857                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163591085                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        69224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15792555                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7839425                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18368                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1216586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2423764                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149416969                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13467853                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2491899                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21268252                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21257088                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7800399                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983828                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148718606                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148582804                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86686459                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243502600                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978336                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355998                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108643086                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133771400                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29820083                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2195424                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144635110                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924889                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694736                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89608277     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25492070     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12659311      8.75%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4308606      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5307125      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1858156      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1306795      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1083320      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3011450      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144635110                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108643086                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133771400                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19864175                       # Number of memory references committed
system.switch_cpus2.commit.loads             12160658                       # Number of loads committed
system.switch_cpus2.commit.membars              18368                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19308645                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120517591                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2759084                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3011450                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305215143                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          332072647                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2348400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108643086                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133771400                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108643086                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397908                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397908                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715355                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715355                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672798337                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207965395                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      157148498                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36736                       # number of misc regfile writes
system.l20.replacements                         13861                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214966                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24101                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.919381                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.832711                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.876622                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5364.196634                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4670.094032                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019320                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000769                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523847                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456064                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35674                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35674                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9369                       # number of Writeback hits
system.l20.Writeback_hits::total                 9369                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35674                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35674                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35674                       # number of overall hits
system.l20.overall_hits::total                  35674                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13847                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13861                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13847                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13861                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13847                       # number of overall misses
system.l20.overall_misses::total                13861                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4274082                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3999693179                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4003967261                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4274082                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3999693179                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4003967261                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4274082                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3999693179                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4003967261                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49521                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49535                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9369                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9369                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49521                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49535                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49521                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49535                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279619                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279822                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279619                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279822                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279619                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279822                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 305291.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288849.077706                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288865.685088                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 305291.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288849.077706                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288865.685088                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 305291.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288849.077706                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288865.685088                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2207                       # number of writebacks
system.l20.writebacks::total                     2207                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13847                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13861                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13847                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13861                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13847                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13861                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3405832                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3142007394                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3145413226                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3405832                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3142007394                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3145413226                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3405832                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3142007394                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3145413226                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279619                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279822                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279619                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279822                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279619                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279822                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 243273.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226908.889579                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226925.418512                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 243273.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226908.889579                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226925.418512                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 243273.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226908.889579                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226925.418512                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18013                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          746404                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28253                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.418575                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.613152                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.217695                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5885.569168                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4336.599985                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001329                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000412                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.574763                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.423496                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        84730                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  84730                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19621                       # number of Writeback hits
system.l21.Writeback_hits::total                19621                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        84730                       # number of demand (read+write) hits
system.l21.demand_hits::total                   84730                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        84730                       # number of overall hits
system.l21.overall_hits::total                  84730                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18003                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18013                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18003                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18013                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18003                       # number of overall misses
system.l21.overall_misses::total                18013                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2516285                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5287468440                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5289984725                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2516285                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5287468440                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5289984725                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2516285                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5287468440                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5289984725                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data       102733                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total             102743                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19621                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19621                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data       102733                       # number of demand (read+write) accesses
system.l21.demand_accesses::total              102743                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data       102733                       # number of overall (read+write) accesses
system.l21.overall_accesses::total             102743                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175241                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175321                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175241                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175321                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175241                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175321                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 251628.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 293699.296784                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 293675.940987                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 251628.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 293699.296784                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 293675.940987                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 251628.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 293699.296784                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 293675.940987                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4398                       # number of writebacks
system.l21.writebacks::total                     4398                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18003                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18013                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18003                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18013                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18003                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18013                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1896393                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4172617255                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4174513648                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1896393                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4172617255                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4174513648                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1896393                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4172617255                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4174513648                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175241                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175321                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175241                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175321                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175241                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175321                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189639.300000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 231773.440815                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 231750.049853                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 189639.300000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 231773.440815                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 231750.049853                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 189639.300000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 231773.440815                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 231750.049853                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4279                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          428586                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16567                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.869862                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          471.478951                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.523014                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2056.330060                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9746.667974                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.038369                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001101                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.167345                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.793186                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37967                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37967                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11428                       # number of Writeback hits
system.l22.Writeback_hits::total                11428                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37967                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37967                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37967                       # number of overall hits
system.l22.overall_hits::total                  37967                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4265                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4279                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4265                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4279                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4265                       # number of overall misses
system.l22.overall_misses::total                 4279                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3801448                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1253508785                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1257310233                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3801448                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1253508785                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1257310233                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3801448                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1253508785                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1257310233                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42232                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42246                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11428                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11428                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42232                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42246                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42232                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42246                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.100990                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101288                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.100990                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101288                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.100990                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101288                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       271532                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 293905.928488                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 293832.725637                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       271532                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 293905.928488                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 293832.725637                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       271532                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 293905.928488                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 293832.725637                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3151                       # number of writebacks
system.l22.writebacks::total                     3151                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4265                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4279                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4265                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4279                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4265                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4279                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    989353601                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    992289039                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    989353601                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    992289039                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    989353601                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    992289039                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.100990                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101288                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.100990                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101288                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.100990                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101288                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 231970.363658                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 231897.415050                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 231970.363658                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 231897.415050                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 231970.363658                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 231897.415050                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.985422                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013443103                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873277.454713                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.985422                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13410989                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13410989                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13410989                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13410989                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13410989                       # number of overall hits
system.cpu0.icache.overall_hits::total       13410989                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5305865                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5305865                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5305865                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5305865                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5305865                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5305865                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13411006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13411006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13411006                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13411006                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13411006                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13411006                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 312109.705882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 312109.705882                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 312109.705882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 312109.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 312109.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 312109.705882                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4390282                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4390282                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4390282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4390282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4390282                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4390282                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 313591.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 313591.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 313591.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 313591.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 313591.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 313591.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49521                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245032314                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49777                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4922.601081                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.322484                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.677516                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825478                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174522                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19249549                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19249549                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23583041                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23583041                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23583041                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23583041                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184862                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184862                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184862                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184862                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184862                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29338557234                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29338557234                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29338557234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29338557234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29338557234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29338557234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19434411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19434411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23767903                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23767903                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23767903                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23767903                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009512                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009512                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007778                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007778                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007778                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007778                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158705.181346                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158705.181346                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158705.181346                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158705.181346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158705.181346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158705.181346                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9369                       # number of writebacks
system.cpu0.dcache.writebacks::total             9369                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135341                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135341                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135341                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135341                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49521                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49521                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49521                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49521                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49521                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49521                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6438595235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6438595235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6438595235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6438595235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6438595235                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6438595235                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 130017.472083                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 130017.472083                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 130017.472083                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 130017.472083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 130017.472083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 130017.472083                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.997390                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094883754                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990697.734545                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.997390                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016021                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12713703                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12713703                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12713703                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12713703                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12713703                       # number of overall hits
system.cpu1.icache.overall_hits::total       12713703                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2704285                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2704285                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2704285                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2704285                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2704285                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2704285                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12713713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12713713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12713713                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12713713                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12713713                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12713713                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 270428.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 270428.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 270428.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 270428.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 270428.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 270428.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2599285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2599285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2599285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2599285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2599285                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2599285                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 259928.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 259928.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 259928.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 259928.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 259928.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 259928.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                102733                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205332199                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                102989                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1993.729418                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.491418                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.508582                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915982                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084018                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11560662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11560662                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8122263                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8122263                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17974                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17974                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16794                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16794                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19682925                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19682925                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19682925                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19682925                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       426911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       426911                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           60                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       426971                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        426971                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       426971                       # number of overall misses
system.cpu1.dcache.overall_misses::total       426971                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  47783754966                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  47783754966                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7288788                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7288788                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  47791043754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47791043754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  47791043754                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47791043754                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11987573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11987573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8122323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8122323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20109896                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20109896                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20109896                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20109896                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035613                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035613                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021232                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021232                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021232                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021232                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111929.078815                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111929.078815                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 121479.800000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121479.800000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111930.420928                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111930.420928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111930.420928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111930.420928                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19621                       # number of writebacks
system.cpu1.dcache.writebacks::total            19621                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       324178                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       324178                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       324238                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       324238                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       324238                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       324238                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       102733                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       102733                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       102733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       102733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       102733                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       102733                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11054873872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11054873872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11054873872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11054873872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11054873872                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11054873872                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008570                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008570                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005109                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107607.817079                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107607.817079                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 107607.817079                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107607.817079                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 107607.817079                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107607.817079                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996757                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097624516                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370679.300216                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996757                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12984832                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12984832                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12984832                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12984832                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12984832                       # number of overall hits
system.cpu2.icache.overall_hits::total       12984832                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4452018                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4452018                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4452018                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4452018                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4452018                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4452018                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12984847                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12984847                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12984847                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12984847                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12984847                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12984847                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 296801.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 296801.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 296801.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3917648                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3917648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3917648                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       279832                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       279832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       279832                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42232                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182392207                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42488                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4292.793424                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.658126                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.341874                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908821                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091179                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10131665                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10131665                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7667364                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7667364                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18368                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18368                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18368                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18368                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17799029                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17799029                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17799029                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17799029                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127931                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127931                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127931                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127931                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127931                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14790396447                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14790396447                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14790396447                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14790396447                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14790396447                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14790396447                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10259596                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10259596                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7667364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7667364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17926960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17926960                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17926960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17926960                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012469                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012469                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007136                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007136                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115612.294495                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115612.294495                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115612.294495                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115612.294495                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115612.294495                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115612.294495                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11428                       # number of writebacks
system.cpu2.dcache.writebacks::total            11428                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85699                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85699                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85699                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85699                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85699                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85699                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42232                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42232                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42232                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42232                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42232                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42232                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3759278195                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3759278195                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3759278195                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3759278195                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3759278195                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3759278195                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89014.922215                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89014.922215                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89014.922215                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89014.922215                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89014.922215                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89014.922215                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
