
sequenceled.c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000334  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004bc  080004c4  000014c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004bc  080004bc  000014c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004bc  080004bc  000014c4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004bc  080004c4  000014c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004bc  080004bc  000014bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004c0  080004c0  000014c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000014c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000014c4  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000014c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000e29  00000000  00000000  000014f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003c8  00000000  00000000  0000231d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000f0  00000000  00000000  000026e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000009c  00000000  00000000  000027d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018248  00000000  00000000  00002874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001907  00000000  00000000  0001aabc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b95c  00000000  00000000  0001c3c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a7d1f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001fc  00000000  00000000  000a7d64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a7f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007b  00000000  00000000  000a7f85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080004a4 	.word	0x080004a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080004a4 	.word	0x080004a4

080001c8 <main>:



int main(void)

{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0

	led_init();
 80001ce:	f000 f815 	bl	80001fc <led_init>

	switch_init();
 80001d2:	f000 f87f 	bl	80002d4 <switch_init>

	{

		int press;

		press = switch_press_count();
 80001d6:	f000 f8af 	bl	8000338 <switch_press_count>
 80001da:	6078      	str	r0, [r7, #4]





		 if (press == 1)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	2b01      	cmp	r3, #1
 80001e0:	d102      	bne.n	80001e8 <main+0x20>

		        {

		           led_green_on();
 80001e2:	f000 f857 	bl	8000294 <led_green_on>
 80001e6:	e7f6      	b.n	80001d6 <main+0xe>



		        }

		        else if (press == 2)
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2b02      	cmp	r3, #2
 80001ec:	d102      	bne.n	80001f4 <main+0x2c>

		        {



		           led_blue_on();
 80001ee:	f000 f841 	bl	8000274 <led_blue_on>
 80001f2:	e7f0      	b.n	80001d6 <main+0xe>

		        }

		        else

		        led_off();
 80001f4:	f000 f85e 	bl	80002b4 <led_off>
	{
 80001f8:	e7ed      	b.n	80001d6 <main+0xe>
	...

080001fc <led_init>:



void led_init(void)

{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0

	//0. enable clock for GPIOD in AHB1

	RCC->AHB1ENR |= BV(3);
 8000200:	4b1a      	ldr	r3, [pc, #104]	@ (800026c <led_init+0x70>)
 8000202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000204:	4a19      	ldr	r2, [pc, #100]	@ (800026c <led_init+0x70>)
 8000206:	f043 0308 	orr.w	r3, r3, #8
 800020a:	6313      	str	r3, [r2, #48]	@ 0x30

	//1. select mode as output

	LED_PORT->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 800020c:	4b18      	ldr	r3, [pc, #96]	@ (8000270 <led_init+0x74>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a17      	ldr	r2, [pc, #92]	@ (8000270 <led_init+0x74>)
 8000212:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000216:	6013      	str	r3, [r2, #0]

	LED_PORT->MODER |= BV(24) | BV(26) | BV(28) | BV(30);
 8000218:	4b15      	ldr	r3, [pc, #84]	@ (8000270 <led_init+0x74>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a14      	ldr	r2, [pc, #80]	@ (8000270 <led_init+0x74>)
 800021e:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000222:	6013      	str	r3, [r2, #0]

	//2. select type as push pull

	LED_PORT->OTYPER &= ~(BV(12) | BV(13) | BV(14) | BV(15));
 8000224:	4b12      	ldr	r3, [pc, #72]	@ (8000270 <led_init+0x74>)
 8000226:	685b      	ldr	r3, [r3, #4]
 8000228:	4a11      	ldr	r2, [pc, #68]	@ (8000270 <led_init+0x74>)
 800022a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800022e:	6053      	str	r3, [r2, #4]

	//3. select speed as low

	LED_PORT->OSPEEDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000230:	4b0f      	ldr	r3, [pc, #60]	@ (8000270 <led_init+0x74>)
 8000232:	689b      	ldr	r3, [r3, #8]
 8000234:	4a0e      	ldr	r2, [pc, #56]	@ (8000270 <led_init+0x74>)
 8000236:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 800023a:	6093      	str	r3, [r2, #8]

	GPIOD->OSPEEDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 800023c:	4b0c      	ldr	r3, [pc, #48]	@ (8000270 <led_init+0x74>)
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	4a0b      	ldr	r2, [pc, #44]	@ (8000270 <led_init+0x74>)
 8000242:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 8000246:	6093      	str	r3, [r2, #8]

	//4. select pull up/down as no

	LED_PORT->PUPDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000248:	4b09      	ldr	r3, [pc, #36]	@ (8000270 <led_init+0x74>)
 800024a:	68db      	ldr	r3, [r3, #12]
 800024c:	4a08      	ldr	r2, [pc, #32]	@ (8000270 <led_init+0x74>)
 800024e:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000252:	60d3      	str	r3, [r2, #12]

	LED_PORT->PUPDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 8000254:	4b06      	ldr	r3, [pc, #24]	@ (8000270 <led_init+0x74>)
 8000256:	68db      	ldr	r3, [r3, #12]
 8000258:	4a05      	ldr	r2, [pc, #20]	@ (8000270 <led_init+0x74>)
 800025a:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 800025e:	60d3      	str	r3, [r2, #12]

}
 8000260:	bf00      	nop
 8000262:	46bd      	mov	sp, r7
 8000264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop
 800026c:	40023800 	.word	0x40023800
 8000270:	40020c00 	.word	0x40020c00

08000274 <led_blue_on>:

void led_blue_on(void)

{
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0

	GPIOD->ODR |= (BV(BLUE_LED));
 8000278:	4b05      	ldr	r3, [pc, #20]	@ (8000290 <led_blue_on+0x1c>)
 800027a:	695b      	ldr	r3, [r3, #20]
 800027c:	4a04      	ldr	r2, [pc, #16]	@ (8000290 <led_blue_on+0x1c>)
 800027e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000282:	6153      	str	r3, [r2, #20]

}
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	40020c00 	.word	0x40020c00

08000294 <led_green_on>:

void led_green_on(void)

{
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0

	GPIOD->ODR |= (BV(GREEN_LED));
 8000298:	4b05      	ldr	r3, [pc, #20]	@ (80002b0 <led_green_on+0x1c>)
 800029a:	695b      	ldr	r3, [r3, #20]
 800029c:	4a04      	ldr	r2, [pc, #16]	@ (80002b0 <led_green_on+0x1c>)
 800029e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002a2:	6153      	str	r3, [r2, #20]

}
 80002a4:	bf00      	nop
 80002a6:	46bd      	mov	sp, r7
 80002a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	40020c00 	.word	0x40020c00

080002b4 <led_off>:

void led_off(void)

{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0

	GPIOD->ODR &= ~(BV(BLUE_LED)|BV(GREEN_LED));
 80002b8:	4b05      	ldr	r3, [pc, #20]	@ (80002d0 <led_off+0x1c>)
 80002ba:	695b      	ldr	r3, [r3, #20]
 80002bc:	4a04      	ldr	r2, [pc, #16]	@ (80002d0 <led_off+0x1c>)
 80002be:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 80002c2:	6153      	str	r3, [r2, #20]

}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40020c00 	.word	0x40020c00

080002d4 <switch_init>:



void switch_init(void)

{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0

	//0. enable clock for GPIOA in AHB1

	RCC->AHB1ENR |= BV(0);
 80002d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000314 <switch_init+0x40>)
 80002da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000314 <switch_init+0x40>)
 80002de:	f043 0301 	orr.w	r3, r3, #1
 80002e2:	6313      	str	r3, [r2, #48]	@ 0x30

	//1. select mode as Input

	GPIOA->MODER &= ~(BV(0) | BV(1) );
 80002e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000318 <switch_init+0x44>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000318 <switch_init+0x44>)
 80002ea:	f023 0303 	bic.w	r3, r3, #3
 80002ee:	6013      	str	r3, [r2, #0]

	//GPIOA->OTYPER &= ~(BV(0) );

	//3. select speed as low

	GPIOA->OSPEEDR &= ~(BV(0) | BV(1));
 80002f0:	4b09      	ldr	r3, [pc, #36]	@ (8000318 <switch_init+0x44>)
 80002f2:	689b      	ldr	r3, [r3, #8]
 80002f4:	4a08      	ldr	r2, [pc, #32]	@ (8000318 <switch_init+0x44>)
 80002f6:	f023 0303 	bic.w	r3, r3, #3
 80002fa:	6093      	str	r3, [r2, #8]



	//4. select pull up/down as no

	GPIOA->PUPDR &= ~(BV(0) | BV(1));
 80002fc:	4b06      	ldr	r3, [pc, #24]	@ (8000318 <switch_init+0x44>)
 80002fe:	68db      	ldr	r3, [r3, #12]
 8000300:	4a05      	ldr	r2, [pc, #20]	@ (8000318 <switch_init+0x44>)
 8000302:	f023 0303 	bic.w	r3, r3, #3
 8000306:	60d3      	str	r3, [r2, #12]



}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40023800 	.word	0x40023800
 8000318:	40020000 	.word	0x40020000

0800031c <switch_read>:

}

int switch_read(void)

{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0

    return (GPIOA->IDR & BV(0)); // Read PA0
 8000320:	4b04      	ldr	r3, [pc, #16]	@ (8000334 <switch_read+0x18>)
 8000322:	691b      	ldr	r3, [r3, #16]
 8000324:	f003 0301 	and.w	r3, r3, #1

}
 8000328:	4618      	mov	r0, r3
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	40020000 	.word	0x40020000

08000338 <switch_press_count>:



int switch_press_count(void)

{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0

    static int count = 0;



    if (switch_read())
 800033c:	f7ff ffee 	bl	800031c <switch_read>
 8000340:	4603      	mov	r3, r0
 8000342:	2b00      	cmp	r3, #0
 8000344:	d017      	beq.n	8000376 <switch_press_count+0x3e>

    {



        count++;
 8000346:	4b0e      	ldr	r3, [pc, #56]	@ (8000380 <switch_press_count+0x48>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	3301      	adds	r3, #1
 800034c:	4a0c      	ldr	r2, [pc, #48]	@ (8000380 <switch_press_count+0x48>)
 800034e:	6013      	str	r3, [r2, #0]

        count = count % 3;
 8000350:	4b0b      	ldr	r3, [pc, #44]	@ (8000380 <switch_press_count+0x48>)
 8000352:	6819      	ldr	r1, [r3, #0]
 8000354:	4b0b      	ldr	r3, [pc, #44]	@ (8000384 <switch_press_count+0x4c>)
 8000356:	fb83 3201 	smull	r3, r2, r3, r1
 800035a:	17cb      	asrs	r3, r1, #31
 800035c:	1ad2      	subs	r2, r2, r3
 800035e:	4613      	mov	r3, r2
 8000360:	005b      	lsls	r3, r3, #1
 8000362:	4413      	add	r3, r2
 8000364:	1aca      	subs	r2, r1, r3
 8000366:	4b06      	ldr	r3, [pc, #24]	@ (8000380 <switch_press_count+0x48>)
 8000368:	601a      	str	r2, [r3, #0]



        while (switch_read());
 800036a:	bf00      	nop
 800036c:	f7ff ffd6 	bl	800031c <switch_read>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d1fa      	bne.n	800036c <switch_press_count+0x34>

    }



    return count;
 8000376:	4b02      	ldr	r3, [pc, #8]	@ (8000380 <switch_press_count+0x48>)
 8000378:	681b      	ldr	r3, [r3, #0]

}
 800037a:	4618      	mov	r0, r3
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	2000001c 	.word	0x2000001c
 8000384:	55555556 	.word	0x55555556

08000388 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800038c:	4b05      	ldr	r3, [pc, #20]	@ (80003a4 <SystemInit+0x1c>)
 800038e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000392:	4a04      	ldr	r2, [pc, #16]	@ (80003a4 <SystemInit+0x1c>)
 8000394:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000398:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 800039c:	f000 f804 	bl	80003a8 <DWT_Init>
}
 80003a0:	bf00      	nop
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	e000ed00 	.word	0xe000ed00

080003a8 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80003ac:	4b14      	ldr	r3, [pc, #80]	@ (8000400 <DWT_Init+0x58>)
 80003ae:	68db      	ldr	r3, [r3, #12]
 80003b0:	4a13      	ldr	r2, [pc, #76]	@ (8000400 <DWT_Init+0x58>)
 80003b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80003b6:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80003b8:	4b11      	ldr	r3, [pc, #68]	@ (8000400 <DWT_Init+0x58>)
 80003ba:	68db      	ldr	r3, [r3, #12]
 80003bc:	4a10      	ldr	r2, [pc, #64]	@ (8000400 <DWT_Init+0x58>)
 80003be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003c2:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80003c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000404 <DWT_Init+0x5c>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	4a0e      	ldr	r2, [pc, #56]	@ (8000404 <DWT_Init+0x5c>)
 80003ca:	f023 0301 	bic.w	r3, r3, #1
 80003ce:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80003d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000404 <DWT_Init+0x5c>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a0b      	ldr	r2, [pc, #44]	@ (8000404 <DWT_Init+0x5c>)
 80003d6:	f043 0301 	orr.w	r3, r3, #1
 80003da:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80003dc:	4b09      	ldr	r3, [pc, #36]	@ (8000404 <DWT_Init+0x5c>)
 80003de:	2200      	movs	r2, #0
 80003e0:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80003e2:	bf00      	nop
    __ASM volatile ("NOP");
 80003e4:	bf00      	nop
    __ASM volatile ("NOP");
 80003e6:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80003e8:	4b06      	ldr	r3, [pc, #24]	@ (8000404 <DWT_Init+0x5c>)
 80003ea:	685b      	ldr	r3, [r3, #4]
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	bf0c      	ite	eq
 80003f0:	2301      	moveq	r3, #1
 80003f2:	2300      	movne	r3, #0
 80003f4:	b2db      	uxtb	r3, r3
}
 80003f6:	4618      	mov	r0, r3
 80003f8:	46bd      	mov	sp, r7
 80003fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fe:	4770      	bx	lr
 8000400:	e000edf0 	.word	0xe000edf0
 8000404:	e0001000 	.word	0xe0001000

08000408 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000408:	480d      	ldr	r0, [pc, #52]	@ (8000440 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800040a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800040c:	f7ff ffbc 	bl	8000388 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000410:	480c      	ldr	r0, [pc, #48]	@ (8000444 <LoopForever+0x6>)
  ldr r1, =_edata
 8000412:	490d      	ldr	r1, [pc, #52]	@ (8000448 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000414:	4a0d      	ldr	r2, [pc, #52]	@ (800044c <LoopForever+0xe>)
  movs r3, #0
 8000416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000418:	e002      	b.n	8000420 <LoopCopyDataInit>

0800041a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800041a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800041c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800041e:	3304      	adds	r3, #4

08000420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000424:	d3f9      	bcc.n	800041a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000426:	4a0a      	ldr	r2, [pc, #40]	@ (8000450 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000428:	4c0a      	ldr	r4, [pc, #40]	@ (8000454 <LoopForever+0x16>)
  movs r3, #0
 800042a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800042c:	e001      	b.n	8000432 <LoopFillZerobss>

0800042e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800042e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000430:	3204      	adds	r2, #4

08000432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000434:	d3fb      	bcc.n	800042e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000436:	f000 f811 	bl	800045c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800043a:	f7ff fec5 	bl	80001c8 <main>

0800043e <LoopForever>:

LoopForever:
  b LoopForever
 800043e:	e7fe      	b.n	800043e <LoopForever>
  ldr   r0, =_estack
 8000440:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000448:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800044c:	080004c4 	.word	0x080004c4
  ldr r2, =_sbss
 8000450:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000454:	20000020 	.word	0x20000020

08000458 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000458:	e7fe      	b.n	8000458 <ADC_IRQHandler>
	...

0800045c <__libc_init_array>:
 800045c:	b570      	push	{r4, r5, r6, lr}
 800045e:	4d0d      	ldr	r5, [pc, #52]	@ (8000494 <__libc_init_array+0x38>)
 8000460:	4c0d      	ldr	r4, [pc, #52]	@ (8000498 <__libc_init_array+0x3c>)
 8000462:	1b64      	subs	r4, r4, r5
 8000464:	10a4      	asrs	r4, r4, #2
 8000466:	2600      	movs	r6, #0
 8000468:	42a6      	cmp	r6, r4
 800046a:	d109      	bne.n	8000480 <__libc_init_array+0x24>
 800046c:	4d0b      	ldr	r5, [pc, #44]	@ (800049c <__libc_init_array+0x40>)
 800046e:	4c0c      	ldr	r4, [pc, #48]	@ (80004a0 <__libc_init_array+0x44>)
 8000470:	f000 f818 	bl	80004a4 <_init>
 8000474:	1b64      	subs	r4, r4, r5
 8000476:	10a4      	asrs	r4, r4, #2
 8000478:	2600      	movs	r6, #0
 800047a:	42a6      	cmp	r6, r4
 800047c:	d105      	bne.n	800048a <__libc_init_array+0x2e>
 800047e:	bd70      	pop	{r4, r5, r6, pc}
 8000480:	f855 3b04 	ldr.w	r3, [r5], #4
 8000484:	4798      	blx	r3
 8000486:	3601      	adds	r6, #1
 8000488:	e7ee      	b.n	8000468 <__libc_init_array+0xc>
 800048a:	f855 3b04 	ldr.w	r3, [r5], #4
 800048e:	4798      	blx	r3
 8000490:	3601      	adds	r6, #1
 8000492:	e7f2      	b.n	800047a <__libc_init_array+0x1e>
 8000494:	080004bc 	.word	0x080004bc
 8000498:	080004bc 	.word	0x080004bc
 800049c:	080004bc 	.word	0x080004bc
 80004a0:	080004c0 	.word	0x080004c0

080004a4 <_init>:
 80004a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004a6:	bf00      	nop
 80004a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004aa:	bc08      	pop	{r3}
 80004ac:	469e      	mov	lr, r3
 80004ae:	4770      	bx	lr

080004b0 <_fini>:
 80004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b2:	bf00      	nop
 80004b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004b6:	bc08      	pop	{r3}
 80004b8:	469e      	mov	lr, r3
 80004ba:	4770      	bx	lr
