Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jan 14 12:50:41 2022
| Host         : DESKTOP-V200J10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s100
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             198 |           84 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             160 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              95 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | deb_up                            |                                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | prev_pressed[3]_i_1_n_0           |                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | d[6]_i_1_n_0                      |                                  |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | top1/index[31]_i_2_n_0            | top1/index[31]_i_1_n_0           |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | top2/ind_q[31]_i_1_n_0            |                                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | top2/index[31]_i_1__0_n_0         |                                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | deb_index[0]_i_2_n_0              | deb_index                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | row_index                         |                                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | top1/FSM_onehot_c_state_reg[1]_1  | top1/FSM_onehot_c_state_reg[1]_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | top2/corrected_matrix[48]_i_1_n_0 |                                  |               15 |             49 |         3.27 |
|  clk_IBUF_BUFG |                                   |                                  |               84 |            198 |         2.36 |
+----------------+-----------------------------------+----------------------------------+------------------+----------------+--------------+


