$date
	Wed Feb 18 09:41:23 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_piso $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 & in [3:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 4 ' q [3:0] $end
$var wire 1 ! out $end
$var wire 1 ( d3 $end
$var wire 1 ) d2 $end
$var wire 1 * d1 $end
$var wire 1 + d0 $end
$scope module f1 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 % rst $end
$var reg 1 , q $end
$upscope $end
$scope module f2 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 % rst $end
$var reg 1 - q $end
$upscope $end
$scope module f3 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 % rst $end
$var reg 1 . q $end
$upscope $end
$scope module f4 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var wire 1 % rst $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x/
x.
x-
x,
0+
x*
x)
x(
bx '
b0 &
1%
0$
b0 #
1"
x!
$end
#5
0*
0)
0(
0!
0,
0-
0.
b0 '
0/
0"
#10
1"
0%
#15
0"
#20
1"
1$
#25
0"
#30
1+
1(
1"
b1001 #
b1001 &
#35
1!
1,
b1001 '
1/
0"
#40
0+
1*
0(
1"
0$
#45
1)
0*
0!
0/
1-
b10 '
0,
0"
#50
1"
#55
0)
1(
0-
b100 '
1.
0"
#60
1"
#65
0(
1!
1/
b1000 '
0.
0"
#70
1"
#75
0!
b0 '
0/
0"
#80
1"
#85
0"
#90
1"
#95
0"
#100
1"
#105
0"
#110
1"
#115
0"
#120
1"
