module priority_encoder(
  input [2:0] in,
  output reg [1:0] pos
);

// Declare internal signals
reg [2:0] temp;

// Priority encoder logic
always @* begin
  case(in)
    3'b100: temp = 3'b000; // Highest priority bit is at position 2
    3'b010: temp = 3'b001; // Highest priority bit is at position 1
    3'b001: temp = 3'b010; // Highest priority bit is at position 0
    default: temp = 3'b011; // No high bit detected
  endcase
end

// Assign output
always @(temp) begin
  pos = temp[1:0];
end

endmodule