// Seed: 2623143760
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10,
    output wand id_11
);
  tri id_13 = 1'b0, id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    input wor id_3,
    output tri1 id_4,
    input wire id_5,
    output logic id_6,
    output uwire id_7,
    output wor id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply1 id_11,
    output tri id_12,
    output wor id_13
);
  always @(posedge id_2 or negedge 1) id_6 = #1 1'd0;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_12,
      id_9,
      id_5,
      id_9,
      id_11,
      id_5,
      id_11,
      id_2,
      id_12,
      id_8
  );
  assign modCall_1.type_4 = 0;
endmodule
