<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4628" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4628{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4628{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4628{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4628{left:69px;bottom:745px;letter-spacing:0.12px;}
#t5_4628{left:151px;bottom:745px;letter-spacing:0.15px;}
#t6_4628{left:69px;bottom:721px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t7_4628{left:441px;bottom:728px;}
#t8_4628{left:457px;bottom:721px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_4628{left:69px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_4628{left:69px;bottom:687px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tb_4628{left:189px;bottom:998px;letter-spacing:-0.14px;}
#tc_4628{left:516px;bottom:998px;letter-spacing:-0.12px;}
#td_4628{left:516px;bottom:976px;letter-spacing:-0.11px;}
#te_4628{left:516px;bottom:959px;letter-spacing:-0.11px;}
#tf_4628{left:81px;bottom:935px;letter-spacing:-0.17px;}
#tg_4628{left:138px;bottom:935px;letter-spacing:-0.17px;}
#th_4628{left:188px;bottom:935px;letter-spacing:-0.15px;}
#ti_4628{left:423px;bottom:935px;letter-spacing:-0.14px;}
#tj_4628{left:516px;bottom:935px;letter-spacing:-0.12px;}
#tk_4628{left:516px;bottom:914px;letter-spacing:-0.11px;}
#tl_4628{left:516px;bottom:897px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_4628{left:516px;bottom:880px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_4628{left:189px;bottom:855px;letter-spacing:-0.13px;}
#to_4628{left:516px;bottom:855px;letter-spacing:-0.11px;}
#tp_4628{left:516px;bottom:839px;letter-spacing:-0.11px;}
#tq_4628{left:69px;bottom:654px;letter-spacing:0.12px;word-spacing:-0.81px;}
#tr_4628{left:143px;bottom:654px;letter-spacing:0.13px;word-spacing:-0.78px;}
#ts_4628{left:292px;bottom:635px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tt_4628{left:100px;bottom:613px;letter-spacing:-0.12px;}
#tu_4628{left:101px;bottom:596px;letter-spacing:-0.14px;}
#tv_4628{left:220px;bottom:596px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tw_4628{left:447px;bottom:596px;letter-spacing:-0.14px;}
#tx_4628{left:636px;bottom:596px;letter-spacing:-0.12px;word-spacing:0.05px;}
#ty_4628{left:87px;bottom:571px;letter-spacing:-0.18px;}
#tz_4628{left:143px;bottom:571px;letter-spacing:-0.14px;}
#t10_4628{left:85px;bottom:547px;letter-spacing:-0.14px;}
#t11_4628{left:142px;bottom:547px;letter-spacing:-0.17px;}
#t12_4628{left:189px;bottom:547px;letter-spacing:-0.15px;}
#t13_4628{left:425px;bottom:547px;letter-spacing:-0.14px;}
#t14_4628{left:518px;bottom:547px;letter-spacing:-0.12px;}
#t15_4628{left:518px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t16_4628{left:518px;bottom:509px;letter-spacing:-0.12px;}
#t17_4628{left:189px;bottom:484px;letter-spacing:-0.08px;}
#t18_4628{left:518px;bottom:484px;}
#t19_4628{left:534px;bottom:484px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_4628{left:518px;bottom:469px;}
#t1b_4628{left:534px;bottom:469px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_4628{left:518px;bottom:454px;}
#t1d_4628{left:534px;bottom:454px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_4628{left:518px;bottom:438px;}
#t1f_4628{left:534px;bottom:438px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_4628{left:518px;bottom:423px;}
#t1h_4628{left:534px;bottom:423px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_4628{left:189px;bottom:399px;letter-spacing:-0.14px;}
#t1j_4628{left:518px;bottom:399px;letter-spacing:-0.14px;}
#t1k_4628{left:81px;bottom:374px;letter-spacing:-0.17px;}
#t1l_4628{left:138px;bottom:374px;letter-spacing:-0.17px;}
#t1m_4628{left:188px;bottom:374px;letter-spacing:-0.15px;}
#t1n_4628{left:425px;bottom:374px;letter-spacing:-0.14px;}
#t1o_4628{left:518px;bottom:374px;letter-spacing:-0.11px;}
#t1p_4628{left:518px;bottom:353px;letter-spacing:-0.11px;}
#t1q_4628{left:189px;bottom:328px;letter-spacing:-0.1px;}
#t1r_4628{left:518px;bottom:328px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_4628{left:518px;bottom:307px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1t_4628{left:518px;bottom:290px;letter-spacing:-0.09px;}
#t1u_4628{left:585px;bottom:290px;letter-spacing:-0.11px;}
#t1v_4628{left:518px;bottom:273px;letter-spacing:-0.11px;}
#t1w_4628{left:518px;bottom:257px;letter-spacing:-0.11px;}
#t1x_4628{left:189px;bottom:232px;letter-spacing:-0.09px;}
#t1y_4628{left:518px;bottom:232px;letter-spacing:-0.14px;}
#t1z_4628{left:189px;bottom:208px;letter-spacing:-0.14px;}
#t20_4628{left:518px;bottom:208px;letter-spacing:-0.12px;}
#t21_4628{left:518px;bottom:186px;letter-spacing:-0.11px;}
#t22_4628{left:518px;bottom:169px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t23_4628{left:518px;bottom:153px;letter-spacing:-0.11px;}
#t24_4628{left:518px;bottom:136px;letter-spacing:-0.11px;}
#t25_4628{left:189px;bottom:111px;letter-spacing:-0.12px;}
#t26_4628{left:518px;bottom:111px;letter-spacing:-0.14px;}
#t27_4628{left:200px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t28_4628{left:276px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t29_4628{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2a_4628{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2b_4628{left:219px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2c_4628{left:445px;bottom:1046px;letter-spacing:-0.14px;}
#t2d_4628{left:635px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2e_4628{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2f_4628{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4628{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4628{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4628{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4628{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4628{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4628{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4628{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4628{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4628" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4628Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4628" style="-webkit-user-select: none;"><object width="935" height="1210" data="4628/4628.svg" type="image/svg+xml" id="pdf4628" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4628" class="t s1_4628">2-106 </span><span id="t2_4628" class="t s1_4628">Vol. 4 </span>
<span id="t3_4628" class="t s2_4628">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4628" class="t s3_4628">2.4.1 </span><span id="t5_4628" class="t s3_4628">MSRs with Model-Specific Behavior in the Silvermont Microarchitecture </span>
<span id="t6_4628" class="t s4_4628">Table 2-8 lists MSRs that are specific to the Intel Atom </span>
<span id="t7_4628" class="t s5_4628">® </span>
<span id="t8_4628" class="t s4_4628">processor E3000 Series (CPUID Signature </span>
<span id="t9_4628" class="t s4_4628">DisplayFamily_DisplayModel value of 06_37H) and Intel Atom processors (CPUID Signature </span>
<span id="ta_4628" class="t s4_4628">DisplayFamily_DisplayModel value of 06_4AH, 06_5AH, or 06_5DH). </span>
<span id="tb_4628" class="t s6_4628">63:0 </span><span id="tc_4628" class="t s6_4628">Package C6 Residency Counter (R/O) </span>
<span id="td_4628" class="t s6_4628">Value since last reset that this package is in processor- </span>
<span id="te_4628" class="t s6_4628">specific C6 states. Counts at the TSC Frequency. </span>
<span id="tf_4628" class="t s6_4628">664H </span><span id="tg_4628" class="t s6_4628">1636 </span><span id="th_4628" class="t s6_4628">MSR_MC6_RESIDENCY_COUNTER </span><span id="ti_4628" class="t s6_4628">Module </span><span id="tj_4628" class="t s6_4628">Module C6 Residency Counter (R/0) </span>
<span id="tk_4628" class="t s6_4628">Note: C-state values are processor specific C-state code </span>
<span id="tl_4628" class="t s6_4628">names, unrelated to MWAIT extension C-state </span>
<span id="tm_4628" class="t s6_4628">parameters or ACPI C-States. </span>
<span id="tn_4628" class="t s6_4628">63:0 </span><span id="to_4628" class="t s6_4628">Time that this module is in module-specific C6 states </span>
<span id="tp_4628" class="t s6_4628">since last reset. Counts at 1 Mhz frequency. </span>
<span id="tq_4628" class="t s7_4628">Table 2-8. </span><span id="tr_4628" class="t s7_4628">Specific MSRs Supported by Intel Atom® Processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="ts_4628" class="t s7_4628">Value of 06_37H, 06_4AH, 06_5AH, or 06_5DH </span>
<span id="tt_4628" class="t s8_4628">Register </span>
<span id="tu_4628" class="t s8_4628">Address </span><span id="tv_4628" class="t s8_4628">Register Name / Bit Fields </span><span id="tw_4628" class="t s8_4628">Scope </span><span id="tx_4628" class="t s8_4628">Bit Description </span>
<span id="ty_4628" class="t s8_4628">Hex </span><span id="tz_4628" class="t s8_4628">Dec </span>
<span id="t10_4628" class="t s6_4628">CDH </span><span id="t11_4628" class="t s6_4628">205 </span><span id="t12_4628" class="t s6_4628">MSR_FSB_FREQ </span><span id="t13_4628" class="t s6_4628">Module </span><span id="t14_4628" class="t s6_4628">Scaleable Bus Speed (R/O) </span>
<span id="t15_4628" class="t s6_4628">This field indicates the intended scalable bus clock speed </span>
<span id="t16_4628" class="t s6_4628">for processors based on Silvermont microarchitecture. </span>
<span id="t17_4628" class="t s6_4628">2:0 </span><span id="t18_4628" class="t s6_4628">• </span><span id="t19_4628" class="t s6_4628">100B: 080.0 MHz </span>
<span id="t1a_4628" class="t s6_4628">• </span><span id="t1b_4628" class="t s6_4628">000B: 083.3 MHz </span>
<span id="t1c_4628" class="t s6_4628">• </span><span id="t1d_4628" class="t s6_4628">001B: 100.0 MHz </span>
<span id="t1e_4628" class="t s6_4628">• </span><span id="t1f_4628" class="t s6_4628">010B: 133.3 MHz </span>
<span id="t1g_4628" class="t s6_4628">• </span><span id="t1h_4628" class="t s6_4628">011B: 116.7 MHz </span>
<span id="t1i_4628" class="t s6_4628">63:3 </span><span id="t1j_4628" class="t s6_4628">Reserved </span>
<span id="t1k_4628" class="t s6_4628">606H </span><span id="t1l_4628" class="t s6_4628">1542 </span><span id="t1m_4628" class="t s6_4628">MSR_RAPL_POWER_UNIT </span><span id="t1n_4628" class="t s6_4628">Package </span><span id="t1o_4628" class="t s6_4628">Unit Multipliers used in RAPL Interfaces (R/O) </span>
<span id="t1p_4628" class="t s6_4628">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t1q_4628" class="t s6_4628">3:0 </span><span id="t1r_4628" class="t s6_4628">Power Units </span>
<span id="t1s_4628" class="t s6_4628">Power related information (in milliWatts) is based on the </span>
<span id="t1t_4628" class="t s6_4628">multiplier, </span><span id="t1u_4628" class="t s6_4628">2^PU; where PU is an unsigned integer </span>
<span id="t1v_4628" class="t s6_4628">represented by bits 3:0. Default value is 0101b, </span>
<span id="t1w_4628" class="t s6_4628">indicating power unit is in 32 milliWatts increment. </span>
<span id="t1x_4628" class="t s6_4628">7:4 </span><span id="t1y_4628" class="t s6_4628">Reserved </span>
<span id="t1z_4628" class="t s6_4628">12:8 </span><span id="t20_4628" class="t s6_4628">Energy Status Units </span>
<span id="t21_4628" class="t s6_4628">Energy related information (in microJoules) is based on </span>
<span id="t22_4628" class="t s6_4628">the multiplier, 2^ESU; where ESU is an unsigned integer </span>
<span id="t23_4628" class="t s6_4628">represented by bits 12:8. Default value is 00101b, </span>
<span id="t24_4628" class="t s6_4628">indicating energy unit is in 32 microJoules increment. </span>
<span id="t25_4628" class="t s6_4628">15:13 </span><span id="t26_4628" class="t s6_4628">Reserved </span>
<span id="t27_4628" class="t s7_4628">Table 2-7. </span><span id="t28_4628" class="t s7_4628">MSRs Common to the Silvermont and Airmont Microarchitectures </span>
<span id="t29_4628" class="t s8_4628">Register </span>
<span id="t2a_4628" class="t s8_4628">Address </span><span id="t2b_4628" class="t s8_4628">Register Name / Bit Fields </span><span id="t2c_4628" class="t s8_4628">Scope </span><span id="t2d_4628" class="t s8_4628">Bit Description </span>
<span id="t2e_4628" class="t s8_4628">Hex </span><span id="t2f_4628" class="t s8_4628">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
