<div id="pf25" class="pf w0 h0" data-page-no="25"><div class="pc pc25 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg25.png"/><div class="t m0 x29 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Optimized access to program memory: Accesses on alternate cycles reduces</div><div class="t m0 x3e hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">power consumption</div><div class="t m0 x29 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>100 percent compatible with ARM Cortex-M0 and a subset ARM Cortex-</div><div class="t m0 x3e hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">M3/M4: Reuse existing compilers and debug tools</div><div class="t m0 x29 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Simplified architecture: 56 instructions and 17 registers enables easy</div><div class="t m0 x3e hf yfb ff3 fs5 fc0 sc0 ls0 ws0">programming and efficient packaging of 8/16/32-bit data in memory</div><div class="t m0 x29 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Linear 4 GB address space removes the need for paging/banking, reducing</div><div class="t m0 x3e hf y11f ff3 fs5 fc0 sc0 ls0 ws0">software complexity</div><div class="t m0 x29 hf y120 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ARM third-party ecosystem support: Software and tools to help minimize</div><div class="t m0 x3e hf y121 ff3 fs5 fc0 sc0 ls0 ws0">development time/cost</div><div class="t m0 x2 hf y122 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Micro Trace Buffer: Lightweight trace solution allows fast bug identification and</div><div class="t m0 x3d hf y123 ff3 fs5 fc0 sc0 ls0">correction</div><div class="t m0 x2 hf y124 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>BME: Bit manipulation engine reduces code size and cycles for bit oriented</div><div class="t m0 x3d hf y125 ff3 fs5 fc0 sc0 ls0 ws0">operations to peripheral registers eliminating traditional methods where the core</div><div class="t m0 x3d hf y126 ff3 fs5 fc0 sc0 ls0 ws0">would need to perform read-modify-write operations.</div><div class="t m0 x2 hf y127 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Up to 4-channel DMA for peripheral and memory servicing with minimal CPU</div><div class="t m0 x3d hf y128 ff3 fs5 fc0 sc0 ls0 ws0">intervention (feature not available on KL02 family)</div><div class="t m0 x33 hf y129 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Ultra low-power:</div><div class="t m0 x2 hf y12a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Extreme dynamic efficiency: 32-bit ARM Cortex-M0+ core combined with</div><div class="t m0 x3d hf y12b ff3 fs5 fc0 sc0 ls0 ws0">Freescale 90 nm thin film storage flash technology delivers 50% energy savings</div><div class="t m0 x3d hf y12c ff3 fs5 fc0 sc0 ls0 ws0">per Coremark versus the closest 8/16-bit competitive solution</div><div class="t m0 x2 hf y12d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Multiple flexible low-power modes, including new operation clocking option</div><div class="t m0 x3d hf y12e ff3 fs5 fc0 sc0 ls0 ws0">which reduces dynamic power by shutting off bus and system clocks for lowest</div><div class="t m0 x3d hf y12f ff3 fs5 fc0 sc0 ls0 ws0">power core processing. Peripherals with an alternate asynchronous clock source</div><div class="t m0 x3d hf y130 ff3 fs5 fc0 sc0 ls0 ws0">can continue operation.</div><div class="t m0 x2 hf y131 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>UART, SPI, I2C, ADC, DAC, TPM, LPT, and DMA support low-power mode</div><div class="t m0 x3d hf y132 ff3 fs5 fc0 sc0 ls0 ws0">operation without waking up the core</div><div class="t m0 x33 hf y133 ff3 fs5 fc0 sc0 ls0 ws197">• Memory:</div><div class="t m0 x2 hf y134 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Scalable memory footprints from 8 KB flash / 1 KB SRAM to 256 KB flash / 32</div><div class="t m0 x3d hf y135 ff3 fs5 fc0 sc0 ls0 ws0">KB SRAM</div><div class="t m0 x2 hf y136 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Embedded 64 B cache memory for optimizing bus bandwidth and flash</div><div class="t m0 x3d hf y137 ff3 fs5 fc0 sc0 ls0 ws0">execution performance (32 B cache on KL02 family)</div><div class="t m0 x33 hf y138 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Mixed-signal analog:</div><div class="t m0 x2 hf y139 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Fast, high precision 16-, or 12-bit ADC with optional differential pairs, 12-bit</div><div class="t m0 x3d hf y13a ff3 fs5 fc0 sc0 ls0 ws0">DAC, high speed comparators. Powerful signal conditioning, conversion and</div><div class="t m0 x3d hf y13b ff3 fs5 fc0 sc0 ls0 ws0">analysis capability with reduced system cost (12-bit DAC not available on KL02</div><div class="t m0 x3d hf y13c ff3 fs5 fc0 sc0 ls0">family)</div><div class="t m0 x33 hf y13d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Human Machine Interface (HMI):</div><div class="t m0 x2 hf y13e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Optional capacitive Touch Sensing Interface with full low-power support and</div><div class="t m0 x3d hf y13f ff3 fs5 fc0 sc0 ls0 ws0">minimal current adder when enabled</div><div class="t m0 x2 hf y140 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Segment LCD controller</div><div class="t m0 x3f h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 2 Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>37</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
