OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      63258.1 u
average displacement        1.0 u
max displacement           13.2 u
original HPWL          400079.0 u
legalized HPWL         460959.1 u
delta HPWL                   15 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 62669 cells, 477 terminals, 62041 edges and 197104 pins.
[INFO DPO-0109] Network stats: inst 63146, edges 62041, pins 197104
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1865 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 61281 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (975080, 974400)
[INFO DPO-0310] Assigned 61281 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 9.295968e+08.
[INFO DPO-0302] End of matching; objective is 9.263733e+08, improvement is 0.35 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.936844e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 8.873908e+08.
[INFO DPO-0307] End of global swaps; objective is 8.873908e+08, improvement is 4.21 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.834628e+08.
[INFO DPO-0309] End of vertical swaps; objective is 8.834628e+08, improvement is 0.44 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.795979e+08.
[INFO DPO-0305] End of reordering; objective is 8.795979e+08, improvement is 0.44 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 1225620 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1225620, swaps 195773, moves 331005 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.698818e+08, Scratch cost 8.572515e+08, Incremental cost 8.572515e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.572515e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.45 percent.
[INFO DPO-0332] End of pass, Generator displacement called 1225620 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 2451240, swaps 385136, moves 663259 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.572515e+08, Scratch cost 8.522388e+08, Incremental cost 8.522388e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.522388e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.58 percent.
[INFO DPO-0328] End of random improver; improvement is 2.028209 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 30614 cell orientations for row compatibility.
[INFO DPO-0383] Performed 19098 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.493546e+08, improvement is 1.46 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           460959.1 u
Final HPWL              417973.1 u
Delta HPWL                  -9.3 %

[INFO DPL-0020] Mirrored 1759 instances
[INFO DPL-0021] HPWL before          417973.1 u
[INFO DPL-0022] HPWL after           417762.2 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[3].sub_unit_i/_2412_/G ^
   0.46
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_740_/CK ^
   0.00      0.00       0.46


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/_359_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input260/A (BUF_X32)
                  0.01    0.02    0.62 ^ input260/Z (BUF_X32)
    29  136.90                           net260 (net)
                  0.01    0.00    0.62 ^ wire847/A (BUF_X32)
                  0.01    0.02    0.64 ^ wire847/Z (BUF_X32)
    52  216.26                           net847 (net)
                  0.16    0.13    0.77 ^ encoder/gen_encoder_units[2].encoder_unit/_359_/RN (DFFR_X1)
                                  0.77   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[2].encoder_unit/_359_/CK (DFFR_X1)
                          0.38    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2405_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2372_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2405_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2405_/Q (DLL_X1)
     1    1.05                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[6].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2372_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2372_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[1].encoder_unit/_391_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/_391_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_391_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ encoder/gen_encoder_units[1].encoder_unit/_391_/QN (DFFS_X1)
     1    1.79                           encoder/gen_encoder_units[1].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ encoder/gen_encoder_units[1].encoder_unit/_370_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v encoder/gen_encoder_units[1].encoder_unit/_370_/ZN (NAND2_X1)
     1    1.61                           encoder/gen_encoder_units[1].encoder_unit/_159_ (net)
                  0.01    0.00    0.08 v encoder/gen_encoder_units[1].encoder_unit/_372_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_372_/ZN (OAI21_X1)
     1    1.44                           encoder/gen_encoder_units[1].encoder_unit/_017_ (net)
                  0.01    0.00    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_391_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_391_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_158_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input260/A (BUF_X32)
                  0.01    0.02    0.62 ^ input260/Z (BUF_X32)
    29  136.90                           net260 (net)
                  0.01    0.00    0.62 ^ wire847/A (BUF_X32)
                  0.01    0.02    0.64 ^ wire847/Z (BUF_X32)
    52  216.26                           net847 (net)
                  0.17    0.14    0.77 ^ max_length846/A (BUF_X32)
                  0.01    0.03    0.80 ^ max_length846/Z (BUF_X32)
    47  169.54                           net846 (net)
                  0.04    0.03    0.84 ^ max_length845/A (BUF_X32)
                  0.01    0.03    0.86 ^ max_length845/Z (BUF_X32)
    45  164.85                           net845 (net)
                  0.09    0.08    0.94 ^ wire844/A (BUF_X32)
                  0.01    0.03    0.97 ^ wire844/Z (BUF_X32)
   119  279.90                           net844 (net)
                  0.15    0.12    1.09 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_404_/A (INV_X2)
                  0.04    0.04    1.13 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_404_/ZN (INV_X2)
     1   23.15                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_001_ (net)
                  0.04    0.00    1.13 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_109_/A (INV_X16)
                  0.02    0.04    1.18 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_109_/ZN (INV_X16)
    64  138.80                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_000_ (net)
                  0.03    0.01    1.18 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_158_/RN (DFFR_X1)
                                  1.18   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_158_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2408_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2376_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2408_/GN (DLL_X1)
                  0.01    0.07    3.07 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2408_/Q (DLL_X1)
     1    3.04                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[1].cg_i.en_latch (net)
                  0.01    0.00    3.07 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2376_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2376_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_206_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2556_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_206_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_206_/Q (DFFR_X2)
    54  123.43                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/wdata_a_q[0] (net)
                  0.13    0.00    0.25 ^ max_length603/A (BUF_X32)
                  0.01    0.03    0.28 ^ max_length603/Z (BUF_X32)
    67  113.47                           net603 (net)
                  0.02    0.01    0.30 ^ max_cap602/A (BUF_X16)
                  0.01    0.03    0.32 ^ max_cap602/Z (BUF_X16)
    53   94.75                           net602 (net)
                  0.03    0.02    0.34 ^ max_cap601/A (BUF_X16)
                  0.01    0.03    0.37 ^ max_cap601/Z (BUF_X16)
    39   70.38                           net601 (net)
                  0.01    0.00    0.37 ^ max_cap600/A (BUF_X16)
                  0.01    0.02    0.39 ^ max_cap600/Z (BUF_X16)
    40   74.28                           net600 (net)
                  0.03    0.02    0.42 ^ max_length599/A (BUF_X16)
                  0.01    0.03    0.45 ^ max_length599/Z (BUF_X16)
    69  109.26                           net599 (net)
                  0.04    0.03    0.47 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2556_/D (DLH_X1)
                                  0.47   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2556_/G (DLH_X1)
                          0.47    0.47   time borrowed from endpoint
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.47
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_158_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input260/A (BUF_X32)
                  0.01    0.02    0.62 ^ input260/Z (BUF_X32)
    29  136.90                           net260 (net)
                  0.01    0.00    0.62 ^ wire847/A (BUF_X32)
                  0.01    0.02    0.64 ^ wire847/Z (BUF_X32)
    52  216.26                           net847 (net)
                  0.17    0.14    0.77 ^ max_length846/A (BUF_X32)
                  0.01    0.03    0.80 ^ max_length846/Z (BUF_X32)
    47  169.54                           net846 (net)
                  0.04    0.03    0.84 ^ max_length845/A (BUF_X32)
                  0.01    0.03    0.86 ^ max_length845/Z (BUF_X32)
    45  164.85                           net845 (net)
                  0.09    0.08    0.94 ^ wire844/A (BUF_X32)
                  0.01    0.03    0.97 ^ wire844/Z (BUF_X32)
   119  279.90                           net844 (net)
                  0.15    0.12    1.09 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_404_/A (INV_X2)
                  0.04    0.04    1.13 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_404_/ZN (INV_X2)
     1   23.15                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_001_ (net)
                  0.04    0.00    1.13 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_109_/A (INV_X16)
                  0.02    0.04    1.18 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_109_/ZN (INV_X16)
    64  138.80                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_000_ (net)
                  0.03    0.01    1.18 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_158_/RN (DFFR_X1)
                                  1.18   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_158_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2408_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2376_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2408_/GN (DLL_X1)
                  0.01    0.07    3.07 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2408_/Q (DLL_X1)
     1    3.04                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[1].cg_i.en_latch (net)
                  0.01    0.00    3.07 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2376_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2376_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_206_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2556_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_206_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_206_/Q (DFFR_X2)
    54  123.43                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/wdata_a_q[0] (net)
                  0.13    0.00    0.25 ^ max_length603/A (BUF_X32)
                  0.01    0.03    0.28 ^ max_length603/Z (BUF_X32)
    67  113.47                           net603 (net)
                  0.02    0.01    0.30 ^ max_cap602/A (BUF_X16)
                  0.01    0.03    0.32 ^ max_cap602/Z (BUF_X16)
    53   94.75                           net602 (net)
                  0.03    0.02    0.34 ^ max_cap601/A (BUF_X16)
                  0.01    0.03    0.37 ^ max_cap601/Z (BUF_X16)
    39   70.38                           net601 (net)
                  0.01    0.00    0.37 ^ max_cap600/A (BUF_X16)
                  0.01    0.02    0.39 ^ max_cap600/Z (BUF_X16)
    40   74.28                           net600 (net)
                  0.03    0.02    0.42 ^ max_length599/A (BUF_X16)
                  0.01    0.03    0.45 ^ max_length599/Z (BUF_X16)
    69  109.26                           net599 (net)
                  0.04    0.03    0.47 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2556_/D (DLH_X1)
                                  0.47   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2556_/G (DLH_X1)
                          0.47    0.47   time borrowed from endpoint
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.47
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_148_/Q  120.85  124.07   -3.22 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_151_/Q  120.85  123.51   -2.66 (VIOLATED)
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_206_/Q  120.85  123.43   -2.58 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_153_/Q  120.85  120.92   -0.07 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06339515000581741

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3193

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-3.2160823345184326

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0266

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4740

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.04e-02   5.98e-04   5.62e-04   1.16e-02  48.1%
Combinational          2.65e-03   8.75e-03   1.06e-03   1.25e-02  51.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-02   9.35e-03   1.63e-03   2.40e-02 100.0%
                          54.3%      38.9%       6.8%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 92763 u^2 39% utilization.

Elapsed time: 1:05.19[h:]min:sec. CPU time: user 64.74 sys 0.42 (99%). Peak memory: 412840KB.
