# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name sum_0_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_0_V_out_out \
    op interface \
    ports { sum_0_V_out_out_din { O 18 vector } sum_0_V_out_out_full_n { I 1 bit } sum_0_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name sum_1_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_1_V_out_out \
    op interface \
    ports { sum_1_V_out_out_din { O 18 vector } sum_1_V_out_out_full_n { I 1 bit } sum_1_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name sum_2_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_2_V_out_out \
    op interface \
    ports { sum_2_V_out_out_din { O 18 vector } sum_2_V_out_out_full_n { I 1 bit } sum_2_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name sum_3_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_3_V_out_out \
    op interface \
    ports { sum_3_V_out_out_din { O 18 vector } sum_3_V_out_out_full_n { I 1 bit } sum_3_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name sum_4_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_4_V_out_out \
    op interface \
    ports { sum_4_V_out_out_din { O 18 vector } sum_4_V_out_out_full_n { I 1 bit } sum_4_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name sum_5_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_5_V_out_out \
    op interface \
    ports { sum_5_V_out_out_din { O 18 vector } sum_5_V_out_out_full_n { I 1 bit } sum_5_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name sum_6_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_6_V_out_out \
    op interface \
    ports { sum_6_V_out_out_din { O 18 vector } sum_6_V_out_out_full_n { I 1 bit } sum_6_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name sum_7_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_7_V_out_out \
    op interface \
    ports { sum_7_V_out_out_din { O 18 vector } sum_7_V_out_out_full_n { I 1 bit } sum_7_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name sum_8_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_8_V_out_out \
    op interface \
    ports { sum_8_V_out_out_din { O 18 vector } sum_8_V_out_out_full_n { I 1 bit } sum_8_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name sum_9_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_9_V_out_out \
    op interface \
    ports { sum_9_V_out_out_din { O 18 vector } sum_9_V_out_out_full_n { I 1 bit } sum_9_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name sum_10_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_10_V_out_out \
    op interface \
    ports { sum_10_V_out_out_din { O 18 vector } sum_10_V_out_out_full_n { I 1 bit } sum_10_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name sum_11_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_11_V_out_out \
    op interface \
    ports { sum_11_V_out_out_din { O 18 vector } sum_11_V_out_out_full_n { I 1 bit } sum_11_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name sum_12_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_12_V_out_out \
    op interface \
    ports { sum_12_V_out_out_din { O 18 vector } sum_12_V_out_out_full_n { I 1 bit } sum_12_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name sum_13_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_13_V_out_out \
    op interface \
    ports { sum_13_V_out_out_din { O 18 vector } sum_13_V_out_out_full_n { I 1 bit } sum_13_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name sum_14_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_14_V_out_out \
    op interface \
    ports { sum_14_V_out_out_din { O 18 vector } sum_14_V_out_out_full_n { I 1 bit } sum_14_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name sum_15_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_15_V_out_out \
    op interface \
    ports { sum_15_V_out_out_din { O 18 vector } sum_15_V_out_out_full_n { I 1 bit } sum_15_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name sum_16_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_16_V_out_out \
    op interface \
    ports { sum_16_V_out_out_din { O 18 vector } sum_16_V_out_out_full_n { I 1 bit } sum_16_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name sum_17_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_17_V_out_out \
    op interface \
    ports { sum_17_V_out_out_din { O 18 vector } sum_17_V_out_out_full_n { I 1 bit } sum_17_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name sum_18_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_18_V_out_out \
    op interface \
    ports { sum_18_V_out_out_din { O 18 vector } sum_18_V_out_out_full_n { I 1 bit } sum_18_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name sum_19_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_19_V_out_out \
    op interface \
    ports { sum_19_V_out_out_din { O 18 vector } sum_19_V_out_out_full_n { I 1 bit } sum_19_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name sum_20_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_20_V_out_out \
    op interface \
    ports { sum_20_V_out_out_din { O 18 vector } sum_20_V_out_out_full_n { I 1 bit } sum_20_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name sum_21_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_21_V_out_out \
    op interface \
    ports { sum_21_V_out_out_din { O 18 vector } sum_21_V_out_out_full_n { I 1 bit } sum_21_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name sum_22_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_22_V_out_out \
    op interface \
    ports { sum_22_V_out_out_din { O 18 vector } sum_22_V_out_out_full_n { I 1 bit } sum_22_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name sum_23_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_23_V_out_out \
    op interface \
    ports { sum_23_V_out_out_din { O 18 vector } sum_23_V_out_out_full_n { I 1 bit } sum_23_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name sum_24_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_24_V_out_out \
    op interface \
    ports { sum_24_V_out_out_din { O 18 vector } sum_24_V_out_out_full_n { I 1 bit } sum_24_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name sum_25_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_25_V_out_out \
    op interface \
    ports { sum_25_V_out_out_din { O 18 vector } sum_25_V_out_out_full_n { I 1 bit } sum_25_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name sum_26_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_26_V_out_out \
    op interface \
    ports { sum_26_V_out_out_din { O 18 vector } sum_26_V_out_out_full_n { I 1 bit } sum_26_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name sum_27_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_27_V_out_out \
    op interface \
    ports { sum_27_V_out_out_din { O 18 vector } sum_27_V_out_out_full_n { I 1 bit } sum_27_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name sum_28_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_28_V_out_out \
    op interface \
    ports { sum_28_V_out_out_din { O 18 vector } sum_28_V_out_out_full_n { I 1 bit } sum_28_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name sum_29_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_29_V_out_out \
    op interface \
    ports { sum_29_V_out_out_din { O 18 vector } sum_29_V_out_out_full_n { I 1 bit } sum_29_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name sum_30_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_30_V_out_out \
    op interface \
    ports { sum_30_V_out_out_din { O 18 vector } sum_30_V_out_out_full_n { I 1 bit } sum_30_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name sum_31_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_31_V_out_out \
    op interface \
    ports { sum_31_V_out_out_din { O 18 vector } sum_31_V_out_out_full_n { I 1 bit } sum_31_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name sum_32_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_32_V_out_out \
    op interface \
    ports { sum_32_V_out_out_din { O 18 vector } sum_32_V_out_out_full_n { I 1 bit } sum_32_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name sum_33_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_33_V_out_out \
    op interface \
    ports { sum_33_V_out_out_din { O 18 vector } sum_33_V_out_out_full_n { I 1 bit } sum_33_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name sum_34_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_34_V_out_out \
    op interface \
    ports { sum_34_V_out_out_din { O 18 vector } sum_34_V_out_out_full_n { I 1 bit } sum_34_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name sum_35_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_35_V_out_out \
    op interface \
    ports { sum_35_V_out_out_din { O 18 vector } sum_35_V_out_out_full_n { I 1 bit } sum_35_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name sum_36_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_36_V_out_out \
    op interface \
    ports { sum_36_V_out_out_din { O 18 vector } sum_36_V_out_out_full_n { I 1 bit } sum_36_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name sum_37_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_37_V_out_out \
    op interface \
    ports { sum_37_V_out_out_din { O 18 vector } sum_37_V_out_out_full_n { I 1 bit } sum_37_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name sum_38_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_38_V_out_out \
    op interface \
    ports { sum_38_V_out_out_din { O 18 vector } sum_38_V_out_out_full_n { I 1 bit } sum_38_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name sum_39_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_39_V_out_out \
    op interface \
    ports { sum_39_V_out_out_din { O 18 vector } sum_39_V_out_out_full_n { I 1 bit } sum_39_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name sum_40_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_40_V_out_out \
    op interface \
    ports { sum_40_V_out_out_din { O 18 vector } sum_40_V_out_out_full_n { I 1 bit } sum_40_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name sum_41_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_41_V_out_out \
    op interface \
    ports { sum_41_V_out_out_din { O 18 vector } sum_41_V_out_out_full_n { I 1 bit } sum_41_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name sum_42_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_42_V_out_out \
    op interface \
    ports { sum_42_V_out_out_din { O 18 vector } sum_42_V_out_out_full_n { I 1 bit } sum_42_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name sum_43_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_43_V_out_out \
    op interface \
    ports { sum_43_V_out_out_din { O 18 vector } sum_43_V_out_out_full_n { I 1 bit } sum_43_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name sum_44_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_44_V_out_out \
    op interface \
    ports { sum_44_V_out_out_din { O 18 vector } sum_44_V_out_out_full_n { I 1 bit } sum_44_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name sum_45_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_45_V_out_out \
    op interface \
    ports { sum_45_V_out_out_din { O 18 vector } sum_45_V_out_out_full_n { I 1 bit } sum_45_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name sum_46_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_46_V_out_out \
    op interface \
    ports { sum_46_V_out_out_din { O 18 vector } sum_46_V_out_out_full_n { I 1 bit } sum_46_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name sum_47_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_47_V_out_out \
    op interface \
    ports { sum_47_V_out_out_din { O 18 vector } sum_47_V_out_out_full_n { I 1 bit } sum_47_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name sum_48_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_48_V_out_out \
    op interface \
    ports { sum_48_V_out_out_din { O 18 vector } sum_48_V_out_out_full_n { I 1 bit } sum_48_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name sum_49_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_49_V_out_out \
    op interface \
    ports { sum_49_V_out_out_din { O 18 vector } sum_49_V_out_out_full_n { I 1 bit } sum_49_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name sum_50_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_50_V_out_out \
    op interface \
    ports { sum_50_V_out_out_din { O 18 vector } sum_50_V_out_out_full_n { I 1 bit } sum_50_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name sum_51_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_51_V_out_out \
    op interface \
    ports { sum_51_V_out_out_din { O 18 vector } sum_51_V_out_out_full_n { I 1 bit } sum_51_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name sum_52_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_52_V_out_out \
    op interface \
    ports { sum_52_V_out_out_din { O 18 vector } sum_52_V_out_out_full_n { I 1 bit } sum_52_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name sum_53_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_53_V_out_out \
    op interface \
    ports { sum_53_V_out_out_din { O 18 vector } sum_53_V_out_out_full_n { I 1 bit } sum_53_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name sum_54_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_54_V_out_out \
    op interface \
    ports { sum_54_V_out_out_din { O 18 vector } sum_54_V_out_out_full_n { I 1 bit } sum_54_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name sum_55_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_55_V_out_out \
    op interface \
    ports { sum_55_V_out_out_din { O 18 vector } sum_55_V_out_out_full_n { I 1 bit } sum_55_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name sum_56_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_56_V_out_out \
    op interface \
    ports { sum_56_V_out_out_din { O 18 vector } sum_56_V_out_out_full_n { I 1 bit } sum_56_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name sum_57_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_57_V_out_out \
    op interface \
    ports { sum_57_V_out_out_din { O 18 vector } sum_57_V_out_out_full_n { I 1 bit } sum_57_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name sum_58_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_58_V_out_out \
    op interface \
    ports { sum_58_V_out_out_din { O 18 vector } sum_58_V_out_out_full_n { I 1 bit } sum_58_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name sum_59_V_out_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_59_V_out_out \
    op interface \
    ports { sum_59_V_out_out_din { O 18 vector } sum_59_V_out_out_full_n { I 1 bit } sum_59_V_out_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


