# compile vhdl design source files
vhdl xil_defaultlib  "../../../../project_12.srcs/sim_1/new/tb_processor.vhd"

# Do not sort compile order
nosort
