{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461468037821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461468037821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 21:20:37 2016 " "Processing started: Sat Apr 23 21:20:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461468037821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468037821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468037821 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1461468038052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflop_arch " "Found design unit 1: dflipflop-dflipflop_arch" {  } { { "sources/dflipflop.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/dflipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "sources/dflipflop.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "sources/char_decoder.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/char_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "sources/char_decoder.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "sources/rw_96x8_sync.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rw_96x8_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "sources/rw_96x8_sync.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rw_96x8_sync.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "sources/rom_128x8_sync.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rom_128x8_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "sources/rom_128x8_sync.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rom_128x8_sync.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "sources/memory.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/memory.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "sources/memory.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/memory.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "sources/data_path.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/data_path.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "sources/data_path.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/data_path.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "sources/cpu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/cpu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "sources/cpu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/cpu.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/computer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/computer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_TB-computer_TB_arch " "Found design unit 1: computer_TB-computer_TB_arch" {  } { { "sources/computer_TB.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer_TB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_TB " "Found entity 1: computer_TB" {  } { { "sources/computer_TB.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer_TB.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-computer_arch " "Found design unit 1: computer-computer_arch" {  } { { "sources/computer.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "sources/computer.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "sources/clock_div_prec.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "sources/clock_div_prec.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468045495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1461468045510 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] top.vhd(15) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at top.vhd(15)" {  } { { "top.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045510 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_prec clock_div_prec:clock_div " "Elaborating entity \"clock_div_prec\" for hierarchy \"clock_div_prec:clock_div\"" {  } { { "top.vhd" "clock_div" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CNT clock_div_prec.vhd(24) " "Verilog HDL or VHDL warning at clock_div_prec.vhd(24): object \"CNT\" assigned a value but never read" {  } { { "sources/clock_div_prec.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|clock_div_prec:clock_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop clock_div_prec:clock_div\|dflipflop:dff0 " "Elaborating entity \"dflipflop\" for hierarchy \"clock_div_prec:clock_div\|dflipflop:dff0\"" {  } { { "sources/clock_div_prec.vhd" "dff0" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer computer:comp " "Elaborating entity \"computer\" for hierarchy \"computer:comp\"" {  } { { "top.vhd" "comp" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu computer:comp\|cpu:cpu_0 " "Elaborating entity \"cpu\" for hierarchy \"computer:comp\|cpu:cpu_0\"" {  } { { "sources/computer.vhd" "cpu_0" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit computer:comp\|cpu:cpu_0\|control_unit:control_unit_0 " "Elaborating entity \"control_unit\" for hierarchy \"computer:comp\|cpu:cpu_0\|control_unit:control_unit_0\"" {  } { { "sources/cpu.vhd" "control_unit_0" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/cpu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(91) " "VHDL Process Statement warning at control_unit.vhd(91): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(93) " "VHDL Process Statement warning at control_unit.vhd(93): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(95) " "VHDL Process Statement warning at control_unit.vhd(95): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(98) " "VHDL Process Statement warning at control_unit.vhd(98): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(99) " "VHDL Process Statement warning at control_unit.vhd(99): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(101) " "VHDL Process Statement warning at control_unit.vhd(101): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(103) " "VHDL Process Statement warning at control_unit.vhd(103): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(105) " "VHDL Process Statement warning at control_unit.vhd(105): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(107) " "VHDL Process Statement warning at control_unit.vhd(107): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(109) " "VHDL Process Statement warning at control_unit.vhd(109): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(109) " "VHDL Process Statement warning at control_unit.vhd(109): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(111) " "VHDL Process Statement warning at control_unit.vhd(111): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(111) " "VHDL Process Statement warning at control_unit.vhd(111): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(118) " "VHDL Process Statement warning at control_unit.vhd(118): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(120) " "VHDL Process Statement warning at control_unit.vhd(120): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(122) " "VHDL Process Statement warning at control_unit.vhd(122): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(125) " "VHDL Process Statement warning at control_unit.vhd(125): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(127) " "VHDL Process Statement warning at control_unit.vhd(127): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(129) " "VHDL Process Statement warning at control_unit.vhd(129): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(131) " "VHDL Process Statement warning at control_unit.vhd(131): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(133) " "VHDL Process Statement warning at control_unit.vhd(133): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(136) " "VHDL Process Statement warning at control_unit.vhd(136): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(138) " "VHDL Process Statement warning at control_unit.vhd(138): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(142) " "VHDL Process Statement warning at control_unit.vhd(142): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(145) " "VHDL Process Statement warning at control_unit.vhd(145): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(148) " "VHDL Process Statement warning at control_unit.vhd(148): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(150) " "VHDL Process Statement warning at control_unit.vhd(150): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(152) " "VHDL Process Statement warning at control_unit.vhd(152): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(155) " "VHDL Process Statement warning at control_unit.vhd(155): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(157) " "VHDL Process Statement warning at control_unit.vhd(157): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(159) " "VHDL Process Statement warning at control_unit.vhd(159): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state control_unit.vhd(161) " "VHDL Process Statement warning at control_unit.vhd(161): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(88) " "VHDL Process Statement warning at control_unit.vhd(88): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_7 control_unit.vhd(88) " "Inferred latch for \"next_state.S_BEQ_7\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_6 control_unit.vhd(88) " "Inferred latch for \"next_state.S_BEQ_6\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_5 control_unit.vhd(88) " "Inferred latch for \"next_state.S_BEQ_5\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_4 control_unit.vhd(88) " "Inferred latch for \"next_state.S_BEQ_4\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_6 control_unit.vhd(88) " "Inferred latch for \"next_state.S_BRA_6\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_5 control_unit.vhd(88) " "Inferred latch for \"next_state.S_BRA_5\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_4 control_unit.vhd(88) " "Inferred latch for \"next_state.S_BRA_4\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_ADD_AB_4 control_unit.vhd(88) " "Inferred latch for \"next_state.S_ADD_AB_4\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_7 control_unit.vhd(88) " "Inferred latch for \"next_state.S_STA_DIR_7\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_6 control_unit.vhd(88) " "Inferred latch for \"next_state.S_STA_DIR_6\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_5 control_unit.vhd(88) " "Inferred latch for \"next_state.S_STA_DIR_5\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_4 control_unit.vhd(88) " "Inferred latch for \"next_state.S_STA_DIR_4\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_8 control_unit.vhd(88) " "Inferred latch for \"next_state.S_LDA_DIR_8\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_7 control_unit.vhd(88) " "Inferred latch for \"next_state.S_LDA_DIR_7\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_6 control_unit.vhd(88) " "Inferred latch for \"next_state.S_LDA_DIR_6\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_5 control_unit.vhd(88) " "Inferred latch for \"next_state.S_LDA_DIR_5\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_4 control_unit.vhd(88) " "Inferred latch for \"next_state.S_LDA_DIR_4\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_6 control_unit.vhd(88) " "Inferred latch for \"next_state.S_LDA_IMM_6\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_5 control_unit.vhd(88) " "Inferred latch for \"next_state.S_LDA_IMM_5\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_4 control_unit.vhd(88) " "Inferred latch for \"next_state.S_LDA_IMM_4\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(88) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(88) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(88) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(88) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(88)" {  } { { "sources/control_unit.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/control_unit.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|control_unit:control_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path computer:comp\|cpu:cpu_0\|data_path:data_path_0 " "Elaborating entity \"data_path\" for hierarchy \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\"" {  } { { "sources/cpu.vhd" "data_path_0" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/cpu.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\"" {  } { { "sources/data_path.vhd" "alu_0" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/data_path.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result alu.vhd(32) " "VHDL Process Statement warning at alu.vhd(32): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(32) " "VHDL Process Statement warning at alu.vhd(32): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(32) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(32) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(32) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(32) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu.vhd(32) " "Inferred latch for \"Result\[0\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu.vhd(32) " "Inferred latch for \"Result\[1\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu.vhd(32) " "Inferred latch for \"Result\[2\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu.vhd(32) " "Inferred latch for \"Result\[3\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu.vhd(32) " "Inferred latch for \"Result\[4\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu.vhd(32) " "Inferred latch for \"Result\[5\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu.vhd(32) " "Inferred latch for \"Result\[6\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu.vhd(32) " "Inferred latch for \"Result\[7\]\" at alu.vhd(32)" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 "|top|computer:comp|cpu:cpu_0|data_path:data_path_0|alu:alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory computer:comp\|memory:memory_0 " "Elaborating entity \"memory\" for hierarchy \"computer:comp\|memory:memory_0\"" {  } { { "sources/computer.vhd" "memory_0" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/computer.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync computer:comp\|memory:memory_0\|rom_128x8_sync:rom " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"computer:comp\|memory:memory_0\|rom_128x8_sync:rom\"" {  } { { "sources/memory.vhd" "rom" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/memory.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN rom_128x8_sync.vhd(78) " "VHDL Process Statement warning at rom_128x8_sync.vhd(78): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/rom_128x8_sync.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rom_128x8_sync.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045579 "|top|computer:comp|memory:memory_0|rom_128x8_sync:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync computer:comp\|memory:memory_0\|rw_96x8_sync:rw " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"computer:comp\|memory:memory_0\|rw_96x8_sync:rw\"" {  } { { "sources/memory.vhd" "rw" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/memory.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN rw_96x8_sync.vhd(45) " "VHDL Process Statement warning at rw_96x8_sync.vhd(45): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/rw_96x8_sync.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/rw_96x8_sync.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461468045579 "|top|computer:comp|memory:memory_0|rw_96x8_sync:rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:H0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:H0\"" {  } { { "top.vhd" "H0" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|NZVC\[2\] " "LATCH primitive \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|NZVC\[2\]\" is permanently enabled" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461468045858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[1\] " "LATCH primitive \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[1\]\" is permanently enabled" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461468045858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[2\] " "LATCH primitive \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[2\]\" is permanently enabled" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461468045858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[3\] " "LATCH primitive \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[3\]\" is permanently enabled" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461468045858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[4\] " "LATCH primitive \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[4\]\" is permanently enabled" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461468045858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[5\] " "LATCH primitive \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[5\]\" is permanently enabled" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461468045858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[6\] " "LATCH primitive \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[6\]\" is permanently enabled" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461468045858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[7\] " "LATCH primitive \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[7\]\" is permanently enabled" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461468045858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[0\] " "LATCH primitive \"computer:comp\|cpu:cpu_0\|data_path:data_path_0\|alu:alu_0\|Result\[0\]\" is permanently enabled" {  } { { "sources/alu.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/alu.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461468045858 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "computer:comp\|memory:memory_0\|rw_96x8_sync:rw\|RW_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"computer:comp\|memory:memory_0\|rw_96x8_sync:rw\|RW_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1461468045975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1461468045975 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1461468045975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "computer:comp\|memory:memory_0\|rw_96x8_sync:rw\|altsyncram:RW_rtl_0 " "Elaborated megafunction instantiation \"computer:comp\|memory:memory_0\|rw_96x8_sync:rw\|altsyncram:RW_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468045996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "computer:comp\|memory:memory_0\|rw_96x8_sync:rw\|altsyncram:RW_rtl_0 " "Instantiated megafunction \"computer:comp\|memory:memory_0\|rw_96x8_sync:rw\|altsyncram:RW_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461468045996 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1461468045996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0q1 " "Found entity 1: altsyncram_m0q1" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/db/altsyncram_m0q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461468046027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468046027 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461468046259 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461468046259 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1461468046259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1461468046313 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:clock_div\|counter_int\[31\] Low " "Register clock_div_prec:clock_div\|counter_int\[31\] will power up to Low" {  } { { "sources/clock_div_prec.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd" 78 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461468046428 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:clock_div\|counter_int\[0\] Low " "Register clock_div_prec:clock_div\|counter_int\[0\] will power up to Low" {  } { { "sources/clock_div_prec.vhd" "" { Text "E:/WORK/School/EELE 367 Logic Design/FINAL_PROJECT/Part 3/sources/clock_div_prec.vhd" 78 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461468046428 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1461468046428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1461468046698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461468046698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1461468046760 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1461468046760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1461468046760 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1461468046760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1461468046760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "915 " "Peak virtual memory: 915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461468046783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 21:20:46 2016 " "Processing ended: Sat Apr 23 21:20:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461468046783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461468046783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461468046783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461468046783 ""}
