###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:15:35 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\edge_count_reg[3] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI 
(v) checked with  leading edge of 'DFTCLK'
Beginpoint: SI[1]                                                             
(v) triggered by  leading edge of 'DFTCLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.568
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.407
- Arrival Time                  4.109
= Slack Time                   15.297
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.104
     = Beginpoint Arrival Time            4.104
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |         |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                                    | SI[1] v |          | 0.180 |       |   4.104 |   19.401 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | SI v    | SDFFRX1M | 0.180 | 0.005 |   4.109 |   19.407 | 
     | ount_reg[3]                                        |         |          |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |          | 0.050 |       |   0.000 |  -15.297 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -15.297 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | CK ^       | SDFFRX1M | 0.050 | 0.000 |   0.000 |  -15.297 | 
     | ount_reg[3]                                        |            |          |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U3_FIFO/U1/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[3][1] /SI (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: SI[2]                              (v) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.517
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.458
- Arrival Time                  4.067
= Slack Time                   15.391
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            4.066
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |         |           |       |       |  Time   |   Time   | 
     |--------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                | SI[2] v |           | 0.116 |       |   4.066 |   19.457 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | SI v    | SDFFRQX2M | 0.116 | 0.001 |   4.067 |   19.458 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.391 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.391 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.391 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][4] /SI (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: SI[0]                                (v) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.514
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.461
- Arrival Time                  4.054
= Slack Time                   15.407
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            4.053
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |         |           |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                  | SI[0] v |           | 0.099 |       |   4.053 |   19.461 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | SI v    | SDFFRQX2M | 0.099 | 0.001 |   4.054 |   19.461 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.407 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.407 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.407 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_RST_SYNC1/\RST_REG_reg[0] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[0] /SI (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: SI[3]                            (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.509
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.466
- Arrival Time                  4.034
= Slack Time                   15.433
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            4.033
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[3] v |           | 0.073 |       |   4.033 |   19.466 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | SI v    | SDFFRQX2M | 0.073 | 0.000 |   4.034 |   19.466 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.433 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.433 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.433 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.129
= Slack Time                   17.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.295 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.014 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.609 | 
     | FE_OFC3_O_RST2          | A v -> Y ^ | CLKINVX8M | 1.118 | 0.774 |   2.089 |   19.384 | 
     | U12_ALU/\ALU_OUT_reg[1] | RN ^       | SDFFRQX2M | 1.118 | 0.040 |   2.129 |   19.424 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.295 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.295 | 
     | U12_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.295 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.125
= Slack Time                   17.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.300 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.019 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.615 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.371 | 
     | U12_ALU/\ALU_OUT_reg[2] | RN ^       | SDFFRQX2M | 1.112 | 0.054 |   2.125 |   19.424 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.300 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.300 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.300 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.121
= Slack Time                   17.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.303 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.022 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.618 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.374 | 
     | U12_ALU/\ALU_OUT_reg[3] | RN ^       | SDFFRQX2M | 1.111 | 0.050 |   2.121 |   19.424 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.303 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.303 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.303 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.118
= Slack Time                   17.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.307 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.026 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.621 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.377 | 
     | U12_ALU/\ALU_OUT_reg[6] | RN ^       | SDFFRQX2M | 1.110 | 0.047 |   2.118 |   19.425 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.307 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.307 | 
     | U12_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.307 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.118
= Slack Time                   17.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.307 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.026 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.621 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.377 | 
     | U12_ALU/\ALU_OUT_reg[7] | RN ^       | SDFFRQX2M | 1.110 | 0.047 |   2.118 |   19.425 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.307 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.307 | 
     | U12_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.307 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.117
= Slack Time                   17.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.308 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.027 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.622 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.378 | 
     | U12_ALU/\ALU_OUT_reg[4] | RN ^       | SDFFRQX2M | 1.110 | 0.046 |   2.117 |   19.425 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.308 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.308 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.308 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.117
= Slack Time                   17.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.308 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.027 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.623 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.379 | 
     | U12_ALU/\ALU_OUT_reg[5] | RN ^       | SDFFRQX2M | 1.110 | 0.046 |   2.117 |   19.425 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.308 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.308 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.308 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.117
= Slack Time                   17.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.308 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.027 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.623 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.379 | 
     | U12_ALU/\ALU_OUT_reg[12] | RN ^       | SDFFRQX2M | 1.110 | 0.046 |   2.117 |   19.425 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.308 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.308 | 
     | U12_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.308 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.117
= Slack Time                   17.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.308 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.027 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.623 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.379 | 
     | U12_ALU/\ALU_OUT_reg[9] | RN ^       | SDFFRQX2M | 1.110 | 0.046 |   2.117 |   19.425 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.308 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.308 | 
     | U12_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.308 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.116
= Slack Time                   17.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.308 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.027 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.623 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.379 | 
     | U12_ALU/\ALU_OUT_reg[8] | RN ^       | SDFFRQX2M | 1.110 | 0.046 |   2.116 |   19.425 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.308 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.308 | 
     | U12_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.308 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.114
= Slack Time                   17.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.311 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.030 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.625 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.381 | 
     | U12_ALU/\ALU_OUT_reg[10] | RN ^       | SDFFRQX2M | 1.110 | 0.043 |   2.114 |   19.425 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.311 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.311 | 
     | U12_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.311 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.112
= Slack Time                   17.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.313 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.032 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.628 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.384 | 
     | U12_ALU/\ALU_OUT_reg[13] | RN ^       | SDFFRQX2M | 1.110 | 0.041 |   2.112 |   19.425 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.313 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.313 | 
     | U12_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.313 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.110
= Slack Time                   17.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.314 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.034 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.629 | 
     | FE_OFC3_O_RST2          | A v -> Y ^ | CLKINVX8M | 1.118 | 0.774 |   2.089 |   19.403 | 
     | U12_ALU/\ALU_OUT_reg[0] | RN ^       | SDFFRQX2M | 1.118 | 0.021 |   2.110 |   19.424 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.314 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.314 | 
     | U12_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.314 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U12_ALU/OUT_VALID_reg/CK 
Endpoint:   U12_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.109
= Slack Time                   17.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_rst ^ |           | 0.000 |       |   0.000 |   17.315 | 
     | GEN_RST1_MUX/U1       | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.035 | 
     | FE_OFC0_O_RST2        | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.630 | 
     | FE_OFC3_O_RST2        | A v -> Y ^ | CLKINVX8M | 1.118 | 0.774 |   2.089 |   19.404 | 
     | U12_ALU/OUT_VALID_reg | RN ^       | SDFFRQX2M | 1.118 | 0.020 |   2.109 |   19.424 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.315 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.315 | 
     | U12_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.315 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.108
= Slack Time                   17.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.316 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.035 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.631 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.387 | 
     | U12_ALU/\ALU_OUT_reg[11] | RN ^       | SDFFRQX2M | 1.110 | 0.038 |   2.108 |   19.425 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.316 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.316 | 
     | U12_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.316 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.105
= Slack Time                   17.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.319 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.038 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.634 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.390 | 
     | U12_ALU/\ALU_OUT_reg[15] | RN ^       | SDFFRQX2M | 1.110 | 0.034 |   2.105 |   19.425 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.319 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.319 | 
     | U12_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.319 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.101
= Slack Time                   17.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.324 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.043 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.639 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.395 | 
     | U12_ALU/\ALU_OUT_reg[14] | RN ^       | SDFFRQX2M | 1.110 | 0.030 |   2.101 |   19.425 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -17.324 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.324 | 
     | U12_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.324 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[1][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.151
= Slack Time                   17.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.448 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.167 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.763 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.519 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][3] | RN ^       | SDFFRQX2M | 1.112 | 0.081 |   2.151 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.448 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.448 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][1] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.151
= Slack Time                   17.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.448 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.167 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.763 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.519 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][1] | RN ^       | SDFFRQX2M | 1.112 | 0.081 |   2.151 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.448 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.448 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.151
= Slack Time                   17.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.448 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.168 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.763 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.519 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][0] | RN ^       | SDFFRQX2M | 1.113 | 0.080 |   2.151 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.448 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.448 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.151
= Slack Time                   17.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.449 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.168 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.763 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.519 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][3] | RN ^       | SDFFRQX2M | 1.113 | 0.080 |   2.151 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.449 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.449 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.449 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.150
= Slack Time                   17.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.449 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.168 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.764 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.520 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][6] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.150 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.449 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.449 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.449 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.150
= Slack Time                   17.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.449 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.168 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.764 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.520 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][2] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.150 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.449 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.449 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.449 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][7] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.150
= Slack Time                   17.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.449 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.764 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.520 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][7] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.150 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.449 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.449 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.449 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.150
= Slack Time                   17.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.450 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.764 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.520 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][4] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.150 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.450 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.450 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.150
= Slack Time                   17.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.450 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.764 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.520 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][4] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.150 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.450 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.450 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][5] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.150
= Slack Time                   17.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.450 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.764 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.520 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][5] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.150 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.450 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.450 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][5] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.150
= Slack Time                   17.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.450 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.764 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.521 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][5] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.150 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.450 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.450 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.149
= Slack Time                   17.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.450 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.765 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.521 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][0] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.149 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.450 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.450 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.149
= Slack Time                   17.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.450 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.765 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.521 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][6] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.149 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.450 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.450 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][7] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.149
= Slack Time                   17.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.450 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.765 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.521 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][7] | RN ^       | SDFFRQX2M | 1.113 | 0.079 |   2.149 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.450 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.450 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.149
= Slack Time                   17.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.450 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.765 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.521 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][3] | RN ^       | SDFFRQX2M | 1.113 | 0.078 |   2.149 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.450 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.450 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.149
= Slack Time                   17.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.450 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.169 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.765 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.521 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][3] | RN ^       | SDFFRQX2M | 1.113 | 0.078 |   2.149 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.450 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.450 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][1] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.149
= Slack Time                   17.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.451 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.170 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.765 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.521 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][1] | RN ^       | SDFFRQX2M | 1.113 | 0.078 |   2.149 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.451 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.451 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.451 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.149
= Slack Time                   17.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.451 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.170 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.765 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.521 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][2] | RN ^       | SDFFRQX2M | 1.113 | 0.078 |   2.149 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.451 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.451 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.451 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.149
= Slack Time                   17.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.451 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.170 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.765 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.521 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][0] | RN ^       | SDFFRQX2M | 1.113 | 0.078 |   2.149 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.451 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.451 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.451 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.146
= Slack Time                   17.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.453 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.172 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.768 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.524 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][4] | RN ^       | SDFFRQX2M | 1.113 | 0.076 |   2.146 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.453 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.453 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.453 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.575
- Arrival Time                  2.120
= Slack Time                   17.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.455 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.174 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.769 | 
     | FE_OFC3_O_RST2                   | A v -> Y ^ | CLKINVX8M | 1.118 | 0.774 |   2.089 |   19.544 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2] | RN ^       | SDFFSRX1M | 1.118 | 0.031 |   2.120 |   19.575 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.455 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.455 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -17.455 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.575
- Arrival Time                  2.120
= Slack Time                   17.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.455 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.174 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.769 | 
     | FE_OFC3_O_RST2                   | A v -> Y ^ | CLKINVX8M | 1.118 | 0.774 |   2.089 |   19.544 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | RN ^       | SDFFSRX1M | 1.118 | 0.031 |   2.120 |   19.575 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.455 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.455 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -17.455 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.575
- Arrival Time                  2.120
= Slack Time                   17.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.455 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.174 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.770 | 
     | FE_OFC3_O_RST2                   | A v -> Y ^ | CLKINVX8M | 1.118 | 0.774 |   2.089 |   19.544 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | RN ^       | SDFFSRX1M | 1.118 | 0.031 |   2.120 |   19.575 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.455 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.455 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -17.455 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[5][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[5][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.144
= Slack Time                   17.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.455 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.174 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.770 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.526 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][0] | RN ^       | SDFFRQX2M | 1.113 | 0.074 |   2.144 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.455 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.455 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.455 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.144
= Slack Time                   17.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.455 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.174 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.770 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.526 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][2] | RN ^       | SDFFRQX2M | 1.113 | 0.074 |   2.144 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.455 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.455 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.455 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][5] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.144
= Slack Time                   17.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.456 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.175 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.770 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.526 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][5] | RN ^       | SDFFRQX2M | 1.113 | 0.073 |   2.144 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.456 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.456 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.456 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.142
= Slack Time                   17.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.457 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.176 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.772 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.528 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][6] | RN ^       | SDFFRQX2M | 1.113 | 0.072 |   2.142 |   19.599 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.457 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.457 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.457 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U10_SYS_CTRL/\current_state_reg[1] /CK 
Endpoint:   U10_SYS_CTRL/\current_state_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.142
= Slack Time                   17.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   17.457 | 
     | GEN_RST1_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.176 | 
     | FE_OFC0_O_RST2                     | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.772 | 
     | FE_OFC2_O_RST2                     | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.528 | 
     | U10_SYS_CTRL/\current_state_reg[1] | RN ^       | SDFFRQX2M | 1.113 | 0.072 |   2.142 |   19.599 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.457 | 
     | REF_CLK_MUX/U1                     | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.457 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.457 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U2_DATA_SYNC/\sync_bus_reg[0] /CK 
Endpoint:   U2_DATA_SYNC/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.599
- Arrival Time                  2.142
= Slack Time                   17.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   17.457 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.125 | 0.719 |   0.719 |   18.176 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.604 | 0.596 |   1.315 |   18.772 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.110 | 0.756 |   2.071 |   19.528 | 
     | U2_DATA_SYNC/\sync_bus_reg[0] | RN ^       | SDFFRQX2M | 1.113 | 0.072 |   2.142 |   19.599 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.050 |       |   0.000 |  -17.457 | 
     | REF_CLK_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -17.457 | 
     | U2_DATA_SYNC/\sync_bus_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -17.457 | 
     +---------------------------------------------------------------------------------------------+ 

