<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-fs › mach › hwregs › asm › gio_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>gio_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __gio_defs_asm_h</span>
<span class="cp">#define __gio_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/gio/rtl/gio_regs.r</span>
<span class="cm"> *     id:           gio_regs.r,v 1.5 2005/02/04 09:43:21 perz Exp </span>
<span class="cm"> *     last modfied: Mon Apr 11 16:07:47 2005</span>
<span class="cm"> * </span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/gio_defs_asm.h ../../inst/gio/rtl/gio_regs.r</span>
<span class="cm"> *      id: $Id: gio_defs_asm.h,v 1.1 2007/02/13 11:55:30 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_pa_dout, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pa_dout___data___lsb 0</span>
<span class="cp">#define reg_gio_rw_pa_dout___data___width 8</span>
<span class="cp">#define reg_gio_rw_pa_dout_offset 0</span>

<span class="cm">/* Register r_pa_din, scope gio, type r */</span>
<span class="cp">#define reg_gio_r_pa_din___data___lsb 0</span>
<span class="cp">#define reg_gio_r_pa_din___data___width 8</span>
<span class="cp">#define reg_gio_r_pa_din_offset 4</span>

<span class="cm">/* Register rw_pa_oe, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pa_oe___oe___lsb 0</span>
<span class="cp">#define reg_gio_rw_pa_oe___oe___width 8</span>
<span class="cp">#define reg_gio_rw_pa_oe_offset 8</span>

<span class="cm">/* Register rw_intr_cfg, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa0___lsb 0</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa0___width 3</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa1___lsb 3</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa1___width 3</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa2___lsb 6</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa2___width 3</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa3___lsb 9</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa3___width 3</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa4___lsb 12</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa4___width 3</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa5___lsb 15</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa5___width 3</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa6___lsb 18</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa6___width 3</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa7___lsb 21</span>
<span class="cp">#define reg_gio_rw_intr_cfg___pa7___width 3</span>
<span class="cp">#define reg_gio_rw_intr_cfg_offset 12</span>

<span class="cm">/* Register rw_intr_mask, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa0___lsb 0</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa0___width 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa0___bit 0</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa1___lsb 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa1___width 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa1___bit 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa2___lsb 2</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa2___width 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa2___bit 2</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa3___lsb 3</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa3___width 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa3___bit 3</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa4___lsb 4</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa4___width 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa4___bit 4</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa5___lsb 5</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa5___width 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa5___bit 5</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa6___lsb 6</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa6___width 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa6___bit 6</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa7___lsb 7</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa7___width 1</span>
<span class="cp">#define reg_gio_rw_intr_mask___pa7___bit 7</span>
<span class="cp">#define reg_gio_rw_intr_mask_offset 16</span>

<span class="cm">/* Register rw_ack_intr, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa0___lsb 0</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa0___width 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa0___bit 0</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa1___lsb 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa1___width 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa1___bit 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa2___lsb 2</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa2___width 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa2___bit 2</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa3___lsb 3</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa3___width 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa3___bit 3</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa4___lsb 4</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa4___width 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa4___bit 4</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa5___lsb 5</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa5___width 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa5___bit 5</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa6___lsb 6</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa6___width 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa6___bit 6</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa7___lsb 7</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa7___width 1</span>
<span class="cp">#define reg_gio_rw_ack_intr___pa7___bit 7</span>
<span class="cp">#define reg_gio_rw_ack_intr_offset 20</span>

<span class="cm">/* Register r_intr, scope gio, type r */</span>
<span class="cp">#define reg_gio_r_intr___pa0___lsb 0</span>
<span class="cp">#define reg_gio_r_intr___pa0___width 1</span>
<span class="cp">#define reg_gio_r_intr___pa0___bit 0</span>
<span class="cp">#define reg_gio_r_intr___pa1___lsb 1</span>
<span class="cp">#define reg_gio_r_intr___pa1___width 1</span>
<span class="cp">#define reg_gio_r_intr___pa1___bit 1</span>
<span class="cp">#define reg_gio_r_intr___pa2___lsb 2</span>
<span class="cp">#define reg_gio_r_intr___pa2___width 1</span>
<span class="cp">#define reg_gio_r_intr___pa2___bit 2</span>
<span class="cp">#define reg_gio_r_intr___pa3___lsb 3</span>
<span class="cp">#define reg_gio_r_intr___pa3___width 1</span>
<span class="cp">#define reg_gio_r_intr___pa3___bit 3</span>
<span class="cp">#define reg_gio_r_intr___pa4___lsb 4</span>
<span class="cp">#define reg_gio_r_intr___pa4___width 1</span>
<span class="cp">#define reg_gio_r_intr___pa4___bit 4</span>
<span class="cp">#define reg_gio_r_intr___pa5___lsb 5</span>
<span class="cp">#define reg_gio_r_intr___pa5___width 1</span>
<span class="cp">#define reg_gio_r_intr___pa5___bit 5</span>
<span class="cp">#define reg_gio_r_intr___pa6___lsb 6</span>
<span class="cp">#define reg_gio_r_intr___pa6___width 1</span>
<span class="cp">#define reg_gio_r_intr___pa6___bit 6</span>
<span class="cp">#define reg_gio_r_intr___pa7___lsb 7</span>
<span class="cp">#define reg_gio_r_intr___pa7___width 1</span>
<span class="cp">#define reg_gio_r_intr___pa7___bit 7</span>
<span class="cp">#define reg_gio_r_intr_offset 24</span>

<span class="cm">/* Register r_masked_intr, scope gio, type r */</span>
<span class="cp">#define reg_gio_r_masked_intr___pa0___lsb 0</span>
<span class="cp">#define reg_gio_r_masked_intr___pa0___width 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa0___bit 0</span>
<span class="cp">#define reg_gio_r_masked_intr___pa1___lsb 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa1___width 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa1___bit 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa2___lsb 2</span>
<span class="cp">#define reg_gio_r_masked_intr___pa2___width 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa2___bit 2</span>
<span class="cp">#define reg_gio_r_masked_intr___pa3___lsb 3</span>
<span class="cp">#define reg_gio_r_masked_intr___pa3___width 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa3___bit 3</span>
<span class="cp">#define reg_gio_r_masked_intr___pa4___lsb 4</span>
<span class="cp">#define reg_gio_r_masked_intr___pa4___width 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa4___bit 4</span>
<span class="cp">#define reg_gio_r_masked_intr___pa5___lsb 5</span>
<span class="cp">#define reg_gio_r_masked_intr___pa5___width 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa5___bit 5</span>
<span class="cp">#define reg_gio_r_masked_intr___pa6___lsb 6</span>
<span class="cp">#define reg_gio_r_masked_intr___pa6___width 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa6___bit 6</span>
<span class="cp">#define reg_gio_r_masked_intr___pa7___lsb 7</span>
<span class="cp">#define reg_gio_r_masked_intr___pa7___width 1</span>
<span class="cp">#define reg_gio_r_masked_intr___pa7___bit 7</span>
<span class="cp">#define reg_gio_r_masked_intr_offset 28</span>

<span class="cm">/* Register rw_pb_dout, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pb_dout___data___lsb 0</span>
<span class="cp">#define reg_gio_rw_pb_dout___data___width 18</span>
<span class="cp">#define reg_gio_rw_pb_dout_offset 32</span>

<span class="cm">/* Register r_pb_din, scope gio, type r */</span>
<span class="cp">#define reg_gio_r_pb_din___data___lsb 0</span>
<span class="cp">#define reg_gio_r_pb_din___data___width 18</span>
<span class="cp">#define reg_gio_r_pb_din_offset 36</span>

<span class="cm">/* Register rw_pb_oe, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pb_oe___oe___lsb 0</span>
<span class="cp">#define reg_gio_rw_pb_oe___oe___width 18</span>
<span class="cp">#define reg_gio_rw_pb_oe_offset 40</span>

<span class="cm">/* Register rw_pc_dout, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pc_dout___data___lsb 0</span>
<span class="cp">#define reg_gio_rw_pc_dout___data___width 18</span>
<span class="cp">#define reg_gio_rw_pc_dout_offset 48</span>

<span class="cm">/* Register r_pc_din, scope gio, type r */</span>
<span class="cp">#define reg_gio_r_pc_din___data___lsb 0</span>
<span class="cp">#define reg_gio_r_pc_din___data___width 18</span>
<span class="cp">#define reg_gio_r_pc_din_offset 52</span>

<span class="cm">/* Register rw_pc_oe, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pc_oe___oe___lsb 0</span>
<span class="cp">#define reg_gio_rw_pc_oe___oe___width 18</span>
<span class="cp">#define reg_gio_rw_pc_oe_offset 56</span>

<span class="cm">/* Register rw_pd_dout, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pd_dout___data___lsb 0</span>
<span class="cp">#define reg_gio_rw_pd_dout___data___width 18</span>
<span class="cp">#define reg_gio_rw_pd_dout_offset 64</span>

<span class="cm">/* Register r_pd_din, scope gio, type r */</span>
<span class="cp">#define reg_gio_r_pd_din___data___lsb 0</span>
<span class="cp">#define reg_gio_r_pd_din___data___width 18</span>
<span class="cp">#define reg_gio_r_pd_din_offset 68</span>

<span class="cm">/* Register rw_pd_oe, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pd_oe___oe___lsb 0</span>
<span class="cp">#define reg_gio_rw_pd_oe___oe___width 18</span>
<span class="cp">#define reg_gio_rw_pd_oe_offset 72</span>

<span class="cm">/* Register rw_pe_dout, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pe_dout___data___lsb 0</span>
<span class="cp">#define reg_gio_rw_pe_dout___data___width 18</span>
<span class="cp">#define reg_gio_rw_pe_dout_offset 80</span>

<span class="cm">/* Register r_pe_din, scope gio, type r */</span>
<span class="cp">#define reg_gio_r_pe_din___data___lsb 0</span>
<span class="cp">#define reg_gio_r_pe_din___data___width 18</span>
<span class="cp">#define reg_gio_r_pe_din_offset 84</span>

<span class="cm">/* Register rw_pe_oe, scope gio, type rw */</span>
<span class="cp">#define reg_gio_rw_pe_oe___oe___lsb 0</span>
<span class="cp">#define reg_gio_rw_pe_oe___oe___width 18</span>
<span class="cp">#define reg_gio_rw_pe_oe_offset 88</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_gio_anyedge                          0x00000007</span>
<span class="cp">#define regk_gio_hi                               0x00000001</span>
<span class="cp">#define regk_gio_lo                               0x00000002</span>
<span class="cp">#define regk_gio_negedge                          0x00000006</span>
<span class="cp">#define regk_gio_no                               0x00000000</span>
<span class="cp">#define regk_gio_off                              0x00000000</span>
<span class="cp">#define regk_gio_posedge                          0x00000005</span>
<span class="cp">#define regk_gio_rw_intr_cfg_default              0x00000000</span>
<span class="cp">#define regk_gio_rw_intr_mask_default             0x00000000</span>
<span class="cp">#define regk_gio_rw_pa_oe_default                 0x00000000</span>
<span class="cp">#define regk_gio_rw_pb_oe_default                 0x00000000</span>
<span class="cp">#define regk_gio_rw_pc_oe_default                 0x00000000</span>
<span class="cp">#define regk_gio_rw_pd_oe_default                 0x00000000</span>
<span class="cp">#define regk_gio_rw_pe_oe_default                 0x00000000</span>
<span class="cp">#define regk_gio_set                              0x00000003</span>
<span class="cp">#define regk_gio_yes                              0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __gio_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
