---
layout: default
title: "ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ2001å¹´ï¼‰"
---

---

# ğŸ“˜ ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ2001å¹´ï¼‰  
*Edusemi-Plus/archive/in2001/VSRAM_2001.md*  
**æœ€çµ‚æ›´æ–° / Last Update: 2025-07-28**

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-Plus/archive/#license)

---

## ğŸ§­ æ¦‚è¦ / Overview

**æ—¥æœ¬èª**  
æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã¯ã€2001å¹´ã«é‡ç”£ã•ã‚ŒãŸ **ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰** ã®æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ã§ã‚ã‚‹ã€‚  
**0.25Î¼mä¸–ä»£ã®64M DRAMï¼ˆç¬¬3ä¸–ä»£ï¼‰ãƒ—ãƒ­ã‚»ã‚¹**ã‚’ãã®ã¾ã¾æµç”¨ã—ã€å†…éƒ¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åˆ¶å¾¡ã«ã‚ˆã£ã¦SRAMçš„ã«å‹•ä½œã€‚  
ã“ã® **ã‚¨ãƒ—ã‚½ãƒ³è£½VSRAM** ã¨ **ã‚·ãƒ£ãƒ¼ãƒ—è£½Flash** ã‚’çµ„ã¿åˆã‚ã›ãŸãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒ¡ãƒ¢ãƒªã«ã‚ˆã‚Šã€ä¸–ç•Œåˆã® **ã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±** ãŒå®Ÿç¾ã—ãŸã€‚  

**English**  
This document archives the technology of a **pseudo-SRAM (VSRAM)** product mass-produced in 2001.  
It was based directly on the **0.25 Âµm 64M DRAM (3rd generation) process**, using internal refresh logic to function like SRAM.  
The combination of **Epsonâ€™s VSRAM** and **Sharpâ€™s Flash** hybrid memory enabled the worldâ€™s **first camera-equipped mobile phone**.

---

> âš ï¸ **å…è²¬äº‹é … / Disclaimer**  
> **æ—¥æœ¬èª**ï¼šæœ¬VSRAMæŠ€è¡“ã¯2001å¹´ã«é‡ç”£ã•ã‚ŒãŸã‚‚ã®ã§ã€2000å¹´ä»£å‰åŠã«ç”Ÿç”£çµ‚äº†ã€‚å¾Œç¶šé–‹ç™ºã¯è¡Œã‚ã‚Œãšã€ç¾è¡Œã®äº‹æ¥­æ©Ÿå¯†ã‚„è¨­è¨ˆæƒ…å ±ã¯å«ã¾ã‚Œã¦ã„ãªã„ãŸã‚ã€æ•™è‚²ãƒ»æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ç›®çš„ã§ã®å…¬é–‹ã«æ”¯éšœã¯ãªã„ã€‚  
> **English**: The VSRAM technology documented here was mass-produced in 2001 and discontinued in the early 2000s. No further internal development was pursued. This archive contains no current proprietary information and is released solely for educational and historical purposes.

---

## 1ï¸âƒ£ åŸºæœ¬æ§‹æˆã¨ç‰¹å¾´ / Architecture and Features

| è¦ç´  / Item | å†…å®¹ / Details |
|-------------|----------------|
| ãƒ—ãƒ­ã‚»ã‚¹æµç”¨ / Process Reuse | **0.25 Âµm 64M DRAM Gen3ã‚»ãƒ«æ§‹é€ ã‚’æµç”¨**<br>*Direct reuse of 0.25 Âµm 64M DRAM Gen3 cell structure* |
| ç–‘ä¼¼SRAMå‹•ä½œ / Pseudo-SRAM Function | **å†…éƒ¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åˆ¶å¾¡ã§SRAMå‹•ä½œã‚’å®Ÿç¾**<br>*SRAM-like operation via internal refresh logic* |
| ãƒ¢ãƒã‚¤ãƒ«ä»•æ§˜ / Mobile Features | ãƒ»ä½æ¶ˆè²»é›»åŠ›è¨­è¨ˆ<br>ãƒ»**æ¨™æº–80 Â°Cä¿è¨¼ã‚’90 Â°Cã«æ‹¡å¼µ**<br>*Low power design, extended temperature range from standard 80 Â°C DRAM spec to 90 Â°C* |
| æ¡ç”¨å®Ÿç¸¾ / Adoption | ä¸–ç•Œåˆã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±ï¼ˆSHARPè£½ï¼‰<br>*Adopted in SHARPâ€™s first camera phone* |

---

## 2ï¸âƒ£ åˆæœŸé‡ç”£ã®èª²é¡Œã¨å¯¾ç­– / Startup Challenges and Solutions

### 2.1 ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯ï¼ˆé«˜æ¸©ãƒ»é•·é–“éš”ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ï¼‰  
**Pause Refresh Failures under High Temp / Extended Interval**

| è¦ç´  / Item | å†…å®¹ / Details |
|-------------|----------------|
| å•é¡Œ / Problem | **90 Â°Cå‹•ä½œï¼ˆæ¨™æº–80 Â°Cè¶…ï¼‰**ã§ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥æ™‚ã«ä¿æŒä¸è¶³ç™ºç”Ÿã€‚ä¸»å› ã¯**ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯å¢—åŠ **ã€‚<br>*At 90 Â°C operation, pause refresh retention failure occurred due to increased junction leakage.* |

**å¯¾ç­– / Countermeasures**

| åŒºåˆ† / Category | å¯¾ç­– / Measure | èª¬æ˜ / Description |
|----------------|----------------|--------------------|
| ãƒ—ãƒ­ã‚»ã‚¹å¯¾ç­– / Process | **HFæ´—æµ„å›æ•°ã®æœ€å°åŒ–**ï¼ˆWSAå¾Œã®é…¸åŒ–è†œä¿æŒï¼‰<br>*Minimized HF cleaning post-WSA to preserve oxide* | SNã‚³ãƒ³ã‚¿ã‚¯ãƒˆéƒ¨ã®é…¸åŒ–è†œè–„åŒ–ã‚’é˜²ãã€ãƒªãƒ¼ã‚¯ã‚’ä½æ¸›ã€‚<br>*Prevented oxide thinning at SN contacts, reducing leakage.* |
| é›»æ°—è¨­å®š / Electrical | **ãƒãƒƒã‚¯ãƒã‚¤ã‚¢ã‚¹å¼·åŒ–ï¼ˆVbs: âˆ’1V â†’ âˆ’3Vï¼‰**<br>*Increased back-bias from âˆ’1 V to âˆ’3 V* | è² ãƒã‚¤ã‚¢ã‚¹å¼·åŒ–ã§ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯æŠ‘åˆ¶ã€‚<br>*Reduced junction leakage via stronger negative body bias.* |

> ğŸ”— ã“ã®ä¸è‰¯ãƒ¢ãƒ¼ãƒ‰ã¯ [Bin5: Pause Refresh Fail](../in1998/dram_wafer_test_binclass_0.25um.md) ã«å¯¾å¿œã€‚  
> This failure mode corresponds to [Bin5: Pause Refresh Fail](../in1998/dram_wafer_test_binclass_0.25um.md).

---

### 2.2 ãƒ‡ã‚£ã‚¹ã‚¿ãƒ¼ãƒ–ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯  
**Disturb Refresh Failures**

| è¦ç´  / Item | å†…å®¹ / Details |
|-------------|----------------|
| å•é¡Œ / Problem | 0.25 Âµmã®Short Channel Effectã«ã‚ˆã‚Šã‚»ãƒ«åè»¢ï¼ˆDisturbï¼‰ç™ºç”Ÿã€‚80 Â°Cã§ã¯å•é¡ŒåŒ–ã›ãšã€90 Â°Cä¿è¨¼ã§ãƒªãƒ¼ã‚¯å¢—å¤§ã€‚<br>*Short-channel effect at 0.25 Âµm caused cell disturb under 90 Â°C condition, not significant at 80 Â°C.* |
| å¯¾ç­– / Countermeasure | ã‚²ãƒ¼ãƒˆCDä¸­å¿ƒå€¤ç®¡ç†ã‚’å¼·åŒ–ã—ã€ã‚»ãƒ«é–“ãƒªãƒ¼ã‚¯ã°ã‚‰ã¤ãã‚’æŠ‘åˆ¶ã€‚<br>*Tightened gate CD centering to minimize variation-induced leakage.* |

> ğŸ”— ã“ã®ä¸è‰¯ãƒ¢ãƒ¼ãƒ‰ã¯ [Bin6: Disturb Refresh Fail](../in1998/dram_wafer_test_binclass_0.25um.md) ã«å¯¾å¿œã€‚  
> This failure mode corresponds to [Bin6: Disturb Refresh Fail](../in1998/dram_wafer_test_binclass_0.25um.md).

---

## 3ï¸âƒ£ æ¬¡ä¸–ä»£VSRAMæ¤œè¨ã¨ä¸æ¡ç”¨åˆ¤æ–­ / Next-Gen VSRAM Evaluation and Rejection

### 3.1 NANYA / æ±èŠãƒ—ãƒ­ã‚»ã‚¹ 0.18 Âµm VSRAM

| è¦ç´  / Item | å†…å®¹ / Details |
|-------------|----------------|
| è©•ä¾¡å¯¾è±¡ / Target | NANYAè£½ 0.18 Âµm DRAMï¼ˆæ±èŠãƒ—ãƒ­ã‚»ã‚¹ï¼‰<br>*NANYA/Toshiba 0.18 Âµm DRAM process* |
| å•é¡Œç‚¹ / Issues | ãƒ»ãƒˆãƒ¬ãƒ³ãƒã‚­ãƒ£ãƒ‘ã‚·ã‚¿ã§ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³é¢ç©å¢—å¤§<br>ãƒ»90 Â°Cä¿æŒä¸è¶³<br>*Trench capacitor increased junction area; insufficient retention at 90 Â°C* |
| çµæœ / Result | ä¿æŒåŠ›ä¸è¶³ã«ã‚ˆã‚Šæ¡ç”¨è¦‹é€ã‚Š<br>*Rejected due to insufficient retention for mobile spec* |

---

### 3.2 Mosys 1T-SRAMè©•ä¾¡ï¼ˆå‚è€ƒï¼‰  
**MoSys 1T-SRAM Evaluation (Reference)**

| è¦ç´  / Item | å†…å®¹ / Details |
|-------------|----------------|
| è©•ä¾¡å¯¾è±¡ / Target | Mosysè£½ 1T-SRAMãƒã‚¯ãƒ­<br>*MoSys 1T-SRAM macro* |
| ãƒ—ãƒ­ã‚»ã‚¹ / Process | 0.18 Âµm ãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹<br>*0.18 Âµm logic process* |
| ç‰¹å¾´ / Features | ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è¦ãƒ»DRAMã‚»ãƒ«ä¸è¦<br>*No refresh required, no DRAM cell* |
| è©•ä¾¡çŠ¶æ³ / Status | ç­†è€…ãŒä»–æ¥­å‹™ï¼ˆé«˜è€åœ§ã‚¤ãƒ³ãƒ†ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ï¼‰ã§æœªå®Œäº†<br>*Evaluation not completed due to other assignments* |
| è£œè¶³ / Supplement | ğŸ“„ [`MoSys_1T_SRAM_Links.md`](./MoSys_1T_SRAM_Links.md) â€” å¤–éƒ¨è³‡æ–™ãƒªãƒ³ã‚¯é›†<br>*External reference collection* |

---

## ğŸ”® å°†æ¥å±•æœ› / Future Perspective

**æ—¥æœ¬èª**  
2001å¹´ã« **VSRAMï¼‹Flash** ã®ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãŒã€Œä¸–ç•Œåˆã®ã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±ã€ã‚’å®Ÿç¾ã—ãŸã‚ˆã†ã«ã€  
ä»Šå¾Œã¯ **HBMï¼‹FeRAM** ã«ã‚ˆã‚‹ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãŒãƒ¢ãƒã‚¤ãƒ«ï¼ã‚¨ãƒƒã‚¸AIã®ç¾å®Ÿè§£ã¨ãªã‚Šã€  
ã•ã‚‰ã«ã‚¢ãƒ‰ãƒãƒ³ã‚¹ãƒˆå½¢æ…‹ã¨ã—ã¦ **HBMï¼‹FeFET** ãŒç™»å ´ã™ã‚‹ã“ã¨ã§ã€  
ä½æ¶ˆè²»ãƒ»instant resumeãƒ»é«˜å¸¯åŸŸã‚’å…¼ã­å‚™ãˆãŸ **ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AIæ™‚ä»£** ãŒåˆ°æ¥ã™ã‚‹ã¨è€ƒãˆã‚‰ã‚Œã‚‹ã€‚  

**English**  
Just as the **VSRAM + Flash** hybrid enabled the first â€œcamera phoneâ€ in 2001,  
the **HBM + FeRAM** hybrid will serve as todayâ€™s practical solution for mobile/edge AI.  
Looking forward, an **HBM + FeFET** hybrid will emerge as the advanced option,  
combining persistence, instant resume, and high bandwidth to enable the next era of **mobile edge AI**.  

---

### ğŸ“Š ãƒ¡ãƒ¢ãƒªæŠ€è¡“ã®é€²åŒ–ã‚¤ãƒ¡ãƒ¼ã‚¸ / Evolution of Hybrid Memory

ä¸Šæ®µã¯ã€Œæ™‚é–“è»¸ã§ã®æŠ€è¡“é€²åŒ–ã€ã€ä¸‹æ®µã¯ã€Œå°†æ¥æƒ³å®šã•ã‚Œã‚‹ãƒ¡ãƒ¢ãƒªéšå±¤æ§‹æˆã€ã‚’ç¤ºã™ã€‚

```mermaid
timeline
    title Hybrid Memory Evolution
    2001 : VSRAM + Flash â†’ Camera Phone
    2025 : HBM + FeRAM â†’ Practical Mobile Edge AI
    Future : HBM + FeFET â†’ Advanced Mobile Edge AI
    Option : 3D NAND â†’ Large model / log storage
```
```mermaid
flowchart TD
    CPU["CPU / Cache (SRAM/MRAM)"]
    HBM["HBM (High Bandwidth, volatile)"]
    FeRAM["FeRAM (Non-volatile, practical tier)"]
    FeFET["FeFET (Advanced, high density, non-destructive)"]
    NAND["3D NAND (Optional, large model / log storage)"]

    CPU --> HBM --> FeRAM --> NAND
    HBM --> FeFET
```

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

### ğŸ“‚ 64M DRAM ç«‹ã¡ä¸Šã’æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ1998å¹´ï¼‰  
ğŸ“„ [DRAM_Startup_64M_1998.md](https://samizo-aitl.github.io/Edusemi-Plus/archive/in1998/DRAM_Startup_64M_1998/)  

- 64M DRAMï¼ˆç¬¬3ä¸–ä»£ / 0.25 Âµmï¼‰ã®é‡ç”£ç«‹ã¡ä¸Šã’è¨˜éŒ²ã€‚  
  ãƒ—ãƒ­ã‚»ã‚¹æ¡ä»¶å±•é–‹ã€ä¸è‰¯è§£æï¼ˆPause Refreshï¼‰ã€ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œãƒ€ãƒ¡ãƒ¼ã‚¸å¯¾ç­–ãªã©ã‚’åéŒ²ã€‚  
- *Startup record of 64M DRAM (3rd Gen / 0.25 Âµm), including process deployment, pause refresh failure analysis, and gate oxide damage mitigation.*  

### ğŸ“— LPDDR+FeRAMï¼ˆãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AIï¼‰  
ğŸ“„ [1_6_lpddr_feram.md](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/1_6_lpddr_feram.html)  

- LPDDR ã¨ FeRAM ã‚’çµ±åˆã—ãŸãƒ¢ãƒã‚¤ãƒ«/ã‚¨ãƒƒã‚¸AIå‘ã‘ãƒ¡ãƒ¢ãƒªã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã€‚  
  FEMè§£æã‚„æ™‚ç³»åˆ—ã‚·ãƒ¼ã‚±ãƒ³ã‚¹ã‚’å«ã¿ã€SystemDKï¼ˆç¬¬2aç« ï¼‰ã¨é€£æºã™ã‚‹è¨­è¨ˆä¾‹ã€‚  
- *Hybrid memory (LPDDR + FeRAM) for Mobile/Edge AI, including FEM analysis and sequence of operations.*  

### ğŸ’¾ HBM+FeRAMï¼ˆãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AIï¼‰  
ğŸ“„ [hbm_feram.md](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/hbm_feram.html)  

- **HBM** ã®åºƒå¸¯åŸŸã¨ **FeRAM** ã®ä¸æ®ç™ºæ€§ã‚’çµ„ã¿åˆã‚ã›ã€  
  **ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AI** ã®ãŸã‚ã®çµ±åˆãƒ¡ãƒ¢ãƒªæ§‹æˆã‚’è§£èª¬ã€‚  
- *Combines high bandwidth of HBM with non-volatility of FeRAM, proposing an integrated memory architecture for mobile edge AI.*  
