

================================================================
== Vivado HLS Report for 'jacobi2d_kernel_entry118311'
================================================================
* Date:           Tue Jun 16 20:47:23 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        jacobi2d_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     1.215|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|        2|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|      126|    -|
|Register         |        -|      -|        3|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|        3|      128|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |coalesced_data_num_out1_blk_n  |   9|          2|    1|          2|
    |coalesced_data_num_out2_blk_n  |   9|          2|    1|          2|
    |coalesced_data_num_out3_blk_n  |   9|          2|    1|          2|
    |coalesced_data_num_out_blk_n   |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    |var_input_0_0_V_out_blk_n      |   9|          2|    1|          2|
    |var_input_0_1_V_out_blk_n      |   9|          2|    1|          2|
    |var_input_0_2_V_out_blk_n      |   9|          2|    1|          2|
    |var_input_0_3_V_out_blk_n      |   9|          2|    1|          2|
    |var_output_0_0_V_out_blk_n     |   9|          2|    1|          2|
    |var_output_0_1_V_out_blk_n     |   9|          2|    1|          2|
    |var_output_0_2_V_out_blk_n     |   9|          2|    1|          2|
    |var_output_0_3_V_out_blk_n     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 126|         28|   14|         28|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|ap_done                         | out |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|start_out                       | out |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|start_write                     | out |    1| ap_ctrl_hs | jacobi2d_kernel.entry118311 | return value |
|coalesced_data_num              |  in |   64|   ap_none  |      coalesced_data_num     |    scalar    |
|coalesced_data_num_out_din      | out |   64|   ap_fifo  |    coalesced_data_num_out   |    pointer   |
|coalesced_data_num_out_full_n   |  in |    1|   ap_fifo  |    coalesced_data_num_out   |    pointer   |
|coalesced_data_num_out_write    | out |    1|   ap_fifo  |    coalesced_data_num_out   |    pointer   |
|coalesced_data_num_out1_din     | out |   64|   ap_fifo  |   coalesced_data_num_out1   |    pointer   |
|coalesced_data_num_out1_full_n  |  in |    1|   ap_fifo  |   coalesced_data_num_out1   |    pointer   |
|coalesced_data_num_out1_write   | out |    1|   ap_fifo  |   coalesced_data_num_out1   |    pointer   |
|coalesced_data_num_out2_din     | out |   64|   ap_fifo  |   coalesced_data_num_out2   |    pointer   |
|coalesced_data_num_out2_full_n  |  in |    1|   ap_fifo  |   coalesced_data_num_out2   |    pointer   |
|coalesced_data_num_out2_write   | out |    1|   ap_fifo  |   coalesced_data_num_out2   |    pointer   |
|coalesced_data_num_out3_din     | out |   64|   ap_fifo  |   coalesced_data_num_out3   |    pointer   |
|coalesced_data_num_out3_full_n  |  in |    1|   ap_fifo  |   coalesced_data_num_out3   |    pointer   |
|coalesced_data_num_out3_write   | out |    1|   ap_fifo  |   coalesced_data_num_out3   |    pointer   |
|var_output_0_0_V                |  in |   32|   ap_none  |       var_output_0_0_V      |    scalar    |
|var_output_0_1_V                |  in |   32|   ap_none  |       var_output_0_1_V      |    scalar    |
|var_output_0_2_V                |  in |   32|   ap_none  |       var_output_0_2_V      |    scalar    |
|var_output_0_3_V                |  in |   32|   ap_none  |       var_output_0_3_V      |    scalar    |
|var_input_0_0_V                 |  in |   32|   ap_none  |       var_input_0_0_V       |    scalar    |
|var_input_0_1_V                 |  in |   32|   ap_none  |       var_input_0_1_V       |    scalar    |
|var_input_0_2_V                 |  in |   32|   ap_none  |       var_input_0_2_V       |    scalar    |
|var_input_0_3_V                 |  in |   32|   ap_none  |       var_input_0_3_V       |    scalar    |
|var_output_0_0_V_out_din        | out |   32|   ap_fifo  |     var_output_0_0_V_out    |    pointer   |
|var_output_0_0_V_out_full_n     |  in |    1|   ap_fifo  |     var_output_0_0_V_out    |    pointer   |
|var_output_0_0_V_out_write      | out |    1|   ap_fifo  |     var_output_0_0_V_out    |    pointer   |
|var_output_0_1_V_out_din        | out |   32|   ap_fifo  |     var_output_0_1_V_out    |    pointer   |
|var_output_0_1_V_out_full_n     |  in |    1|   ap_fifo  |     var_output_0_1_V_out    |    pointer   |
|var_output_0_1_V_out_write      | out |    1|   ap_fifo  |     var_output_0_1_V_out    |    pointer   |
|var_output_0_2_V_out_din        | out |   32|   ap_fifo  |     var_output_0_2_V_out    |    pointer   |
|var_output_0_2_V_out_full_n     |  in |    1|   ap_fifo  |     var_output_0_2_V_out    |    pointer   |
|var_output_0_2_V_out_write      | out |    1|   ap_fifo  |     var_output_0_2_V_out    |    pointer   |
|var_output_0_3_V_out_din        | out |   32|   ap_fifo  |     var_output_0_3_V_out    |    pointer   |
|var_output_0_3_V_out_full_n     |  in |    1|   ap_fifo  |     var_output_0_3_V_out    |    pointer   |
|var_output_0_3_V_out_write      | out |    1|   ap_fifo  |     var_output_0_3_V_out    |    pointer   |
|var_input_0_0_V_out_din         | out |   32|   ap_fifo  |     var_input_0_0_V_out     |    pointer   |
|var_input_0_0_V_out_full_n      |  in |    1|   ap_fifo  |     var_input_0_0_V_out     |    pointer   |
|var_input_0_0_V_out_write       | out |    1|   ap_fifo  |     var_input_0_0_V_out     |    pointer   |
|var_input_0_1_V_out_din         | out |   32|   ap_fifo  |     var_input_0_1_V_out     |    pointer   |
|var_input_0_1_V_out_full_n      |  in |    1|   ap_fifo  |     var_input_0_1_V_out     |    pointer   |
|var_input_0_1_V_out_write       | out |    1|   ap_fifo  |     var_input_0_1_V_out     |    pointer   |
|var_input_0_2_V_out_din         | out |   32|   ap_fifo  |     var_input_0_2_V_out     |    pointer   |
|var_input_0_2_V_out_full_n      |  in |    1|   ap_fifo  |     var_input_0_2_V_out     |    pointer   |
|var_input_0_2_V_out_write       | out |    1|   ap_fifo  |     var_input_0_2_V_out     |    pointer   |
|var_input_0_3_V_out_din         | out |   32|   ap_fifo  |     var_input_0_3_V_out     |    pointer   |
|var_input_0_3_V_out_full_n      |  in |    1|   ap_fifo  |     var_input_0_3_V_out     |    pointer   |
|var_input_0_3_V_out_write       | out |    1|   ap_fifo  |     var_input_0_3_V_out     |    pointer   |
+--------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1185, i32 0, i32 0, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187, [1 x i8]* @p_str1188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1189, [1 x i8]* @p_str1190)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1185, i32 0, i32 0, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187, [1 x i8]* @p_str1188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1189, [1 x i8]* @p_str1190)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1191, i32 0, i32 0, [1 x i8]* @p_str1192, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1195, [1 x i8]* @p_str1196)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1191, i32 0, i32 0, [1 x i8]* @p_str1192, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1195, [1 x i8]* @p_str1196)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1197, i32 0, i32 0, [1 x i8]* @p_str1198, [1 x i8]* @p_str1199, [1 x i8]* @p_str1200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1201, [1 x i8]* @p_str1202)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1197, i32 0, i32 0, [1 x i8]* @p_str1198, [1 x i8]* @p_str1199, [1 x i8]* @p_str1200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1201, [1 x i8]* @p_str1202)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1203, i32 0, i32 0, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, [1 x i8]* @p_str1206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1203, i32 0, i32 0, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, [1 x i8]* @p_str1206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %var_output_0_0_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1175, i32 0, i32 0, [1 x i8]* @p_str1176, [1 x i8]* @p_str1177, [1 x i8]* @p_str1178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1179, [1 x i8]* @p_str1180)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%var_input_0_3_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %var_input_0_3_V)"   --->   Operation 11 'read' 'var_input_0_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%var_input_0_2_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %var_input_0_2_V)"   --->   Operation 12 'read' 'var_input_0_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%var_input_0_1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %var_input_0_1_V)"   --->   Operation 13 'read' 'var_input_0_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%var_input_0_0_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %var_input_0_0_V)"   --->   Operation 14 'read' 'var_input_0_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%var_output_0_3_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %var_output_0_3_V)"   --->   Operation 15 'read' 'var_output_0_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%var_output_0_2_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %var_output_0_2_V)"   --->   Operation 16 'read' 'var_output_0_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%var_output_0_1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %var_output_0_1_V)"   --->   Operation 17 'read' 'var_output_0_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%var_output_0_0_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %var_output_0_0_V)"   --->   Operation 18 'read' 'var_output_0_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%coalesced_data_num_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %coalesced_data_num)"   --->   Operation 19 'read' 'coalesced_data_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %var_output_0_0_V_out, i32 %var_output_0_0_V_read)"   --->   Operation 20 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %var_output_0_1_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1181, i32 0, i32 0, [1 x i8]* @p_str1182, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1237, [1 x i8]* @p_str1257)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %var_output_0_1_V_out, i32 %var_output_0_1_V_read)"   --->   Operation 22 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %var_output_0_2_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1264, i32 0, i32 0, [1 x i8]* @p_str1271, [1 x i8]* @p_str1278, [1 x i8]* @p_str1337, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1344, [1 x i8]* @p_str1351)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %var_output_0_2_V_out, i32 %var_output_0_2_V_read)"   --->   Operation 24 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %var_output_0_3_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1358, i32 0, i32 0, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366, [1 x i8]* @p_str1367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1368, [1 x i8]* @p_str1369)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %var_output_0_3_V_out, i32 %var_output_0_3_V_read)"   --->   Operation 26 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %var_input_0_0_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1370, i32 0, i32 0, [1 x i8]* @p_str1371, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1374, [1 x i8]* @p_str1375)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %var_input_0_0_V_out, i32 %var_input_0_0_V_read)"   --->   Operation 28 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %var_input_0_1_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1376, i32 0, i32 0, [1 x i8]* @p_str1377, [1 x i8]* @p_str1378, [1 x i8]* @p_str1379, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1380, [1 x i8]* @p_str1381)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %var_input_0_1_V_out, i32 %var_input_0_1_V_read)"   --->   Operation 30 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %var_input_0_2_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1382, i32 0, i32 0, [1 x i8]* @p_str1383, [1 x i8]* @p_str1384, [1 x i8]* @p_str1385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1386, [1 x i8]* @p_str1387)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %var_input_0_2_V_out, i32 %var_input_0_2_V_read)"   --->   Operation 32 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %var_input_0_3_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1388, i32 0, i32 0, [1 x i8]* @p_str1389, [1 x i8]* @p_str1390, [1 x i8]* @p_str1391, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1392, [1 x i8]* @p_str1393)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %var_input_0_3_V_out, i32 %var_input_0_3_V_read)"   --->   Operation 34 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1185, i32 0, i32 0, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187, [1 x i8]* @p_str1188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1189, [1 x i8]* @p_str1190)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1191, i32 0, i32 0, [1 x i8]* @p_str1192, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1195, [1 x i8]* @p_str1196)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1197, i32 0, i32 0, [1 x i8]* @p_str1198, [1 x i8]* @p_str1199, [1 x i8]* @p_str1200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1201, [1 x i8]* @p_str1202)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1203, i32 0, i32 0, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, [1 x i8]* @p_str1206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1185, i32 0, i32 0, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187, [1 x i8]* @p_str1188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1189, [1 x i8]* @p_str1190)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %coalesced_data_num_out, i64 %coalesced_data_num_read)"   --->   Operation 40 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1191, i32 0, i32 0, [1 x i8]* @p_str1192, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1195, [1 x i8]* @p_str1196)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %coalesced_data_num_out1, i64 %coalesced_data_num_read)"   --->   Operation 42 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1197, i32 0, i32 0, [1 x i8]* @p_str1198, [1 x i8]* @p_str1199, [1 x i8]* @p_str1200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1201, [1 x i8]* @p_str1202)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %coalesced_data_num_out2, i64 %coalesced_data_num_read)"   --->   Operation 44 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num_out3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1203, i32 0, i32 0, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, [1 x i8]* @p_str1206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %coalesced_data_num_out3, i64 %coalesced_data_num_read)"   --->   Operation 46 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coalesced_data_num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coalesced_data_num_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ coalesced_data_num_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ coalesced_data_num_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ coalesced_data_num_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ var_output_0_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_output_0_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_output_0_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_output_0_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_input_0_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_input_0_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_input_0_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_input_0_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_output_0_0_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ var_output_0_1_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ var_output_0_2_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ var_output_0_3_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ var_input_0_0_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ var_input_0_1_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ var_input_0_2_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ var_input_0_3_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2              (specinterface) [ 00]
StgValue_3              (specinterface) [ 00]
StgValue_4              (specinterface) [ 00]
StgValue_5              (specinterface) [ 00]
StgValue_6              (specinterface) [ 00]
StgValue_7              (specinterface) [ 00]
StgValue_8              (specinterface) [ 00]
StgValue_9              (specinterface) [ 00]
StgValue_10             (specinterface) [ 00]
var_input_0_3_V_read    (read         ) [ 00]
var_input_0_2_V_read    (read         ) [ 00]
var_input_0_1_V_read    (read         ) [ 00]
var_input_0_0_V_read    (read         ) [ 00]
var_output_0_3_V_read   (read         ) [ 00]
var_output_0_2_V_read   (read         ) [ 00]
var_output_0_1_V_read   (read         ) [ 00]
var_output_0_0_V_read   (read         ) [ 00]
coalesced_data_num_read (read         ) [ 00]
StgValue_20             (write        ) [ 00]
StgValue_21             (specinterface) [ 00]
StgValue_22             (write        ) [ 00]
StgValue_23             (specinterface) [ 00]
StgValue_24             (write        ) [ 00]
StgValue_25             (specinterface) [ 00]
StgValue_26             (write        ) [ 00]
StgValue_27             (specinterface) [ 00]
StgValue_28             (write        ) [ 00]
StgValue_29             (specinterface) [ 00]
StgValue_30             (write        ) [ 00]
StgValue_31             (specinterface) [ 00]
StgValue_32             (write        ) [ 00]
StgValue_33             (specinterface) [ 00]
StgValue_34             (write        ) [ 00]
StgValue_35             (specinterface) [ 00]
StgValue_36             (specinterface) [ 00]
StgValue_37             (specinterface) [ 00]
StgValue_38             (specinterface) [ 00]
StgValue_39             (specinterface) [ 00]
StgValue_40             (write        ) [ 00]
StgValue_41             (specinterface) [ 00]
StgValue_42             (write        ) [ 00]
StgValue_43             (specinterface) [ 00]
StgValue_44             (write        ) [ 00]
StgValue_45             (specinterface) [ 00]
StgValue_46             (write        ) [ 00]
StgValue_47             (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coalesced_data_num">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coalesced_data_num"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coalesced_data_num_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coalesced_data_num_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coalesced_data_num_out1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coalesced_data_num_out1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coalesced_data_num_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coalesced_data_num_out2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coalesced_data_num_out3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coalesced_data_num_out3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="var_output_0_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_output_0_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="var_output_0_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_output_0_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="var_output_0_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_output_0_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="var_output_0_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_output_0_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="var_input_0_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="var_input_0_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="var_input_0_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="var_input_0_3_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_3_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="var_output_0_0_V_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_output_0_0_V_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="var_output_0_1_V_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_output_0_1_V_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="var_output_0_2_V_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_output_0_2_V_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="var_output_0_3_V_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_output_0_3_V_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="var_input_0_0_V_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_0_V_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="var_input_0_1_V_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_1_V_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="var_input_0_2_V_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_2_V_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="var_input_0_3_V_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_3_V_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1185"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1186"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1187"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1188"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1189"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1190"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1191"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1192"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1193"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1194"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1195"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1196"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1197"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1198"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1199"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1200"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1201"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1202"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1203"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1204"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1205"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1206"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1207"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1208"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1175"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1176"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1177"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1178"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1179"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1180"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1181"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1182"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1183"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1184"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1237"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1257"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1264"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1271"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1278"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1337"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1344"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1351"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1358"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1365"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1366"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1367"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1368"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1369"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1370"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1371"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1372"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1373"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1374"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1375"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1376"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1377"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1378"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1379"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1380"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1381"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1382"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1383"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1384"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1385"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1386"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1387"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1388"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1389"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1390"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1391"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1392"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1393"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="var_input_0_3_V_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_input_0_3_V_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="var_input_0_2_V_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_input_0_2_V_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="var_input_0_1_V_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_input_0_1_V_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="var_input_0_0_V_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_input_0_0_V_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="var_output_0_3_V_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_output_0_3_V_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="var_output_0_2_V_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_output_0_2_V_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="var_output_0_1_V_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_output_0_1_V_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="var_output_0_0_V_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_output_0_0_V_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="coalesced_data_num_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coalesced_data_num_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="StgValue_20_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="StgValue_22_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="StgValue_24_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="StgValue_26_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="StgValue_28_write_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="StgValue_30_write_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_32_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="StgValue_34_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="StgValue_40_write_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="64" slack="0"/>
<pin id="326" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="StgValue_42_write_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="64" slack="0"/>
<pin id="334" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="StgValue_44_write_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="0" index="2" bw="64" slack="0"/>
<pin id="342" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="StgValue_46_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="0" index="2" bw="64" slack="0"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="112" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="112" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="112" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="112" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="112" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="112" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="112" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="112" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="114" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="116" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="246" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="116" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="240" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="116" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="234" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="116" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="228" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="116" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="222" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="116" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="216" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="116" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="210" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="116" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="204" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="202" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="2" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="252" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="202" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="4" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="252" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="202" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="6" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="252" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="202" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="8" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="252" pin="2"/><net_sink comp="346" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coalesced_data_num_out | {1 }
	Port: coalesced_data_num_out1 | {1 }
	Port: coalesced_data_num_out2 | {1 }
	Port: coalesced_data_num_out3 | {1 }
	Port: var_output_0_0_V_out | {1 }
	Port: var_output_0_1_V_out | {1 }
	Port: var_output_0_2_V_out | {1 }
	Port: var_output_0_3_V_out | {1 }
	Port: var_input_0_0_V_out | {1 }
	Port: var_input_0_1_V_out | {1 }
	Port: var_input_0_2_V_out | {1 }
	Port: var_input_0_3_V_out | {1 }
 - Input state : 
	Port: jacobi2d_kernel.entry118311 : coalesced_data_num | {1 }
	Port: jacobi2d_kernel.entry118311 : coalesced_data_num_out | {}
	Port: jacobi2d_kernel.entry118311 : coalesced_data_num_out1 | {}
	Port: jacobi2d_kernel.entry118311 : coalesced_data_num_out2 | {}
	Port: jacobi2d_kernel.entry118311 : coalesced_data_num_out3 | {}
	Port: jacobi2d_kernel.entry118311 : var_output_0_0_V | {1 }
	Port: jacobi2d_kernel.entry118311 : var_output_0_1_V | {1 }
	Port: jacobi2d_kernel.entry118311 : var_output_0_2_V | {1 }
	Port: jacobi2d_kernel.entry118311 : var_output_0_3_V | {1 }
	Port: jacobi2d_kernel.entry118311 : var_input_0_0_V | {1 }
	Port: jacobi2d_kernel.entry118311 : var_input_0_1_V | {1 }
	Port: jacobi2d_kernel.entry118311 : var_input_0_2_V | {1 }
	Port: jacobi2d_kernel.entry118311 : var_input_0_3_V | {1 }
	Port: jacobi2d_kernel.entry118311 : var_output_0_0_V_out | {}
	Port: jacobi2d_kernel.entry118311 : var_output_0_1_V_out | {}
	Port: jacobi2d_kernel.entry118311 : var_output_0_2_V_out | {}
	Port: jacobi2d_kernel.entry118311 : var_output_0_3_V_out | {}
	Port: jacobi2d_kernel.entry118311 : var_input_0_0_V_out | {}
	Port: jacobi2d_kernel.entry118311 : var_input_0_1_V_out | {}
	Port: jacobi2d_kernel.entry118311 : var_input_0_2_V_out | {}
	Port: jacobi2d_kernel.entry118311 : var_input_0_3_V_out | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
|          |   var_input_0_3_V_read_read_fu_204  |
|          |   var_input_0_2_V_read_read_fu_210  |
|          |   var_input_0_1_V_read_read_fu_216  |
|          |   var_input_0_0_V_read_read_fu_222  |
|   read   |  var_output_0_3_V_read_read_fu_228  |
|          |  var_output_0_2_V_read_read_fu_234  |
|          |  var_output_0_1_V_read_read_fu_240  |
|          |  var_output_0_0_V_read_read_fu_246  |
|          | coalesced_data_num_read_read_fu_252 |
|----------|-------------------------------------|
|          |       StgValue_20_write_fu_258      |
|          |       StgValue_22_write_fu_266      |
|          |       StgValue_24_write_fu_274      |
|          |       StgValue_26_write_fu_282      |
|          |       StgValue_28_write_fu_290      |
|   write  |       StgValue_30_write_fu_298      |
|          |       StgValue_32_write_fu_306      |
|          |       StgValue_34_write_fu_314      |
|          |       StgValue_40_write_fu_322      |
|          |       StgValue_42_write_fu_330      |
|          |       StgValue_44_write_fu_338      |
|          |       StgValue_46_write_fu_346      |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
