// Seed: 1088186725
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  always @(posedge id_2) begin
    if (1) begin
      id_2 <= id_2;
    end else SystemTFIdentifier(id_2, id_2 - 1);
  end
endmodule
