

================================================================
== Vitis HLS Report for 'reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s'
================================================================
* Date:           Tue Mar 11 16:17:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.136 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    600|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|    1009|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1009|    614|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln34_10_fu_292_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_11_fu_304_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_12_fu_226_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_13_fu_272_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_14_fu_232_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_15_fu_276_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_16_fu_296_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_17_fu_238_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_18_fu_280_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_19_fu_244_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_1_fu_256_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_20_fu_250_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_21_fu_284_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_22_fu_300_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_23_fu_308_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_2_fu_208_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_3_fu_260_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_4_fu_288_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_5_fu_214_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_6_fu_264_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_7_fu_220_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_8_fu_312_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_9_fu_268_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_fu_202_p2     |         +|   0|  0|  25|          18|          18|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 600|         432|         432|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   18|         54|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   18|         54|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln34_10_reg_441      |  18|   0|   18|          0|
    |add_ln34_11_reg_456      |  18|   0|   18|          0|
    |add_ln34_12_reg_371      |  18|   0|   18|          0|
    |add_ln34_13_reg_416      |  18|   0|   18|          0|
    |add_ln34_14_reg_376      |  18|   0|   18|          0|
    |add_ln34_15_reg_421      |  18|   0|   18|          0|
    |add_ln34_16_reg_446      |  18|   0|   18|          0|
    |add_ln34_17_reg_381      |  18|   0|   18|          0|
    |add_ln34_18_reg_426      |  18|   0|   18|          0|
    |add_ln34_19_reg_386      |  18|   0|   18|          0|
    |add_ln34_1_reg_396       |  18|   0|   18|          0|
    |add_ln34_20_reg_391      |  18|   0|   18|          0|
    |add_ln34_21_reg_431      |  18|   0|   18|          0|
    |add_ln34_22_reg_451      |  18|   0|   18|          0|
    |add_ln34_23_reg_461      |  18|   0|   18|          0|
    |add_ln34_2_reg_356       |  18|   0|   18|          0|
    |add_ln34_3_reg_401       |  18|   0|   18|          0|
    |add_ln34_4_reg_436       |  18|   0|   18|          0|
    |add_ln34_5_reg_361       |  18|   0|   18|          0|
    |add_ln34_6_reg_406       |  18|   0|   18|          0|
    |add_ln34_7_reg_366       |  18|   0|   18|          0|
    |add_ln34_9_reg_411       |  18|   0|   18|          0|
    |add_ln34_reg_351         |  18|   0|   18|          0|
    |ap_ce_reg                |   1|   0|    1|          0|
    |ap_return_int_reg        |  18|   0|   18|          0|
    |x_0_val1_int_reg         |  18|   0|   18|          0|
    |x_10_val11_int_reg       |  18|   0|   18|          0|
    |x_11_val12_int_reg       |  18|   0|   18|          0|
    |x_12_val13_int_reg       |  18|   0|   18|          0|
    |x_12_val13_read_reg_336  |  18|   0|   18|          0|
    |x_13_val14_int_reg       |  18|   0|   18|          0|
    |x_14_val15_int_reg       |  18|   0|   18|          0|
    |x_15_val16_int_reg       |  18|   0|   18|          0|
    |x_15_val16_read_reg_331  |  18|   0|   18|          0|
    |x_16_val_int_reg         |  18|   0|   18|          0|
    |x_17_val_int_reg         |  18|   0|   18|          0|
    |x_17_val_read_reg_326    |  18|   0|   18|          0|
    |x_18_val_int_reg         |  18|   0|   18|          0|
    |x_19_val_int_reg         |  18|   0|   18|          0|
    |x_19_val_read_reg_321    |  18|   0|   18|          0|
    |x_1_val2_int_reg         |  18|   0|   18|          0|
    |x_20_val_int_reg         |  18|   0|   18|          0|
    |x_21_val_int_reg         |  18|   0|   18|          0|
    |x_22_val_int_reg         |  18|   0|   18|          0|
    |x_22_val_read_reg_316    |  18|   0|   18|          0|
    |x_23_val_int_reg         |  18|   0|   18|          0|
    |x_24_val_int_reg         |  18|   0|   18|          0|
    |x_2_val3_int_reg         |  18|   0|   18|          0|
    |x_3_val4_int_reg         |  18|   0|   18|          0|
    |x_4_val5_int_reg         |  18|   0|   18|          0|
    |x_5_val6_int_reg         |  18|   0|   18|          0|
    |x_6_val7_int_reg         |  18|   0|   18|          0|
    |x_6_val7_read_reg_346    |  18|   0|   18|          0|
    |x_7_val8_int_reg         |  18|   0|   18|          0|
    |x_8_val9_int_reg         |  18|   0|   18|          0|
    |x_9_val10_int_reg        |  18|   0|   18|          0|
    |x_9_val10_read_reg_341   |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1009|   0| 1009|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > >|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > >|  return value|
|ap_return   |  out|   18|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > >|  return value|
|ap_ce       |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > >|  return value|
|x_0_val1    |   in|   18|     ap_none|                                                                 x_0_val1|        scalar|
|x_1_val2    |   in|   18|     ap_none|                                                                 x_1_val2|        scalar|
|x_2_val3    |   in|   18|     ap_none|                                                                 x_2_val3|        scalar|
|x_3_val4    |   in|   18|     ap_none|                                                                 x_3_val4|        scalar|
|x_4_val5    |   in|   18|     ap_none|                                                                 x_4_val5|        scalar|
|x_5_val6    |   in|   18|     ap_none|                                                                 x_5_val6|        scalar|
|x_6_val7    |   in|   18|     ap_none|                                                                 x_6_val7|        scalar|
|x_7_val8    |   in|   18|     ap_none|                                                                 x_7_val8|        scalar|
|x_8_val9    |   in|   18|     ap_none|                                                                 x_8_val9|        scalar|
|x_9_val10   |   in|   18|     ap_none|                                                                x_9_val10|        scalar|
|x_10_val11  |   in|   18|     ap_none|                                                               x_10_val11|        scalar|
|x_11_val12  |   in|   18|     ap_none|                                                               x_11_val12|        scalar|
|x_12_val13  |   in|   18|     ap_none|                                                               x_12_val13|        scalar|
|x_13_val14  |   in|   18|     ap_none|                                                               x_13_val14|        scalar|
|x_14_val15  |   in|   18|     ap_none|                                                               x_14_val15|        scalar|
|x_15_val16  |   in|   18|     ap_none|                                                               x_15_val16|        scalar|
|x_16_val    |   in|   18|     ap_none|                                                                 x_16_val|        scalar|
|x_17_val    |   in|   18|     ap_none|                                                                 x_17_val|        scalar|
|x_18_val    |   in|   18|     ap_none|                                                                 x_18_val|        scalar|
|x_19_val    |   in|   18|     ap_none|                                                                 x_19_val|        scalar|
|x_20_val    |   in|   18|     ap_none|                                                                 x_20_val|        scalar|
|x_21_val    |   in|   18|     ap_none|                                                                 x_21_val|        scalar|
|x_22_val    |   in|   18|     ap_none|                                                                 x_22_val|        scalar|
|x_23_val    |   in|   18|     ap_none|                                                                 x_23_val|        scalar|
|x_24_val    |   in|   18|     ap_none|                                                                 x_24_val|        scalar|
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 6 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 7 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_22_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_22_val" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 8 'read' 'x_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 9 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_20_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_20_val" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 10 'read' 'x_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 11 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 12 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 13 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 14 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_15_val16_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val16" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 15 'read' 'x_15_val16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_14_val15_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val15" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 16 'read' 'x_14_val15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_13_val14_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val14" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 17 'read' 'x_13_val14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_12_val13_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val13" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 18 'read' 'x_12_val13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_11_val12_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val12" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 19 'read' 'x_11_val12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_10_val11_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val11" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 20 'read' 'x_10_val11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_9_val10_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val10" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 21 'read' 'x_9_val10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_8_val9_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_8_val9" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 22 'read' 'x_8_val9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_7_val8_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val8" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 23 'read' 'x_7_val8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_6_val7_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val7" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 24 'read' 'x_6_val7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_5_val6_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val6" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 25 'read' 'x_5_val6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_4_val5_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val5" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 26 'read' 'x_4_val5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_3_val4_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val4" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 27 'read' 'x_3_val4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_2_val3_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val3" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 28 'read' 'x_2_val3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_1_val2_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val2" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 29 'read' 'x_1_val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_0_val1_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val1" [firmware/BDT.h:34->firmware/BDT.h:27->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29->firmware/BDT.h:29]   --->   Operation 30 'read' 'x_0_val1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%add_ln34 = add i18 %x_16_val_read, i18 %x_18_val_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 31 'add' 'add_ln34' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%add_ln34_2 = add i18 %x_20_val_read, i18 %x_21_val_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 32 'add' 'add_ln34_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%add_ln34_5 = add i18 %x_23_val_read, i18 %x_24_val_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 33 'add' 'add_ln34_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%add_ln34_7 = add i18 %x_14_val15_read, i18 %x_13_val14_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 34 'add' 'add_ln34_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%add_ln34_12 = add i18 %x_11_val12_read, i18 %x_10_val11_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 35 'add' 'add_ln34_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%add_ln34_14 = add i18 %x_8_val9_read, i18 %x_7_val8_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 36 'add' 'add_ln34_14' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%add_ln34_17 = add i18 %x_5_val6_read, i18 %x_4_val5_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 37 'add' 'add_ln34_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%add_ln34_19 = add i18 %x_3_val4_read, i18 %x_2_val3_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 38 'add' 'add_ln34_19' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%add_ln34_20 = add i18 %x_0_val1_read, i18 %x_1_val2_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 39 'add' 'add_ln34_20' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 40 [1/1] (2.13ns)   --->   "%add_ln34_1 = add i18 %add_ln34, i18 %x_17_val_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 40 'add' 'add_ln34_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.13ns)   --->   "%add_ln34_3 = add i18 %add_ln34_2, i18 %x_19_val_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 41 'add' 'add_ln34_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.13ns)   --->   "%add_ln34_6 = add i18 %add_ln34_5, i18 %x_22_val_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 42 'add' 'add_ln34_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.13ns)   --->   "%add_ln34_9 = add i18 %add_ln34_7, i18 %x_15_val16_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 43 'add' 'add_ln34_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.13ns)   --->   "%add_ln34_13 = add i18 %add_ln34_12, i18 %x_12_val13_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 44 'add' 'add_ln34_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.13ns)   --->   "%add_ln34_15 = add i18 %add_ln34_14, i18 %x_9_val10_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 45 'add' 'add_ln34_15' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.13ns)   --->   "%add_ln34_18 = add i18 %add_ln34_17, i18 %x_6_val7_read" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 46 'add' 'add_ln34_18' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.13ns)   --->   "%add_ln34_21 = add i18 %add_ln34_20, i18 %add_ln34_19" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 47 'add' 'add_ln34_21' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 48 [1/1] (2.13ns)   --->   "%add_ln34_4 = add i18 %add_ln34_3, i18 %add_ln34_1" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 48 'add' 'add_ln34_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (2.13ns)   --->   "%add_ln34_10 = add i18 %add_ln34_9, i18 %add_ln34_6" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 49 'add' 'add_ln34_10' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.13ns)   --->   "%add_ln34_16 = add i18 %add_ln34_15, i18 %add_ln34_13" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 50 'add' 'add_ln34_16' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.13ns)   --->   "%add_ln34_22 = add i18 %add_ln34_21, i18 %add_ln34_18" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 51 'add' 'add_ln34_22' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 52 [1/1] (2.13ns)   --->   "%add_ln34_11 = add i18 %add_ln34_10, i18 %add_ln34_4" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 52 'add' 'add_ln34_11' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.13ns)   --->   "%add_ln34_23 = add i18 %add_ln34_22, i18 %add_ln34_16" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 53 'add' 'add_ln34_23' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 54 [1/1] (2.13ns)   --->   "%add_ln34_8 = add i18 %add_ln34_23, i18 %add_ln34_11" [firmware/BDT.h:34->firmware/BDT.h:29]   --->   Operation 54 'add' 'add_ln34_8' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln29 = ret i18 %add_ln34_8" [firmware/BDT.h:29]   --->   Operation 55 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_val1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_val2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_val3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_val4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_val5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_val6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_val7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_val8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_val9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_val10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_10_val11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_11_val12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_12_val13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_13_val14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_14_val15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_15_val16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_16_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_17_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_18_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_19_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_20_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_21_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_22_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_23_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_24_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_24_val_read   (read) [ 000000]
x_23_val_read   (read) [ 000000]
x_22_val_read   (read) [ 011000]
x_21_val_read   (read) [ 000000]
x_20_val_read   (read) [ 000000]
x_19_val_read   (read) [ 011000]
x_18_val_read   (read) [ 000000]
x_17_val_read   (read) [ 011000]
x_16_val_read   (read) [ 000000]
x_15_val16_read (read) [ 011000]
x_14_val15_read (read) [ 000000]
x_13_val14_read (read) [ 000000]
x_12_val13_read (read) [ 011000]
x_11_val12_read (read) [ 000000]
x_10_val11_read (read) [ 000000]
x_9_val10_read  (read) [ 011000]
x_8_val9_read   (read) [ 000000]
x_7_val8_read   (read) [ 000000]
x_6_val7_read   (read) [ 011000]
x_5_val6_read   (read) [ 000000]
x_4_val5_read   (read) [ 000000]
x_3_val4_read   (read) [ 000000]
x_2_val3_read   (read) [ 000000]
x_1_val2_read   (read) [ 000000]
x_0_val1_read   (read) [ 000000]
add_ln34        (add ) [ 011000]
add_ln34_2      (add ) [ 011000]
add_ln34_5      (add ) [ 011000]
add_ln34_7      (add ) [ 011000]
add_ln34_12     (add ) [ 011000]
add_ln34_14     (add ) [ 011000]
add_ln34_17     (add ) [ 011000]
add_ln34_19     (add ) [ 011000]
add_ln34_20     (add ) [ 011000]
add_ln34_1      (add ) [ 010100]
add_ln34_3      (add ) [ 010100]
add_ln34_6      (add ) [ 010100]
add_ln34_9      (add ) [ 010100]
add_ln34_13     (add ) [ 010100]
add_ln34_15     (add ) [ 010100]
add_ln34_18     (add ) [ 010100]
add_ln34_21     (add ) [ 010100]
add_ln34_4      (add ) [ 010010]
add_ln34_10     (add ) [ 010010]
add_ln34_16     (add ) [ 010010]
add_ln34_22     (add ) [ 010010]
add_ln34_11     (add ) [ 010001]
add_ln34_23     (add ) [ 010001]
add_ln34_8      (add ) [ 000000]
ret_ln29        (ret ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_val1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_val1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_val2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_val2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_val3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_val3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_val4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_val4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_val5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_val5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_val6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_val6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_val7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_val7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_val8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_val8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_val9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_val9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9_val10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_val10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_10_val11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10_val11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_11_val12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11_val12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_12_val13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12_val13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_13_val14">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13_val14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_14_val15">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14_val15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_15_val16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15_val16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_16_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_16_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_17_val">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_17_val"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x_18_val">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_18_val"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="x_19_val">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_19_val"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="x_20_val">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_20_val"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="x_21_val">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_21_val"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="x_22_val">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_22_val"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="x_23_val">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_23_val"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="x_24_val">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_24_val"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="x_24_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="18" slack="0"/>
<pin id="54" dir="0" index="1" bw="18" slack="0"/>
<pin id="55" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_24_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="x_23_val_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="18" slack="0"/>
<pin id="60" dir="0" index="1" bw="18" slack="0"/>
<pin id="61" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_23_val_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_22_val_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="18" slack="0"/>
<pin id="66" dir="0" index="1" bw="18" slack="0"/>
<pin id="67" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_22_val_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_21_val_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="18" slack="0"/>
<pin id="72" dir="0" index="1" bw="18" slack="0"/>
<pin id="73" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_21_val_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_20_val_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="18" slack="0"/>
<pin id="78" dir="0" index="1" bw="18" slack="0"/>
<pin id="79" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_20_val_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_19_val_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="18" slack="0"/>
<pin id="84" dir="0" index="1" bw="18" slack="0"/>
<pin id="85" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_19_val_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_18_val_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="0"/>
<pin id="90" dir="0" index="1" bw="18" slack="0"/>
<pin id="91" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_18_val_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_17_val_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_17_val_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_16_val_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="0"/>
<pin id="102" dir="0" index="1" bw="18" slack="0"/>
<pin id="103" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_16_val_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_15_val16_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="18" slack="0"/>
<pin id="108" dir="0" index="1" bw="18" slack="0"/>
<pin id="109" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_15_val16_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_14_val15_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="0"/>
<pin id="114" dir="0" index="1" bw="18" slack="0"/>
<pin id="115" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_14_val15_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_13_val14_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="0"/>
<pin id="120" dir="0" index="1" bw="18" slack="0"/>
<pin id="121" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_13_val14_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_12_val13_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="18" slack="0"/>
<pin id="126" dir="0" index="1" bw="18" slack="0"/>
<pin id="127" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_12_val13_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_11_val12_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="18" slack="0"/>
<pin id="132" dir="0" index="1" bw="18" slack="0"/>
<pin id="133" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_11_val12_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_10_val11_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="18" slack="0"/>
<pin id="138" dir="0" index="1" bw="18" slack="0"/>
<pin id="139" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_10_val11_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_9_val10_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="18" slack="0"/>
<pin id="144" dir="0" index="1" bw="18" slack="0"/>
<pin id="145" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_val10_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="x_8_val9_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="0" index="1" bw="18" slack="0"/>
<pin id="151" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_val9_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="x_7_val8_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="18" slack="0"/>
<pin id="156" dir="0" index="1" bw="18" slack="0"/>
<pin id="157" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_val8_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_6_val7_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="18" slack="0"/>
<pin id="162" dir="0" index="1" bw="18" slack="0"/>
<pin id="163" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_val7_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x_5_val6_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="18" slack="0"/>
<pin id="168" dir="0" index="1" bw="18" slack="0"/>
<pin id="169" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_val6_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="x_4_val5_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="18" slack="0"/>
<pin id="174" dir="0" index="1" bw="18" slack="0"/>
<pin id="175" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_val5_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_3_val4_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="0"/>
<pin id="180" dir="0" index="1" bw="18" slack="0"/>
<pin id="181" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_val4_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_2_val3_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="18" slack="0"/>
<pin id="186" dir="0" index="1" bw="18" slack="0"/>
<pin id="187" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_val3_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_1_val2_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="18" slack="0"/>
<pin id="192" dir="0" index="1" bw="18" slack="0"/>
<pin id="193" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_val2_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_0_val1_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="18" slack="0"/>
<pin id="198" dir="0" index="1" bw="18" slack="0"/>
<pin id="199" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_val1_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln34_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="18" slack="0"/>
<pin id="204" dir="0" index="1" bw="18" slack="0"/>
<pin id="205" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln34_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="0" index="1" bw="18" slack="0"/>
<pin id="211" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln34_5_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="18" slack="0"/>
<pin id="216" dir="0" index="1" bw="18" slack="0"/>
<pin id="217" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln34_7_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="18" slack="0"/>
<pin id="222" dir="0" index="1" bw="18" slack="0"/>
<pin id="223" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln34_12_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="18" slack="0"/>
<pin id="228" dir="0" index="1" bw="18" slack="0"/>
<pin id="229" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_12/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln34_14_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="0"/>
<pin id="234" dir="0" index="1" bw="18" slack="0"/>
<pin id="235" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_14/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln34_17_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="18" slack="0"/>
<pin id="240" dir="0" index="1" bw="18" slack="0"/>
<pin id="241" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_17/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln34_19_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="18" slack="0"/>
<pin id="246" dir="0" index="1" bw="18" slack="0"/>
<pin id="247" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_19/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln34_20_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="0"/>
<pin id="252" dir="0" index="1" bw="18" slack="0"/>
<pin id="253" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_20/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln34_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="18" slack="1"/>
<pin id="258" dir="0" index="1" bw="18" slack="1"/>
<pin id="259" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln34_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="1"/>
<pin id="262" dir="0" index="1" bw="18" slack="1"/>
<pin id="263" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln34_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="18" slack="1"/>
<pin id="266" dir="0" index="1" bw="18" slack="1"/>
<pin id="267" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln34_9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="18" slack="1"/>
<pin id="270" dir="0" index="1" bw="18" slack="1"/>
<pin id="271" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_9/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln34_13_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="18" slack="1"/>
<pin id="274" dir="0" index="1" bw="18" slack="1"/>
<pin id="275" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_13/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln34_15_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="18" slack="1"/>
<pin id="278" dir="0" index="1" bw="18" slack="1"/>
<pin id="279" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_15/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln34_18_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="18" slack="1"/>
<pin id="282" dir="0" index="1" bw="18" slack="1"/>
<pin id="283" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_18/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln34_21_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="18" slack="1"/>
<pin id="286" dir="0" index="1" bw="18" slack="1"/>
<pin id="287" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_21/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln34_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="18" slack="1"/>
<pin id="290" dir="0" index="1" bw="18" slack="1"/>
<pin id="291" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln34_10_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="18" slack="1"/>
<pin id="294" dir="0" index="1" bw="18" slack="1"/>
<pin id="295" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_10/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln34_16_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="18" slack="1"/>
<pin id="298" dir="0" index="1" bw="18" slack="1"/>
<pin id="299" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_16/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln34_22_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="18" slack="1"/>
<pin id="302" dir="0" index="1" bw="18" slack="1"/>
<pin id="303" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_22/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln34_11_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="18" slack="1"/>
<pin id="306" dir="0" index="1" bw="18" slack="1"/>
<pin id="307" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_11/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln34_23_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="18" slack="1"/>
<pin id="310" dir="0" index="1" bw="18" slack="1"/>
<pin id="311" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_23/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln34_8_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="18" slack="1"/>
<pin id="314" dir="0" index="1" bw="18" slack="1"/>
<pin id="315" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_8/5 "/>
</bind>
</comp>

<comp id="316" class="1005" name="x_22_val_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="18" slack="1"/>
<pin id="318" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_22_val_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="x_19_val_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="18" slack="1"/>
<pin id="323" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_19_val_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="x_17_val_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="18" slack="1"/>
<pin id="328" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_17_val_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="x_15_val16_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="1"/>
<pin id="333" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_15_val16_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="x_12_val13_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="18" slack="1"/>
<pin id="338" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_12_val13_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="x_9_val10_read_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="18" slack="1"/>
<pin id="343" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_9_val10_read "/>
</bind>
</comp>

<comp id="346" class="1005" name="x_6_val7_read_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="18" slack="1"/>
<pin id="348" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_6_val7_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="add_ln34_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="18" slack="1"/>
<pin id="353" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln34_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="18" slack="1"/>
<pin id="358" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln34_5_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="18" slack="1"/>
<pin id="363" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_5 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_ln34_7_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="18" slack="1"/>
<pin id="368" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_7 "/>
</bind>
</comp>

<comp id="371" class="1005" name="add_ln34_12_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="18" slack="1"/>
<pin id="373" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_12 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln34_14_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="18" slack="1"/>
<pin id="378" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_14 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln34_17_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="18" slack="1"/>
<pin id="383" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_17 "/>
</bind>
</comp>

<comp id="386" class="1005" name="add_ln34_19_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="1"/>
<pin id="388" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_19 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln34_20_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="18" slack="1"/>
<pin id="393" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_20 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_ln34_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="18" slack="1"/>
<pin id="398" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="add_ln34_3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="18" slack="1"/>
<pin id="403" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="add_ln34_6_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="18" slack="1"/>
<pin id="408" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_6 "/>
</bind>
</comp>

<comp id="411" class="1005" name="add_ln34_9_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="18" slack="1"/>
<pin id="413" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_9 "/>
</bind>
</comp>

<comp id="416" class="1005" name="add_ln34_13_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="18" slack="1"/>
<pin id="418" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_13 "/>
</bind>
</comp>

<comp id="421" class="1005" name="add_ln34_15_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="18" slack="1"/>
<pin id="423" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_15 "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln34_18_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="18" slack="1"/>
<pin id="428" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_18 "/>
</bind>
</comp>

<comp id="431" class="1005" name="add_ln34_21_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="1"/>
<pin id="433" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_21 "/>
</bind>
</comp>

<comp id="436" class="1005" name="add_ln34_4_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="18" slack="1"/>
<pin id="438" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_4 "/>
</bind>
</comp>

<comp id="441" class="1005" name="add_ln34_10_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="18" slack="1"/>
<pin id="443" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_10 "/>
</bind>
</comp>

<comp id="446" class="1005" name="add_ln34_16_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="18" slack="1"/>
<pin id="448" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_16 "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln34_22_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="18" slack="1"/>
<pin id="453" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_22 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln34_11_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="18" slack="1"/>
<pin id="458" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_11 "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln34_23_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="18" slack="1"/>
<pin id="463" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="50" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="48" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="50" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="46" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="50" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="42" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="100" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="88" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="76" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="70" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="58" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="52" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="112" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="118" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="130" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="136" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="148" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="154" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="166" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="172" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="178" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="184" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="196" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="190" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="319"><net_src comp="64" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="324"><net_src comp="82" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="329"><net_src comp="94" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="334"><net_src comp="106" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="339"><net_src comp="124" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="344"><net_src comp="142" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="349"><net_src comp="160" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="354"><net_src comp="202" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="359"><net_src comp="208" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="364"><net_src comp="214" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="369"><net_src comp="220" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="374"><net_src comp="226" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="379"><net_src comp="232" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="384"><net_src comp="238" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="389"><net_src comp="244" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="394"><net_src comp="250" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="399"><net_src comp="256" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="404"><net_src comp="260" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="409"><net_src comp="264" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="414"><net_src comp="268" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="419"><net_src comp="272" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="424"><net_src comp="276" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="429"><net_src comp="280" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="434"><net_src comp="284" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="439"><net_src comp="288" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="444"><net_src comp="292" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="449"><net_src comp="296" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="454"><net_src comp="300" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="459"><net_src comp="304" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="464"><net_src comp="308" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="312" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_0_val1 | {}
	Port: x_1_val2 | {}
	Port: x_2_val3 | {}
	Port: x_3_val4 | {}
	Port: x_4_val5 | {}
	Port: x_5_val6 | {}
	Port: x_6_val7 | {}
	Port: x_7_val8 | {}
	Port: x_8_val9 | {}
	Port: x_9_val10 | {}
	Port: x_10_val11 | {}
	Port: x_11_val12 | {}
	Port: x_12_val13 | {}
	Port: x_13_val14 | {}
	Port: x_14_val15 | {}
	Port: x_15_val16 | {}
	Port: x_16_val | {}
	Port: x_17_val | {}
	Port: x_18_val | {}
	Port: x_19_val | {}
	Port: x_20_val | {}
	Port: x_21_val | {}
	Port: x_22_val | {}
	Port: x_23_val | {}
	Port: x_24_val | {}
 - Input state : 
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_0_val1 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_1_val2 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_2_val3 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_3_val4 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_4_val5 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_5_val6 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_6_val7 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_7_val8 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_8_val9 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_9_val10 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_10_val11 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_11_val12 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_12_val13 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_13_val14 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_14_val15 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_15_val16 | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_16_val | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_17_val | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_18_val | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_19_val | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_20_val | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_21_val | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_22_val | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_23_val | {1 }
	Port: reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > > : x_24_val | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		ret_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln34_fu_202       |    0    |    25   |
|          |      add_ln34_2_fu_208      |    0    |    25   |
|          |      add_ln34_5_fu_214      |    0    |    25   |
|          |      add_ln34_7_fu_220      |    0    |    25   |
|          |      add_ln34_12_fu_226     |    0    |    25   |
|          |      add_ln34_14_fu_232     |    0    |    25   |
|          |      add_ln34_17_fu_238     |    0    |    25   |
|          |      add_ln34_19_fu_244     |    0    |    25   |
|          |      add_ln34_20_fu_250     |    0    |    25   |
|          |      add_ln34_1_fu_256      |    0    |    25   |
|          |      add_ln34_3_fu_260      |    0    |    25   |
|    add   |      add_ln34_6_fu_264      |    0    |    25   |
|          |      add_ln34_9_fu_268      |    0    |    25   |
|          |      add_ln34_13_fu_272     |    0    |    25   |
|          |      add_ln34_15_fu_276     |    0    |    25   |
|          |      add_ln34_18_fu_280     |    0    |    25   |
|          |      add_ln34_21_fu_284     |    0    |    25   |
|          |      add_ln34_4_fu_288      |    0    |    25   |
|          |      add_ln34_10_fu_292     |    0    |    25   |
|          |      add_ln34_16_fu_296     |    0    |    25   |
|          |      add_ln34_22_fu_300     |    0    |    25   |
|          |      add_ln34_11_fu_304     |    0    |    25   |
|          |      add_ln34_23_fu_308     |    0    |    25   |
|          |      add_ln34_8_fu_312      |    0    |    25   |
|----------|-----------------------------|---------|---------|
|          |   x_24_val_read_read_fu_52  |    0    |    0    |
|          |   x_23_val_read_read_fu_58  |    0    |    0    |
|          |   x_22_val_read_read_fu_64  |    0    |    0    |
|          |   x_21_val_read_read_fu_70  |    0    |    0    |
|          |   x_20_val_read_read_fu_76  |    0    |    0    |
|          |   x_19_val_read_read_fu_82  |    0    |    0    |
|          |   x_18_val_read_read_fu_88  |    0    |    0    |
|          |   x_17_val_read_read_fu_94  |    0    |    0    |
|          |  x_16_val_read_read_fu_100  |    0    |    0    |
|          | x_15_val16_read_read_fu_106 |    0    |    0    |
|          | x_14_val15_read_read_fu_112 |    0    |    0    |
|          | x_13_val14_read_read_fu_118 |    0    |    0    |
|   read   | x_12_val13_read_read_fu_124 |    0    |    0    |
|          | x_11_val12_read_read_fu_130 |    0    |    0    |
|          | x_10_val11_read_read_fu_136 |    0    |    0    |
|          |  x_9_val10_read_read_fu_142 |    0    |    0    |
|          |  x_8_val9_read_read_fu_148  |    0    |    0    |
|          |  x_7_val8_read_read_fu_154  |    0    |    0    |
|          |  x_6_val7_read_read_fu_160  |    0    |    0    |
|          |  x_5_val6_read_read_fu_166  |    0    |    0    |
|          |  x_4_val5_read_read_fu_172  |    0    |    0    |
|          |  x_3_val4_read_read_fu_178  |    0    |    0    |
|          |  x_2_val3_read_read_fu_184  |    0    |    0    |
|          |  x_1_val2_read_read_fu_190  |    0    |    0    |
|          |  x_0_val1_read_read_fu_196  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   600   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln34_10_reg_441  |   18   |
|  add_ln34_11_reg_456  |   18   |
|  add_ln34_12_reg_371  |   18   |
|  add_ln34_13_reg_416  |   18   |
|  add_ln34_14_reg_376  |   18   |
|  add_ln34_15_reg_421  |   18   |
|  add_ln34_16_reg_446  |   18   |
|  add_ln34_17_reg_381  |   18   |
|  add_ln34_18_reg_426  |   18   |
|  add_ln34_19_reg_386  |   18   |
|   add_ln34_1_reg_396  |   18   |
|  add_ln34_20_reg_391  |   18   |
|  add_ln34_21_reg_431  |   18   |
|  add_ln34_22_reg_451  |   18   |
|  add_ln34_23_reg_461  |   18   |
|   add_ln34_2_reg_356  |   18   |
|   add_ln34_3_reg_401  |   18   |
|   add_ln34_4_reg_436  |   18   |
|   add_ln34_5_reg_361  |   18   |
|   add_ln34_6_reg_406  |   18   |
|   add_ln34_7_reg_366  |   18   |
|   add_ln34_9_reg_411  |   18   |
|    add_ln34_reg_351   |   18   |
|x_12_val13_read_reg_336|   18   |
|x_15_val16_read_reg_331|   18   |
| x_17_val_read_reg_326 |   18   |
| x_19_val_read_reg_321 |   18   |
| x_22_val_read_reg_316 |   18   |
| x_6_val7_read_reg_346 |   18   |
| x_9_val10_read_reg_341|   18   |
+-----------------------+--------+
|         Total         |   540  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   600  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   540  |    -   |
+-----------+--------+--------+
|   Total   |   540  |   600  |
+-----------+--------+--------+
