# Reading D:/CCE/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do Logic_Project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/CCE/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit {D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidtVersion3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:47 on Jan 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit" D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidtVersion3.v 
# -- Compiling module goldschmidtVersion3
# 
# Top level modules:
# 	goldschmidtVersion3
# End time: 06:22:47 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit {D:/DriveFiles/Shared_Folder/Floating-Point-Unit/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:47 on Jan 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit" D:/DriveFiles/Shared_Folder/Floating-Point-Unit/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 06:22:47 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit {D:/DriveFiles/Shared_Folder/Floating-Point-Unit/division_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:47 on Jan 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit" D:/DriveFiles/Shared_Folder/Floating-Point-Unit/division_tb.v 
# -- Compiling module division_tb
# 
# Top level modules:
# 	division_tb
# End time: 06:22:48 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit {D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidt_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:48 on Jan 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DriveFiles/Shared_Folder/Floating-Point-Unit" D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidt_tb.v 
# -- Compiling module goldschmidt_tb
# 
# Top level modules:
# 	goldschmidt_tb
# End time: 06:22:48 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  goldschmidt
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" goldschmidt 
# Start time: 06:22:48 on Jan 01,2023
# ** Error: (vsim-3170) Could not find 'goldschmidt'.
#         Searched libraries:
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/altera
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/220model
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/sgate
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/altera_mf
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/altera_lnsim
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/cyclonev
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/CCE/Quartus/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/DriveFiles/Shared_Folder/Floating-Point-Unit/simulation/modelsim/rtl_work
#             D:/DriveFiles/Shared_Folder/Floating-Point-Unit/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Logic_Project_run_msim_rtl_verilog.do PAUSED at line 14
vsim work.division_tb
# vsim work.division_tb 
# Start time: 06:22:48 on Jan 01,2023
# Loading work.division_tb
# Loading work.division
# Loading work.goldschmidtVersion3
add wave sim:/division_tb/divi/gs/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: omare  Hostname: OMARLAPTOP  ProcessID: 27956
#           Attempting to use alternate WLF file "./wlftgicj0z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgicj0z
run
# time/tdividend/tdivisor/tquotient
# 0/t01000001011110000000000000000000/t11000000010000000000000000000000/txxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx/tx/tx
restart
add wave sim:/division_tb/divi/*
run
# time/tdividend/tdivisor/tquotient
# 0/t01000001011110000000000000000000/t11000000010000000000000000000000/txxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx/tx/tx
restart
run
# time/tdividend/tdivisor/tquotient
# 0/t01000001011110000000000000000000/t11000000010000000000000000000000/txxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx/tx/tx
