{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741723851779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741723851795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 14:10:51 2025 " "Processing started: Tue Mar 11 14:10:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741723851795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723851795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema_1 -c Problema_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema_1 -c Problema_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723851795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741723853315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741723853317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/BinToBCD.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741723876106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD_tb " "Found entity 1: BinToBCD_tb" {  } { { "BinToBCD_tb.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/BinToBCD_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741723876106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_driver " "Found entity 1: seven_segment_driver" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741723876126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741723876126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741723876172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD BinToBCD:converter " "Elaborating entity \"BinToBCD\" for hierarchy \"BinToBCD:converter\"" {  } { { "main.sv" "converter" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741723876249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinToBCD.sv(30) " "Verilog HDL assignment warning at BinToBCD.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "BinToBCD.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/BinToBCD.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741723876249 "|BinToBCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_driver seven_segment_driver:seg0 " "Elaborating entity \"seven_segment_driver\" for hierarchy \"seven_segment_driver:seg0\"" {  } { { "main.sv" "seg0" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741723876259 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_segment_driver.sv(7) " "Verilog HDL Case Statement warning at seven_segment_driver.sv(7): incomplete case statement has no default case item" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1741723876263 "|main|seven_segment_driver:seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out seven_segment_driver.sv(7) " "Verilog HDL Always Construct warning at seven_segment_driver.sv(7): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741723876263 "|main|seven_segment_driver:seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] seven_segment_driver.sv(7) " "Inferred latch for \"data_out\[0\]\" at seven_segment_driver.sv(7)" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876263 "|main|seven_segment_driver:seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] seven_segment_driver.sv(7) " "Inferred latch for \"data_out\[1\]\" at seven_segment_driver.sv(7)" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876263 "|main|seven_segment_driver:seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] seven_segment_driver.sv(7) " "Inferred latch for \"data_out\[2\]\" at seven_segment_driver.sv(7)" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876263 "|main|seven_segment_driver:seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] seven_segment_driver.sv(7) " "Inferred latch for \"data_out\[3\]\" at seven_segment_driver.sv(7)" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876263 "|main|seven_segment_driver:seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] seven_segment_driver.sv(7) " "Inferred latch for \"data_out\[4\]\" at seven_segment_driver.sv(7)" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876263 "|main|seven_segment_driver:seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] seven_segment_driver.sv(7) " "Inferred latch for \"data_out\[5\]\" at seven_segment_driver.sv(7)" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876263 "|main|seven_segment_driver:seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] seven_segment_driver.sv(7) " "Inferred latch for \"data_out\[6\]\" at seven_segment_driver.sv(7)" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723876263 "|main|seven_segment_driver:seg0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg0\|data_out\[0\] " "LATCH primitive \"seven_segment_driver:seg0\|data_out\[0\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg0\|data_out\[3\] " "LATCH primitive \"seven_segment_driver:seg0\|data_out\[3\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg0\|data_out\[4\] " "LATCH primitive \"seven_segment_driver:seg0\|data_out\[4\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg0\|data_out\[5\] " "LATCH primitive \"seven_segment_driver:seg0\|data_out\[5\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg1\|data_out\[0\] " "LATCH primitive \"seven_segment_driver:seg1\|data_out\[0\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg1\|data_out\[1\] " "LATCH primitive \"seven_segment_driver:seg1\|data_out\[1\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg1\|data_out\[2\] " "LATCH primitive \"seven_segment_driver:seg1\|data_out\[2\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg1\|data_out\[3\] " "LATCH primitive \"seven_segment_driver:seg1\|data_out\[3\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg1\|data_out\[4\] " "LATCH primitive \"seven_segment_driver:seg1\|data_out\[4\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg1\|data_out\[5\] " "LATCH primitive \"seven_segment_driver:seg1\|data_out\[5\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seven_segment_driver:seg1\|data_out\[6\] " "LATCH primitive \"seven_segment_driver:seg1\|data_out\[6\]\" is permanently enabled" {  } { { "seven_segment_driver.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/seven_segment_driver.sv" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741723876931 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741723877214 "|main|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741723877214 "|main|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741723877214 "|main|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741723877214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741723877352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741723877977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741723877977 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741723878038 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741723878038 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741723878038 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741723878038 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741723878038 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.sv" "" { Text "C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/main.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741723878038 "|main|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1741723878038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741723878038 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741723878038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741723878038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741723878038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741723878087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 14:11:18 2025 " "Processing ended: Tue Mar 11 14:11:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741723878087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741723878087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741723878087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741723878087 ""}
