

================================================================
== Vivado HLS Report for 'layer7'
================================================================
* Date:           Fri Dec 15 20:47:35 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.055|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  20472577|  20472577|  20472577|  20472577|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  20472576|  20472576|    319884|          -|          -|    64|    no    |
        | + Loop 1.1          |      3696|      3696|        66|          -|          -|    56|    no    |
        |  ++ Loop 1.1.1      |        64|        64|         1|          -|          -|    64|    no    |
        | + Loop 1.2          |       792|       792|        66|          -|          -|    12|    no    |
        |  ++ Loop 1.2.1      |        64|        64|         1|          -|          -|    64|    no    |
        |  ++ Loop 1.2.2      |        64|        64|         1|          -|          -|    64|    no    |
        | + Loop 1.3          |    315392|    315392|      5632|          -|          -|    56|    no    |
        |  ++ Loop 1.3.1      |      5436|      5436|       453|          -|          -|    12|    no    |
        |   +++ Loop 1.3.1.1  |       128|       128|         2|          -|          -|    64|    no    |
        |   +++ Loop 1.3.1.2  |       192|       192|         3|          -|          -|    64|    no    |
        |   +++ Loop 1.3.1.3  |       128|       128|         2|          -|          -|    64|    no    |
        |  ++ Loop 1.3.2      |       192|       192|         3|          -|          -|    64|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 4 3 
5 --> 6 7 
6 --> 6 5 
7 --> 8 2 
8 --> 9 17 
9 --> 10 
10 --> 11 12 
11 --> 10 
12 --> 13 15 
13 --> 14 
14 --> 12 
15 --> 16 8 
16 --> 15 
17 --> 18 
18 --> 19 7 
19 --> 20 
20 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str559, i32 0, i32 0, [1 x i8]* @p_str560, [1 x i8]* @p_str561, [1 x i8]* @p_str562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str563, [1 x i8]* @p_str564)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str552, i32 0, i32 0, [1 x i8]* @p_str553, [1 x i8]* @p_str554, [1 x i8]* @p_str555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str556, [1 x i8]* @p_str557)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str545, i32 0, i32 0, [1 x i8]* @p_str546, [1 x i8]* @p_str547, [1 x i8]* @p_str548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str549, [1 x i8]* @p_str550)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str538, i32 0, i32 0, [1 x i8]* @p_str539, [1 x i8]* @p_str540, [1 x i8]* @p_str541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str542, [1 x i8]* @p_str543)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr7_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str531, i32 0, i32 0, [1 x i8]* @p_str532, [1 x i8]* @p_str533, [1 x i8]* @p_str534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str535, [1 x i8]* @p_str536)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr7_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str524, i32 0, i32 0, [1 x i8]* @p_str525, [1 x i8]* @p_str526, [1 x i8]* @p_str527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str528, [1 x i8]* @p_str529)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str517, i32 0, i32 0, [1 x i8]* @p_str518, [1 x i8]* @p_str519, [1 x i8]* @p_str520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str521, [1 x i8]* @p_str522)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str510, i32 0, i32 0, [1 x i8]* @p_str511, [1 x i8]* @p_str512, [1 x i8]* @p_str513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str514, [1 x i8]* @p_str515)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [1 x i8]* @p_str508)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str496, i32 0, i32 0, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str500, [1 x i8]* @p_str501)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str489, i32 0, i32 0, [1 x i8]* @p_str490, [1 x i8]* @p_str491, [1 x i8]* @p_str492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str493, [1 x i8]* @p_str494)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr6_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str482, i32 0, i32 0, [1 x i8]* @p_str483, [1 x i8]* @p_str484, [1 x i8]* @p_str485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str486, [1 x i8]* @p_str487)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr6_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str475, i32 0, i32 0, [1 x i8]* @p_str476, [1 x i8]* @p_str477, [1 x i8]* @p_str478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str479, [1 x i8]* @p_str480)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str468, i32 0, i32 0, [1 x i8]* @p_str469, [1 x i8]* @p_str470, [1 x i8]* @p_str471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str472, [1 x i8]* @p_str473)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%correlate_img_V_assi = alloca [64 x i12], align 2"   --->   Operation 35 'alloca' 'correlate_img_V_assi' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%img_channel_0_data_s = alloca [768 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 36 'alloca' 'img_channel_0_data_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%img_channel_0_keep_s = alloca [768 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 37 'alloca' 'img_channel_0_keep_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%img_channel_0_user_s = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 38 'alloca' 'img_channel_0_user_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%img_channel_0_last_s = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 39 'alloca' 'img_channel_0_last_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%img_channel_0_id_V = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 40 'alloca' 'img_channel_0_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%img_channel_0_dest_s = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 41 'alloca' 'img_channel_0_dest_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%channel_from_prev_ou = alloca [5508 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:941]   --->   Operation 42 'alloca' 'channel_from_prev_ou' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_layer_valid_V = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:944]   --->   Operation 43 'alloca' 'out_layer_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%out_layer_data_V = alloca [3584 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:944]   --->   Operation 44 'alloca' 'out_layer_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader368" [FSRCNN_V1/FSRCNN.cpp:942]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i7 [ 0, %arrayctor.loop1.preheader ], [ %row_idx, %.preheader368.loopexit ]"   --->   Operation 46 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln942 = icmp eq i7 %row_idx_0, -64" [FSRCNN_V1/FSRCNN.cpp:942]   --->   Operation 47 'icmp' 'icmp_ln942' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 48 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.87ns)   --->   "%row_idx = add i7 %row_idx_0, 1" [FSRCNN_V1/FSRCNN.cpp:942]   --->   Operation 49 'add' 'row_idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln942, label %5, label %.preheader367.preheader" [FSRCNN_V1/FSRCNN.cpp:942]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:945]   --->   Operation 51 'br' <Predicate = (!icmp_ln942)> <Delay = 1.76>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:1059]   --->   Operation 52 'ret' <Predicate = (icmp_ln942)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i, %.preheader367.loopexit ], [ 0, %.preheader367.preheader ]"   --->   Operation 53 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.42ns)   --->   "%icmp_ln945 = icmp eq i6 %i_0, -8" [FSRCNN_V1/FSRCNN.cpp:945]   --->   Operation 54 'icmp' 'icmp_ln945' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 55 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [FSRCNN_V1/FSRCNN.cpp:945]   --->   Operation 56 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln945, label %.preheader365.preheader, label %.preheader366.preheader" [FSRCNN_V1/FSRCNN.cpp:945]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln945)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln946 = zext i12 %tmp_s to i13" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 59 'zext' 'zext_ln946' <Predicate = (!icmp_ln945)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader366" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 60 'br' <Predicate = (!icmp_ln945)> <Delay = 1.76>
ST_3 : Operation 61 [1/1] (1.48ns)   --->   "%icmp_ln965 = icmp eq i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:965]   --->   Operation 61 'icmp' 'icmp_ln965' <Predicate = (icmp_ln945)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader365" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 62 'br' <Predicate = (icmp_ln945)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader366.preheader ]"   --->   Operation 63 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.48ns)   --->   "%icmp_ln946 = icmp eq i7 %j_0, -64" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 64 'icmp' 'icmp_ln946' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 66 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln946, label %.preheader367.loopexit, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %j_0 to i13" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 68 'zext' 'zext_ln203' <Predicate = (!icmp_ln946)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.54ns)   --->   "%add_ln203_10 = add i13 %zext_ln946, %zext_ln203" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 69 'add' 'add_ln203_10' <Predicate = (!icmp_ln946)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i13 %add_ln203_10 to i64" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 70 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln946)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%out_layer_data_V_add = getelementptr [3584 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln203_19" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 71 'getelementptr' 'out_layer_data_V_add' <Predicate = (!icmp_ln946)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_data_V_add, align 2" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 72 'store' <Predicate = (!icmp_ln946)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader366" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 73 'br' <Predicate = (!icmp_ln946)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader367"   --->   Operation 74 'br' <Predicate = (icmp_ln946)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%current_input_channe = phi i4 [ %current_input_channe_2, %.loopexit352 ], [ 0, %.preheader365.preheader ]"   --->   Operation 75 'phi' 'current_input_channe' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.30ns)   --->   "%icmp_ln950 = icmp eq i4 %current_input_channe, -4" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 76 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 77 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.73ns)   --->   "%current_input_channe_2 = add i4 %current_input_channe, 1" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 78 'add' 'current_input_channe_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln950, label %.preheader350.preheader, label %.loopexit364" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 80 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln950)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i10 %tmp_40 to i11" [FSRCNN_V1/FSRCNN.cpp:965]   --->   Operation 81 'zext' 'zext_ln965' <Predicate = (!icmp_ln950)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln965, label %.preheader1.preheader, label %.preheader358.preheader" [FSRCNN_V1/FSRCNN.cpp:965]   --->   Operation 82 'br' <Predicate = (!icmp_ln950)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.76ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 83 'br' <Predicate = (!icmp_ln950 & !icmp_ln965)> <Delay = 1.76>
ST_5 : Operation 84 [1/1] (1.76ns)   --->   "br label %.preheader1" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 84 'br' <Predicate = (!icmp_ln950 & icmp_ln965)> <Delay = 1.76>
ST_5 : Operation 85 [1/1] (1.76ns)   --->   "br label %.preheader350" [FSRCNN_V1/FSRCNN.cpp:1022]   --->   Operation 85 'br' <Predicate = (icmp_ln950)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 6.88>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%index_input_element2 = phi i7 [ %index_input_element_5, %1 ], [ 0, %.preheader358.preheader ]"   --->   Operation 86 'phi' 'index_input_element2' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.48ns)   --->   "%icmp_ln987 = icmp eq i7 %index_input_element2, -64" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 87 'icmp' 'icmp_ln987' <Predicate = (!icmp_ln965)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 88 'speclooptripcount' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.87ns)   --->   "%index_input_element_5 = add i7 %index_input_element2, 1" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 89 'add' 'index_input_element_5' <Predicate = (!icmp_ln965)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln987, label %.loopexit352.loopexit, label %1" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 90 'br' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln203_22 = zext i7 %index_input_element2 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 91 'zext' 'zext_ln203_22' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln203_12 = add i11 %zext_ln965, %zext_ln203_22" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 92 'add' 'add_ln203_12' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln203_23 = zext i11 %add_ln203_12 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 93 'zext' 'zext_ln203_23' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%img_channel_0_data_2 = getelementptr [768 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 94 'getelementptr' 'img_channel_0_data_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%img_channel_0_keep_2 = getelementptr [768 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 95 'getelementptr' 'img_channel_0_keep_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%img_channel_0_user_2 = getelementptr [768 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 96 'getelementptr' 'img_channel_0_user_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%img_channel_0_last_2 = getelementptr [768 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 97 'getelementptr' 'img_channel_0_last_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_1 = getelementptr [768 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 98 'getelementptr' 'img_channel_0_id_V_1' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%img_channel_0_dest_2 = getelementptr [768 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 99 'getelementptr' 'img_channel_0_dest_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (3.63ns)   --->   "%empty_52 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 100 'read' 'empty_52' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 1" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 101 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_keep_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 2" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 102 'extractvalue' 'tmp_keep_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 3" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 103 'extractvalue' 'tmp_user_V_3' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 4" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 104 'extractvalue' 'tmp_last_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_id_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 5" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 105 'extractvalue' 'tmp_id_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_dest_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 6" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 106 'extractvalue' 'tmp_dest_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_4, i12* %img_channel_0_data_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 107 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 108 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_4, i4* %img_channel_0_keep_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 108 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 109 [1/1] (2.56ns)   --->   "store i1 %tmp_user_V_3, i1* %img_channel_0_user_2, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 109 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 110 [1/1] (2.56ns)   --->   "store i1 %tmp_last_V_4, i1* %img_channel_0_last_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 110 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 111 [1/1] (2.56ns)   --->   "store i1 %tmp_id_V_4, i1* %img_channel_0_id_V_1, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 111 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 112 [1/1] (2.56ns)   --->   "store i1 %tmp_dest_V_4, i1* %img_channel_0_dest_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 112 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 113 'br' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br label %.loopexit352"   --->   Operation 114 'br' <Predicate = (!icmp_ln965 & icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%index_input_element1 = phi i7 [ %index_input_element, %0 ], [ 0, %.preheader1.preheader ]"   --->   Operation 115 'phi' 'index_input_element1' <Predicate = (icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.48ns)   --->   "%icmp_ln968 = icmp eq i7 %index_input_element1, -64" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 116 'icmp' 'icmp_ln968' <Predicate = (icmp_ln965)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 117 'speclooptripcount' <Predicate = (icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.87ns)   --->   "%index_input_element = add i7 %index_input_element1, 1" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 118 'add' 'index_input_element' <Predicate = (icmp_ln965)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln968, label %.loopexit352.loopexit340, label %0" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 119 'br' <Predicate = (icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln203_20 = zext i7 %index_input_element1 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 120 'zext' 'zext_ln203_20' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln203_11 = add i11 %zext_ln965, %zext_ln203_20" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 121 'add' 'add_ln203_11' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln203_21 = zext i11 %add_ln203_11 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 122 'zext' 'zext_ln203_21' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%img_channel_0_data_1 = getelementptr [768 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 123 'getelementptr' 'img_channel_0_data_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%img_channel_0_keep_1 = getelementptr [768 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 124 'getelementptr' 'img_channel_0_keep_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%img_channel_0_user_1 = getelementptr [768 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 125 'getelementptr' 'img_channel_0_user_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%img_channel_0_last_1 = getelementptr [768 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 126 'getelementptr' 'img_channel_0_last_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_s = getelementptr [768 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 127 'getelementptr' 'img_channel_0_id_V_s' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%img_channel_0_dest_1 = getelementptr [768 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 128 'getelementptr' 'img_channel_0_dest_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (3.63ns)   --->   "%empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 129 'read' 'empty' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 130 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 131 'extractvalue' 'tmp_keep_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 132 'extractvalue' 'tmp_user_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 133 'extractvalue' 'tmp_last_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 134 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 135 'extractvalue' 'tmp_dest_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V, i12* %img_channel_0_data_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 136 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 137 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V, i4* %img_channel_0_keep_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 137 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 138 [1/1] (2.56ns)   --->   "store i1 %tmp_user_V, i1* %img_channel_0_user_1, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 138 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 139 [1/1] (2.56ns)   --->   "store i1 %tmp_last_V, i1* %img_channel_0_last_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 139 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 140 [1/1] (2.56ns)   --->   "store i1 %tmp_id_V, i1* %img_channel_0_id_V_s, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 140 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 141 [1/1] (2.56ns)   --->   "store i1 %tmp_dest_V, i1* %img_channel_0_dest_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 141 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader1" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 142 'br' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit352"   --->   Operation 143 'br' <Predicate = (icmp_ln965 & icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br label %.preheader365" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 144 'br' <Predicate = (icmp_ln965 & icmp_ln968) | (!icmp_ln965 & icmp_ln987)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.82>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%current_filter_0 = phi i6 [ %current_filter, %.preheader350.loopexit ], [ 0, %.preheader350.preheader ]"   --->   Operation 145 'phi' 'current_filter_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.42ns)   --->   "%icmp_ln1022 = icmp eq i6 %current_filter_0, -8" [FSRCNN_V1/FSRCNN.cpp:1022]   --->   Operation 146 'icmp' 'icmp_ln1022' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 147 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.82ns)   --->   "%current_filter = add i6 %current_filter_0, 1" [FSRCNN_V1/FSRCNN.cpp:1022]   --->   Operation 148 'add' 'current_filter' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1022, label %.preheader368.loopexit, label %.preheader349.preheader" [FSRCNN_V1/FSRCNN.cpp:1022]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1028 = zext i6 %current_filter_0 to i64" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 150 'zext' 'zext_ln1028' <Predicate = (!icmp_ln1022)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i6 %current_filter_0 to i11" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 151 'zext' 'zext_ln162' <Predicate = (!icmp_ln1022)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_41 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_filter_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 152 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln1022)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1024 = zext i12 %tmp_41 to i13" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 153 'zext' 'zext_ln1024' <Predicate = (!icmp_ln1022)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (1.76ns)   --->   "br label %.preheader349" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 154 'br' <Predicate = (!icmp_ln1022)> <Delay = 1.76>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader368"   --->   Operation 155 'br' <Predicate = (icmp_ln1022)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 7.01>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%current_input_channe_4 = phi i4 [ 0, %.preheader349.preheader ], [ %current_input_channe_3, %.preheader349.loopexit ]"   --->   Operation 156 'phi' 'current_input_channe_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.30ns)   --->   "%icmp_ln1024 = icmp eq i4 %current_input_channe_4, -4" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 157 'icmp' 'icmp_ln1024' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 158 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.73ns)   --->   "%current_input_channe_3 = add i4 %current_input_channe_4, 1" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 159 'add' 'current_input_channe_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1024, label %.preheader.preheader, label %hls_label_29_begin" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_42 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe_4, i6 0)" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 161 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln203_24 = zext i10 %tmp_42 to i11" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 162 'zext' 'zext_ln203_24' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_43 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %current_input_channe_4, i3 0)" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 163 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln203_25 = zext i7 %tmp_43 to i11" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 164 'zext' 'zext_ln203_25' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i11 %zext_ln203_24, %zext_ln203_25" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 165 'sub' 'sub_ln203' <Predicate = (!icmp_ln1024)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 166 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_13 = add i11 %sub_ln203, %zext_ln162" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 166 'add' 'add_ln203_13' <Predicate = (!icmp_ln1024)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203_13 to i64" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 167 'sext' 'sext_ln203' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%weights_layer7_V_0_a = getelementptr [672 x i5]* @weights_layer7_V_0, i64 0, i64 %sext_ln203" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 168 'getelementptr' 'weights_layer7_V_0_a' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 169 [2/2] (3.25ns)   --->   "%subfilter_layer_0_V = load i5* %weights_layer7_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 169 'load' 'subfilter_layer_0_V' <Predicate = (!icmp_ln1024)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 56> <ROM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%biases_layer7_V_addr = getelementptr [56 x i3]* @biases_layer7_V, i64 0, i64 %zext_ln1028" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 170 'getelementptr' 'biases_layer7_V_addr' <Predicate = (icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 171 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i3* %biases_layer7_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 171 'load' 'p_Val2_1' <Predicate = (icmp_ln1024)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 56> <ROM>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 172 [1/2] (3.25ns)   --->   "%subfilter_layer_0_V = load i5* %weights_layer7_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 172 'load' 'subfilter_layer_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 56> <ROM>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str47)" [FSRCNN_V1/FSRCNN.cpp:1031]   --->   Operation 173 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.76ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 174 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 7> <Delay = 4.98>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%index_input_element2_1 = phi i7 [ 0, %hls_label_29_begin ], [ %add_ln1033, %4 ]" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 175 'phi' 'index_input_element2_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (1.48ns)   --->   "%icmp_ln1033 = icmp eq i7 %index_input_element2_1, -64" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 176 'icmp' 'icmp_ln1033' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 177 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (1.87ns)   --->   "%add_ln1033 = add i7 %index_input_element2_1, 1" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 178 'add' 'add_ln1033' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1033, label %hls_label_29_end, label %4" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln203_26 = zext i7 %index_input_element2_1 to i11" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 180 'zext' 'zext_ln203_26' <Predicate = (!icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (1.73ns)   --->   "%add_ln203_14 = add i11 %zext_ln203_24, %zext_ln203_26" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 181 'add' 'add_ln203_14' <Predicate = (!icmp_ln1033)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln203_27 = zext i11 %add_ln203_14 to i64" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 182 'zext' 'zext_ln203_27' <Predicate = (!icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%img_channel_0_data_3 = getelementptr [768 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_27" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 183 'getelementptr' 'img_channel_0_data_3' <Predicate = (!icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 184 [2/2] (3.25ns)   --->   "%img_channel_0_data_4 = load i12* %img_channel_0_data_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 184 'load' 'img_channel_0_data_4' <Predicate = (!icmp_ln1033)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str47, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:1037]   --->   Operation 185 'specregionend' 'empty_53' <Predicate = (icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i5 %subfilter_layer_0_V to i16" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 186 'sext' 'sext_ln46' <Predicate = (icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (1.76ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 187 'br' <Predicate = (icmp_ln1033)> <Delay = 1.76>

State 11 <SV = 8> <Delay = 6.50>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1035 = zext i7 %index_input_element2_1 to i64" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 188 'zext' 'zext_ln1035' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_3 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln1035" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 189 'getelementptr' 'channel_from_prev_ou_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/2] (3.25ns)   --->   "%img_channel_0_data_4 = load i12* %img_channel_0_data_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 190 'load' 'img_channel_0_data_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 191 [1/1] (3.25ns)   --->   "store i12 %img_channel_0_data_4, i12* %channel_from_prev_ou_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 191 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 3.25>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%index_0_i = phi i7 [ 0, %hls_label_29_end ], [ %index, %hls_label_0 ]"   --->   Operation 193 'phi' 'index_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (1.48ns)   --->   "%icmp_ln46 = icmp eq i7 %index_0_i, -64" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 194 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 195 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (1.87ns)   --->   "%index = add i7 %index_0_i, 1" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 196 'add' 'index' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %CORRELATE.exit.preheader, label %hls_label_0" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i7 %index_0_i to i64" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 198 'zext' 'zext_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_1 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln62" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 199 'getelementptr' 'channel_from_prev_ou_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 200 [2/2] (3.25ns)   --->   "%channel_from_prev_ou_2 = load i12* %channel_from_prev_ou_1, align 2" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 200 'load' 'channel_from_prev_ou_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_12 : Operation 201 [1/1] (1.76ns)   --->   "br label %CORRELATE.exit" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 201 'br' <Predicate = (icmp_ln46)> <Delay = 1.76>

State 13 <SV = 9> <Delay = 3.25>
ST_13 : Operation 202 [1/2] (3.25ns)   --->   "%channel_from_prev_ou_2 = load i12* %channel_from_prev_ou_1, align 2" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 202 'load' 'channel_from_prev_ou_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>

State 14 <SV = 10> <Delay = 7.94>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %channel_from_prev_ou_2 to i16" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 203 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (5.62ns)   --->   "%r_V = mul i16 %sext_ln1118, %sext_ln46" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 204 'mul' 'r_V' <Predicate = true> <Delay = 5.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%sum_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %r_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 205 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%correlate_img_V_assi_1 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln62" [FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 206 'getelementptr' 'correlate_img_V_assi_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (2.32ns)   --->   "store i12 %sum_V, i12* %correlate_img_V_assi_1, align 2" [FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 207 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 9> <Delay = 4.80>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%index_input_element2_2 = phi i7 [ %index_input_element_7, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65 ], [ 0, %CORRELATE.exit.preheader ]"   --->   Operation 209 'phi' 'index_input_element2_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (1.48ns)   --->   "%icmp_ln1039 = icmp eq i7 %index_input_element2_2, -64" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 210 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 211 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (1.87ns)   --->   "%index_input_element_7 = add i7 %index_input_element2_2, 1" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 212 'add' 'index_input_element_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1039, label %.preheader349.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1041 = zext i7 %index_input_element2_2 to i64" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 214 'zext' 'zext_ln1041' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %index_input_element2_2 to i13" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 215 'zext' 'zext_ln1265' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (1.54ns)   --->   "%add_ln1265 = add i13 %zext_ln1024, %zext_ln1265" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 216 'add' 'add_ln1265' <Predicate = (!icmp_ln1039)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1265_4 = zext i13 %add_ln1265 to i64" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 217 'zext' 'zext_ln1265_4' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_1 = getelementptr [3584 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln1265_4" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 218 'getelementptr' 'out_layer_data_V_add_1' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 219 [2/2] (3.25ns)   --->   "%p_Val2_4 = load i12* %out_layer_data_V_add_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 219 'load' 'p_Val2_4' <Predicate = (!icmp_ln1039)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%correlate_img_V_assi_2 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln1041" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 220 'getelementptr' 'correlate_img_V_assi_2' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 221 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i12* %correlate_img_V_assi_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 221 'load' 'p_Val2_5' <Predicate = (!icmp_ln1039)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "br label %.preheader349"   --->   Operation 222 'br' <Predicate = (icmp_ln1039)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 8.05>
ST_16 : Operation 223 [1/2] (3.25ns)   --->   "%p_Val2_4 = load i12* %out_layer_data_V_add_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 223 'load' 'p_Val2_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_16 : Operation 224 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i12* %correlate_img_V_assi_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 224 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_16 : Operation 225 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 %p_Val2_5, %p_Val2_4" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 225 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_data_V_add_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "br label %CORRELATE.exit" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 3.25>
ST_17 : Operation 228 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i3* %biases_layer7_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 228 'load' 'p_Val2_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 56> <ROM>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i3 %p_Val2_1 to i12" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 229 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i3 %p_Val2_1 to i11" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 230 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (1.76ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 231 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 7> <Delay = 4.80>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%index_input_element2_3 = phi i7 [ %index_input_element_6, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]"   --->   Operation 232 'phi' 'index_input_element2_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (1.48ns)   --->   "%icmp_ln1044 = icmp eq i7 %index_input_element2_3, -64" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 233 'icmp' 'icmp_ln1044' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 234 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (1.87ns)   --->   "%index_input_element_6 = add i7 %index_input_element2_3, 1" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 235 'add' 'index_input_element_6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1044, label %.preheader350.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i7 %index_input_element2_3 to i13" [FSRCNN_V1/FSRCNN.cpp:1048]   --->   Operation 237 'zext' 'zext_ln321' <Predicate = (!icmp_ln1044)> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (1.54ns)   --->   "%add_ln162 = add i13 %zext_ln1024, %zext_ln321" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 238 'add' 'add_ln162' <Predicate = (!icmp_ln1044)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln162_1 = zext i13 %add_ln162 to i64" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 239 'zext' 'zext_ln162_1' <Predicate = (!icmp_ln1044)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%out_layer_valid_V_ad = getelementptr [3584 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_1" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 240 'getelementptr' 'out_layer_valid_V_ad' <Predicate = (!icmp_ln1044)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_2 = getelementptr [3584 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln162_1" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 241 'getelementptr' 'out_layer_data_V_add_2' <Predicate = (!icmp_ln1044)> <Delay = 0.00>
ST_18 : Operation 242 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 242 'load' 'p_Val2_s' <Predicate = (!icmp_ln1044)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_18 : Operation 243 [2/2] (3.25ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 243 'load' 'tmp_valid_V' <Predicate = (!icmp_ln1044)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "br label %.preheader350"   --->   Operation 244 'br' <Predicate = (icmp_ln1044)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 7.48>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1046 = zext i7 %index_input_element2_3 to i64" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 245 'zext' 'zext_ln1046' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%img_channel_0_keep_3 = getelementptr [768 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1048]   --->   Operation 246 'getelementptr' 'img_channel_0_keep_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%img_channel_0_user_3 = getelementptr [768 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1049]   --->   Operation 247 'getelementptr' 'img_channel_0_user_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%img_channel_0_last_3 = getelementptr [768 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1050]   --->   Operation 248 'getelementptr' 'img_channel_0_last_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_2 = getelementptr [768 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1051]   --->   Operation 249 'getelementptr' 'img_channel_0_id_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%img_channel_0_dest_3 = getelementptr [768 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1052]   --->   Operation 250 'getelementptr' 'img_channel_0_dest_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 251 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i12 %p_Val2_s to i11" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 252 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (1.54ns)   --->   "%aux_sum_V = add i12 %sext_ln1265, %p_Val2_s" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 253 'add' 'aux_sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %sext_ln703, %trunc_ln703" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 254 'add' 'add_ln203' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 255 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:1047]   --->   Operation 255 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:1047]   --->   Operation 256 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 257 [2/2] (3.25ns)   --->   "%tmp_keep_V_5 = load i4* %img_channel_0_keep_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1048]   --->   Operation 257 'load' 'tmp_keep_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 258 [2/2] (2.56ns)   --->   "%tmp_user_V_4 = load i1* %img_channel_0_user_3, align 1" [FSRCNN_V1/FSRCNN.cpp:1049]   --->   Operation 258 'load' 'tmp_user_V_4' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 259 [2/2] (2.56ns)   --->   "%tmp_last_V_5 = load i1* %img_channel_0_last_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1050]   --->   Operation 259 'load' 'tmp_last_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 260 [2/2] (2.56ns)   --->   "%tmp_id_V_5 = load i1* %img_channel_0_id_V_2, align 1" [FSRCNN_V1/FSRCNN.cpp:1051]   --->   Operation 260 'load' 'tmp_id_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 261 [2/2] (2.56ns)   --->   "%tmp_dest_V_5 = load i1* %img_channel_0_dest_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1052]   --->   Operation 261 'load' 'tmp_dest_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 262 [1/2] (3.25ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 262 'load' 'tmp_valid_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>

State 20 <SV = 9> <Delay = 6.88>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = zext i11 %p_Val2_6 to i12" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:1047]   --->   Operation 263 'zext' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_6, i12* %out_layer_data_V_add_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1047]   --->   Operation 264 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_20 : Operation 265 [1/2] (3.25ns)   --->   "%tmp_keep_V_5 = load i4* %img_channel_0_keep_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1048]   --->   Operation 265 'load' 'tmp_keep_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_20 : Operation 266 [1/2] (2.56ns)   --->   "%tmp_user_V_4 = load i1* %img_channel_0_user_3, align 1" [FSRCNN_V1/FSRCNN.cpp:1049]   --->   Operation 266 'load' 'tmp_user_V_4' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_20 : Operation 267 [1/2] (2.56ns)   --->   "%tmp_last_V_5 = load i1* %img_channel_0_last_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1050]   --->   Operation 267 'load' 'tmp_last_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_20 : Operation 268 [1/2] (2.56ns)   --->   "%tmp_id_V_5 = load i1* %img_channel_0_id_V_2, align 1" [FSRCNN_V1/FSRCNN.cpp:1051]   --->   Operation 268 'load' 'tmp_id_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_20 : Operation 269 [1/2] (2.56ns)   --->   "%tmp_dest_V_5 = load i1* %img_channel_0_dest_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1052]   --->   Operation 269 'load' 'tmp_dest_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_20 : Operation 270 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V_6, i4 %tmp_keep_V_5, i1 %tmp_user_V_4, i1 %tmp_last_V_5, i1 %tmp_id_V_5, i1 %tmp_dest_V_5)" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 270 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_idx') with incoming values : ('row_idx', FSRCNN_V1/FSRCNN.cpp:942) [43]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('row_idx') with incoming values : ('row_idx', FSRCNN_V1/FSRCNN.cpp:942) [43]  (0 ns)
	'add' operation ('row_idx', FSRCNN_V1/FSRCNN.cpp:942) [46]  (1.87 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FSRCNN_V1/FSRCNN.cpp:945) [51]  (0 ns)
	'add' operation ('i', FSRCNN_V1/FSRCNN.cpp:945) [54]  (1.83 ns)

 <State 4>: 4.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', FSRCNN_V1/FSRCNN.cpp:946) [61]  (0 ns)
	'add' operation ('add_ln203_10', FSRCNN_V1/FSRCNN.cpp:947) [68]  (1.55 ns)
	'getelementptr' operation ('out_layer_data_V_add', FSRCNN_V1/FSRCNN.cpp:947) [70]  (0 ns)
	'store' operation ('store_ln947', FSRCNN_V1/FSRCNN.cpp:947) of constant 0 on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:944 [71]  (3.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:987) [91]  (1.77 ns)

 <State 6>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:989) [106]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989) of variable 'tmp.data.V', FSRCNN_V1/FSRCNN.cpp:989 on array 'img_channel[0].data.V', FSRCNN_V1/FSRCNN.cpp:940 [113]  (3.25 ns)

 <State 7>: 1.83ns
The critical path consists of the following:
	'phi' operation ('current_filter') with incoming values : ('current_filter', FSRCNN_V1/FSRCNN.cpp:1022) [161]  (0 ns)
	'add' operation ('current_filter', FSRCNN_V1/FSRCNN.cpp:1022) [164]  (1.83 ns)

 <State 8>: 7.01ns
The critical path consists of the following:
	'phi' operation ('current_input_channel') with incoming values : ('current_input_channel', FSRCNN_V1/FSRCNN.cpp:1024) [173]  (0 ns)
	'sub' operation ('sub_ln203', FSRCNN_V1/FSRCNN.cpp:1028) [183]  (0 ns)
	'add' operation ('add_ln203_13', FSRCNN_V1/FSRCNN.cpp:1028) [184]  (3.76 ns)
	'getelementptr' operation ('weights_layer7_V_0_a', FSRCNN_V1/FSRCNN.cpp:1028) [186]  (0 ns)
	'load' operation ('subfilter_layer[0].V', FSRCNN_V1/FSRCNN.cpp:1028) on array 'weights_layer7_V_0' [187]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('subfilter_layer[0].V', FSRCNN_V1/FSRCNN.cpp:1028) on array 'weights_layer7_V_0' [187]  (3.25 ns)

 <State 10>: 4.98ns
The critical path consists of the following:
	'phi' operation ('index_input_element2_1', FSRCNN_V1/FSRCNN.cpp:1033) with incoming values : ('add_ln1033', FSRCNN_V1/FSRCNN.cpp:1033) [191]  (0 ns)
	'add' operation ('add_ln203_14', FSRCNN_V1/FSRCNN.cpp:1035) [199]  (1.73 ns)
	'getelementptr' operation ('img_channel_0_data_3', FSRCNN_V1/FSRCNN.cpp:1035) [201]  (0 ns)
	'load' operation ('img_channel_0_data_4', FSRCNN_V1/FSRCNN.cpp:1035) on array 'img_channel[0].data.V', FSRCNN_V1/FSRCNN.cpp:940 [203]  (3.25 ns)

 <State 11>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_0_data_4', FSRCNN_V1/FSRCNN.cpp:1035) on array 'img_channel[0].data.V', FSRCNN_V1/FSRCNN.cpp:940 [203]  (3.25 ns)
	'store' operation ('store_ln1035', FSRCNN_V1/FSRCNN.cpp:1035) of variable 'img_channel_0_data_4', FSRCNN_V1/FSRCNN.cpp:1035 on array 'channel_from_prev_out_layer.V', FSRCNN_V1/FSRCNN.cpp:941 [204]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'phi' operation ('index') with incoming values : ('index', FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038) [211]  (0 ns)
	'getelementptr' operation ('channel_from_prev_ou_1', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038) [218]  (0 ns)
	'load' operation ('channel_from_prev_ou_2', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038) on array 'channel_from_prev_out_layer.V', FSRCNN_V1/FSRCNN.cpp:941 [219]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('channel_from_prev_ou_2', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038) on array 'channel_from_prev_out_layer.V', FSRCNN_V1/FSRCNN.cpp:941 [219]  (3.25 ns)

 <State 14>: 7.94ns
The critical path consists of the following:
	'mul' operation ('r.V', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038) [221]  (5.62 ns)
	'store' operation ('store_ln68', FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:1038) of variable 'sum.V', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038 on array 'correlate_img.V' [224]  (2.32 ns)

 <State 15>: 4.8ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:1039) [229]  (0 ns)
	'add' operation ('add_ln1265', FSRCNN_V1/FSRCNN.cpp:1041) [237]  (1.55 ns)
	'getelementptr' operation ('out_layer_data_V_add_1', FSRCNN_V1/FSRCNN.cpp:1041) [239]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:1041) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:944 [240]  (3.25 ns)

 <State 16>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:1041) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:944 [240]  (3.25 ns)
	'add' operation ('add_ln703', FSRCNN_V1/FSRCNN.cpp:1041) [243]  (1.55 ns)
	'store' operation ('store_ln1041', FSRCNN_V1/FSRCNN.cpp:1041) of variable 'add_ln703', FSRCNN_V1/FSRCNN.cpp:1041 on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:944 [244]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:1046) on array 'biases_layer7_V' [250]  (3.25 ns)

 <State 18>: 4.8ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:1044) [255]  (0 ns)
	'add' operation ('add_ln162', FSRCNN_V1/FSRCNN.cpp:1054) [268]  (1.55 ns)
	'getelementptr' operation ('out_layer_data_V_add_2', FSRCNN_V1/FSRCNN.cpp:1046) [271]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:1046) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:944 [272]  (3.25 ns)

 <State 19>: 7.48ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:1046) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:944 [272]  (3.25 ns)
	'add' operation ('aux_sum.V', FSRCNN_V1/FSRCNN.cpp:1046) [274]  (1.55 ns)
	'icmp' operation ('icmp_ln1494', FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:1047) [276]  (1.99 ns)
	'select' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:1047) [277]  (0.692 ns)

 <State 20>: 6.89ns
The critical path consists of the following:
	'load' operation ('tmp.keep.V', FSRCNN_V1/FSRCNN.cpp:1048) on array 'img_channel[0].keep.V', FSRCNN_V1/FSRCNN.cpp:940 [280]  (3.25 ns)
	fifo write on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:1054) [286]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
