Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 18 18:30:04 2021
| Host         : DESKTOP-H4G37MF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (98)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (98)
-------------------------------
 There are 98 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.019        0.000                      0                   98        0.069        0.000                      0                   98        2.000        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_in1_0                          {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         35.019        0.000                      0                   98        0.229        0.000                      0                   98       19.500        0.000                       0                   100  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       35.032        0.000                      0                   98        0.229        0.000                      0                   98       19.500        0.000                       0                   100  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         35.019        0.000                      0                   98        0.069        0.000                      0                   98  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       35.019        0.000                      0                   98        0.069        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.019ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.964ns (21.454%)  route 3.529ns (78.546%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.403     3.710    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT2 (Prop_lut2_I0_O)        0.124     3.834 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.834    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.029    38.853    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 35.019    

Slack (MET) :             35.019ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.964ns (21.445%)  route 3.531ns (78.555%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.405     3.712    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.124     3.836 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.836    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[2]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    38.855    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 35.019    

Slack (MET) :             35.030ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.991ns (21.996%)  route 3.514ns (78.004%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X110Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/Q
                         net (fo=3, routed)           1.421     1.181    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg_n_0_[8]
    SLICE_X112Y106       LUT4 (Prop_lut4_I2_O)        0.296     1.477 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_8/O
                         net (fo=1, routed)           0.518     1.995    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_8_n_0
    SLICE_X110Y105       LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_2/O
                         net (fo=24, routed)          1.159     3.278    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_2_n_0
    SLICE_X110Y102       LUT2 (Prop_lut2_I0_O)        0.152     3.430 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[0]_i_1__1/O
                         net (fo=1, routed)           0.415     3.846    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[0]_i_1__1_n_0
    SLICE_X111Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X111Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/C
                         clock pessimism              0.624    39.317    
                         clock uncertainty           -0.160    39.156    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)       -0.280    38.876    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                 35.030    

Slack (MET) :             35.035ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.992ns (21.931%)  route 3.531ns (78.069%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.405     3.712    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.152     3.864 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.864    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[3]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    38.899    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                 35.035    

Slack (MET) :             35.037ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.992ns (21.941%)  route 3.529ns (78.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.403     3.710    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.152     3.862 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.862    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    38.899    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                 35.037    

Slack (MET) :             35.062ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.966ns (20.362%)  route 3.778ns (79.638%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.548     3.960    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.124     4.084 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[5]_i_1__2/O
                         net (fo=1, routed)           0.000     4.084    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[5]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.029    39.145    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.145    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                 35.062    

Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.966ns (20.393%)  route 3.771ns (79.607%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.541     3.952    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.124     4.076 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[7]_i_1__2/O
                         net (fo=1, routed)           0.000     4.076    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[7]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.031    39.147    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.147    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.080ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.994ns (20.830%)  route 3.778ns (79.170%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.548     3.960    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.152     4.112 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[6]_i_1__2/O
                         net (fo=1, routed)           0.000     4.112    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[6]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.075    39.191    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 35.080    

Slack (MET) :             35.087ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.994ns (20.861%)  route 3.771ns (79.139%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.541     3.952    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.152     4.104 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[8]_i_1__2/O
                         net (fo=1, routed)           0.000     4.104    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[8]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.075    39.191    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 35.087    

Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.964ns (20.402%)  route 3.761ns (79.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.634     3.942    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X111Y100       LUT3 (Prop_lut3_I1_O)        0.124     4.066 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.066    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[8]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/C
                         clock pessimism              0.624    39.317    
                         clock uncertainty           -0.160    39.156    
    SLICE_X111Y100       FDRE (Setup_fdre_C_D)        0.031    39.187    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                 35.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.937%)  route 0.135ns (42.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.513    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/Q
                         net (fo=29, routed)          0.135    -0.237    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[25]
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[22]
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.992    -0.748    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.421    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.502ns (71.754%)  route 0.198ns (28.246%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/Q
                         net (fo=3, routed)           0.066    -0.387    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[6]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197    -0.190 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.136 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1/O[0]
                         net (fo=1, routed)           0.131    -0.006    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1_n_7
    SLICE_X111Y100       LUT3 (Prop_lut3_I2_O)        0.111     0.105 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.105    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[9]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.107    -0.134    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.179    -0.274    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y98        LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
                         clock pessimism              0.236    -0.594    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.107    -0.487    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.190ns (49.345%)  route 0.195ns (50.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.195    -0.258    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y99        LUT3 (Prop_lut3_I0_O)        0.049    -0.209 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[5]
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.107    -0.471    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.439ns (62.068%)  route 0.268ns (37.932%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/Q
                         net (fo=4, routed)           0.138    -0.328    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[15]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.200    -0.128 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2/O[3]
                         net (fo=1, routed)           0.130     0.002    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2_n_4
    SLICE_X111Y101       LUT3 (Prop_lut3_I2_O)        0.111     0.113 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.113    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[16]
    SLICE_X111Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.091    -0.150    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.814%)  route 0.195ns (51.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.195    -0.258    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y99        LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[4]
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.092    -0.486    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.179    -0.274    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y98        LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                         clock pessimism              0.236    -0.594    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.091    -0.503    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.485ns (67.092%)  route 0.238ns (32.908%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.636    -0.595    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/Q
                         net (fo=4, routed)           0.128    -0.303    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[19]
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.143 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.143    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.110     0.020    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/data0[21]
    SLICE_X107Y102       LUT6 (Prop_lut6_I0_O)        0.107     0.127 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     0.127    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[21]
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.992    -0.748    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.152    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.636    -0.595    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/Q
                         net (fo=29, routed)          0.200    -0.232    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[13]
    SLICE_X108Y99        LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[17]
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.906    -0.834    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121    -0.474    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.541ns (73.223%)  route 0.198ns (26.777%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/Q
                         net (fo=3, routed)           0.066    -0.387    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[6]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197    -0.190 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092    -0.097 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1/O[3]
                         net (fo=1, routed)           0.131     0.033    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1_n_4
    SLICE_X111Y100       LUT3 (Prop_lut3_I2_O)        0.111     0.144 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.144    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[12]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.092    -0.149    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y96    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y96    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y102   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y102   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y102   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.032ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.964ns (21.454%)  route 3.529ns (78.546%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.403     3.710    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT2 (Prop_lut2_I0_O)        0.124     3.834 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.834    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.147    38.837    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.029    38.866    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 35.032    

Slack (MET) :             35.032ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.964ns (21.445%)  route 3.531ns (78.555%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.405     3.712    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.124     3.836 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.836    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[2]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.147    38.837    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    38.868    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 35.032    

Slack (MET) :             35.043ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.991ns (21.996%)  route 3.514ns (78.004%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X110Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/Q
                         net (fo=3, routed)           1.421     1.181    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg_n_0_[8]
    SLICE_X112Y106       LUT4 (Prop_lut4_I2_O)        0.296     1.477 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_8/O
                         net (fo=1, routed)           0.518     1.995    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_8_n_0
    SLICE_X110Y105       LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_2/O
                         net (fo=24, routed)          1.159     3.278    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_2_n_0
    SLICE_X110Y102       LUT2 (Prop_lut2_I0_O)        0.152     3.430 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[0]_i_1__1/O
                         net (fo=1, routed)           0.415     3.846    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[0]_i_1__1_n_0
    SLICE_X111Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X111Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/C
                         clock pessimism              0.624    39.317    
                         clock uncertainty           -0.147    39.169    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)       -0.280    38.889    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                 35.043    

Slack (MET) :             35.048ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.992ns (21.931%)  route 3.531ns (78.069%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.405     3.712    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.152     3.864 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.864    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[3]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.147    38.837    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    38.912    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                 35.048    

Slack (MET) :             35.050ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.992ns (21.941%)  route 3.529ns (78.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.403     3.710    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.152     3.862 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.862    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.147    38.837    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    38.912    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                 35.050    

Slack (MET) :             35.075ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.966ns (20.362%)  route 3.778ns (79.638%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.548     3.960    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.124     4.084 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[5]_i_1__2/O
                         net (fo=1, routed)           0.000     4.084    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[5]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.147    39.129    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.029    39.158    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.158    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                 35.075    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.966ns (20.393%)  route 3.771ns (79.607%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.541     3.952    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.124     4.076 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[7]_i_1__2/O
                         net (fo=1, routed)           0.000     4.076    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[7]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.147    39.129    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.031    39.160    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.093ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.994ns (20.830%)  route 3.778ns (79.170%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.548     3.960    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.152     4.112 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[6]_i_1__2/O
                         net (fo=1, routed)           0.000     4.112    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[6]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.147    39.129    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.075    39.204    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.204    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 35.093    

Slack (MET) :             35.100ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.994ns (20.861%)  route 3.771ns (79.139%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.541     3.952    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.152     4.104 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[8]_i_1__2/O
                         net (fo=1, routed)           0.000     4.104    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[8]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.147    39.129    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.075    39.204    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.204    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 35.100    

Slack (MET) :             35.135ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.964ns (20.402%)  route 3.761ns (79.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.634     3.942    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X111Y100       LUT3 (Prop_lut3_I1_O)        0.124     4.066 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.066    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[8]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/C
                         clock pessimism              0.624    39.317    
                         clock uncertainty           -0.147    39.169    
    SLICE_X111Y100       FDRE (Setup_fdre_C_D)        0.031    39.200    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.200    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                 35.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.937%)  route 0.135ns (42.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.513    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/Q
                         net (fo=29, routed)          0.135    -0.237    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[25]
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[22]
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.992    -0.748    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.421    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.502ns (71.754%)  route 0.198ns (28.246%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/Q
                         net (fo=3, routed)           0.066    -0.387    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[6]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197    -0.190 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.136 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1/O[0]
                         net (fo=1, routed)           0.131    -0.006    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1_n_7
    SLICE_X111Y100       LUT3 (Prop_lut3_I2_O)        0.111     0.105 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.105    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[9]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.107    -0.134    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.179    -0.274    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y98        LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
                         clock pessimism              0.236    -0.594    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.107    -0.487    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.190ns (49.345%)  route 0.195ns (50.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.195    -0.258    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y99        LUT3 (Prop_lut3_I0_O)        0.049    -0.209 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[5]
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.107    -0.471    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.439ns (62.068%)  route 0.268ns (37.932%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/Q
                         net (fo=4, routed)           0.138    -0.328    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[15]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.200    -0.128 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2/O[3]
                         net (fo=1, routed)           0.130     0.002    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2_n_4
    SLICE_X111Y101       LUT3 (Prop_lut3_I2_O)        0.111     0.113 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.113    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[16]
    SLICE_X111Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.091    -0.150    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.814%)  route 0.195ns (51.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.195    -0.258    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y99        LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[4]
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.092    -0.486    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.179    -0.274    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y98        LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                         clock pessimism              0.236    -0.594    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.091    -0.503    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.485ns (67.092%)  route 0.238ns (32.908%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.636    -0.595    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/Q
                         net (fo=4, routed)           0.128    -0.303    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[19]
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.143 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.143    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.110     0.020    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/data0[21]
    SLICE_X107Y102       LUT6 (Prop_lut6_I0_O)        0.107     0.127 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     0.127    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[21]
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.992    -0.748    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.152    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.636    -0.595    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/Q
                         net (fo=29, routed)          0.200    -0.232    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[13]
    SLICE_X108Y99        LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[17]
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.906    -0.834    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121    -0.474    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.541ns (73.223%)  route 0.198ns (26.777%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/Q
                         net (fo=3, routed)           0.066    -0.387    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[6]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197    -0.190 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092    -0.097 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1/O[3]
                         net (fo=1, routed)           0.131     0.033    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1_n_4
    SLICE_X111Y100       LUT3 (Prop_lut3_I2_O)        0.111     0.144 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.144    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[12]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.092    -0.149    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y96    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y96    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y102   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y102   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y102   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y101   design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y99    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y98    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.019ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.964ns (21.454%)  route 3.529ns (78.546%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.403     3.710    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT2 (Prop_lut2_I0_O)        0.124     3.834 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.834    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.029    38.853    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 35.019    

Slack (MET) :             35.019ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.964ns (21.445%)  route 3.531ns (78.555%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.405     3.712    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.124     3.836 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.836    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[2]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    38.855    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 35.019    

Slack (MET) :             35.030ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.991ns (21.996%)  route 3.514ns (78.004%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X110Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/Q
                         net (fo=3, routed)           1.421     1.181    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg_n_0_[8]
    SLICE_X112Y106       LUT4 (Prop_lut4_I2_O)        0.296     1.477 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_8/O
                         net (fo=1, routed)           0.518     1.995    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_8_n_0
    SLICE_X110Y105       LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_2/O
                         net (fo=24, routed)          1.159     3.278    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_2_n_0
    SLICE_X110Y102       LUT2 (Prop_lut2_I0_O)        0.152     3.430 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[0]_i_1__1/O
                         net (fo=1, routed)           0.415     3.846    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[0]_i_1__1_n_0
    SLICE_X111Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X111Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/C
                         clock pessimism              0.624    39.317    
                         clock uncertainty           -0.160    39.156    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)       -0.280    38.876    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                 35.030    

Slack (MET) :             35.035ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.992ns (21.931%)  route 3.531ns (78.069%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.405     3.712    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.152     3.864 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.864    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[3]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    38.899    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                 35.035    

Slack (MET) :             35.037ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.992ns (21.941%)  route 3.529ns (78.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.403     3.710    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.152     3.862 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.862    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    38.899    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                 35.037    

Slack (MET) :             35.062ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.966ns (20.362%)  route 3.778ns (79.638%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.548     3.960    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.124     4.084 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[5]_i_1__2/O
                         net (fo=1, routed)           0.000     4.084    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[5]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.029    39.145    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.145    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                 35.062    

Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.966ns (20.393%)  route 3.771ns (79.607%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.541     3.952    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.124     4.076 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[7]_i_1__2/O
                         net (fo=1, routed)           0.000     4.076    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[7]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.031    39.147    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.147    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.080ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.994ns (20.830%)  route 3.778ns (79.170%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.548     3.960    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.152     4.112 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[6]_i_1__2/O
                         net (fo=1, routed)           0.000     4.112    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[6]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.075    39.191    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 35.080    

Slack (MET) :             35.087ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.994ns (20.861%)  route 3.771ns (79.139%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.541     3.952    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.152     4.104 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[8]_i_1__2/O
                         net (fo=1, routed)           0.000     4.104    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[8]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.075    39.191    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 35.087    

Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.964ns (20.402%)  route 3.761ns (79.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.634     3.942    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X111Y100       LUT3 (Prop_lut3_I1_O)        0.124     4.066 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.066    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[8]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/C
                         clock pessimism              0.624    39.317    
                         clock uncertainty           -0.160    39.156    
    SLICE_X111Y100       FDRE (Setup_fdre_C_D)        0.031    39.187    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                 35.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.937%)  route 0.135ns (42.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.513    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/Q
                         net (fo=29, routed)          0.135    -0.237    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[25]
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[22]
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.992    -0.748    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.261    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.502ns (71.754%)  route 0.198ns (28.246%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/Q
                         net (fo=3, routed)           0.066    -0.387    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[6]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197    -0.190 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.136 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1/O[0]
                         net (fo=1, routed)           0.131    -0.006    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1_n_7
    SLICE_X111Y100       LUT3 (Prop_lut3_I2_O)        0.111     0.105 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.105    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[9]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/C
                         clock pessimism              0.504    -0.241    
                         clock uncertainty            0.160    -0.081    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.107     0.026    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.179    -0.274    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y98        LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
                         clock pessimism              0.236    -0.594    
                         clock uncertainty            0.160    -0.434    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.107    -0.327    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.190ns (49.345%)  route 0.195ns (50.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.195    -0.258    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y99        LUT3 (Prop_lut3_I0_O)        0.049    -0.209 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[5]
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.160    -0.418    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.107    -0.311    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.439ns (62.068%)  route 0.268ns (37.932%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/Q
                         net (fo=4, routed)           0.138    -0.328    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[15]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.200    -0.128 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2/O[3]
                         net (fo=1, routed)           0.130     0.002    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2_n_4
    SLICE_X111Y101       LUT3 (Prop_lut3_I2_O)        0.111     0.113 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.113    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[16]
    SLICE_X111Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/C
                         clock pessimism              0.504    -0.241    
                         clock uncertainty            0.160    -0.081    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.091     0.010    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.814%)  route 0.195ns (51.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.195    -0.258    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y99        LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[4]
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.160    -0.418    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.092    -0.326    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.179    -0.274    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y98        LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                         clock pessimism              0.236    -0.594    
                         clock uncertainty            0.160    -0.434    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.091    -0.343    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.485ns (67.092%)  route 0.238ns (32.908%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.636    -0.595    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/Q
                         net (fo=4, routed)           0.128    -0.303    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[19]
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.143 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.143    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.110     0.020    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/data0[21]
    SLICE_X107Y102       LUT6 (Prop_lut6_I0_O)        0.107     0.127 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     0.127    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[21]
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.992    -0.748    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.160    -0.084    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092     0.008    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.636    -0.595    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/Q
                         net (fo=29, routed)          0.200    -0.232    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[13]
    SLICE_X108Y99        LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[17]
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.906    -0.834    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121    -0.314    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.541ns (73.223%)  route 0.198ns (26.777%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/Q
                         net (fo=3, routed)           0.066    -0.387    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[6]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197    -0.190 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092    -0.097 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1/O[3]
                         net (fo=1, routed)           0.131     0.033    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1_n_4
    SLICE_X111Y100       LUT3 (Prop_lut3_I2_O)        0.111     0.144 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.144    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[12]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/C
                         clock pessimism              0.504    -0.241    
                         clock uncertainty            0.160    -0.081    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.092     0.011    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.019ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.964ns (21.454%)  route 3.529ns (78.546%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.403     3.710    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT2 (Prop_lut2_I0_O)        0.124     3.834 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.834    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.029    38.853    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 35.019    

Slack (MET) :             35.019ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.964ns (21.445%)  route 3.531ns (78.555%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.405     3.712    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.124     3.836 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.836    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[2]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.031    38.855    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 35.019    

Slack (MET) :             35.030ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.991ns (21.996%)  route 3.514ns (78.004%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X110Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[8]/Q
                         net (fo=3, routed)           1.421     1.181    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg_n_0_[8]
    SLICE_X112Y106       LUT4 (Prop_lut4_I2_O)        0.296     1.477 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_8/O
                         net (fo=1, routed)           0.518     1.995    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_8_n_0
    SLICE_X110Y105       LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_2/O
                         net (fo=24, routed)          1.159     3.278    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_2_n_0
    SLICE_X110Y102       LUT2 (Prop_lut2_I0_O)        0.152     3.430 r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[0]_i_1__1/O
                         net (fo=1, routed)           0.415     3.846    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt[0]_i_1__1_n_0
    SLICE_X111Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X111Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/C
                         clock pessimism              0.624    39.317    
                         clock uncertainty           -0.160    39.156    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)       -0.280    38.876    design_1_i/assign_1_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                 35.030    

Slack (MET) :             35.035ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.992ns (21.931%)  route 3.531ns (78.069%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.405     3.712    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.152     3.864 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.864    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[3]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    38.899    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                 35.035    

Slack (MET) :             35.037ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.992ns (21.941%)  route 3.529ns (78.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.403     3.710    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X113Y98        LUT3 (Prop_lut3_I1_O)        0.152     3.862 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.862    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.687    38.518    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.075    38.899    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                 35.037    

Slack (MET) :             35.062ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.966ns (20.362%)  route 3.778ns (79.638%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.548     3.960    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.124     4.084 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[5]_i_1__2/O
                         net (fo=1, routed)           0.000     4.084    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[5]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.029    39.145    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.145    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                 35.062    

Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.966ns (20.393%)  route 3.771ns (79.607%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.541     3.952    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.124     4.076 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[7]_i_1__2/O
                         net (fo=1, routed)           0.000     4.076    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[7]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.031    39.147    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.147    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.080ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.994ns (20.830%)  route 3.778ns (79.170%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.548     3.960    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.152     4.112 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[6]_i_1__2/O
                         net (fo=1, routed)           0.000     4.112    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[6]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.075    39.191    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 35.080    

Slack (MET) :             35.087ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.994ns (20.861%)  route 3.771ns (79.139%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.056    -0.660    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X109Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.419    -0.241 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/Q
                         net (fo=3, routed)           1.280     1.039    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[2]
    SLICE_X109Y100       LUT4 (Prop_lut4_I3_O)        0.299     1.338 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6/O
                         net (fo=1, routed)           0.950     2.288    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_6_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.412 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2/O
                         net (fo=23, routed)          1.541     3.952    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[22]_i_2_n_0
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.152     4.104 r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[8]_i_1__2/O
                         net (fo=1, routed)           0.000     4.104    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt[8]
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)        0.075    39.191    design_1_i/assign_1_0/U0/TOGGLE_CNT4_INST/rCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 35.087    

Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.964ns (20.402%)  route 3.761ns (79.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -0.659    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y103       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[23]/Q
                         net (fo=4, routed)           1.409     1.169    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[23]
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.297     1.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6/O
                         net (fo=1, routed)           0.717     2.183    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_6_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.124     2.307 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2/O
                         net (fo=25, routed)          1.634     3.942    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[24]_i_2_n_0
    SLICE_X111Y100       LUT3 (Prop_lut3_I1_O)        0.124     4.066 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.066    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[8]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.861    38.692    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]/C
                         clock pessimism              0.624    39.317    
                         clock uncertainty           -0.160    39.156    
    SLICE_X111Y100       FDRE (Setup_fdre_C_D)        0.031    39.187    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                 35.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.937%)  route 0.135ns (42.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.513    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/Q
                         net (fo=29, routed)          0.135    -0.237    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[25]
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[22]
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.992    -0.748    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092    -0.261    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.502ns (71.754%)  route 0.198ns (28.246%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/Q
                         net (fo=3, routed)           0.066    -0.387    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[6]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197    -0.190 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.136 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1/O[0]
                         net (fo=1, routed)           0.131    -0.006    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1_n_7
    SLICE_X111Y100       LUT3 (Prop_lut3_I2_O)        0.111     0.105 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.105    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[9]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]/C
                         clock pessimism              0.504    -0.241    
                         clock uncertainty            0.160    -0.081    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.107     0.026    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.179    -0.274    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y98        LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[1]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
                         clock pessimism              0.236    -0.594    
                         clock uncertainty            0.160    -0.434    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.107    -0.327    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.190ns (49.345%)  route 0.195ns (50.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.195    -0.258    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y99        LUT3 (Prop_lut3_I0_O)        0.049    -0.209 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[5]
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.160    -0.418    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.107    -0.311    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.439ns (62.068%)  route 0.268ns (37.932%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[15]/Q
                         net (fo=4, routed)           0.138    -0.328    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[15]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.200    -0.128 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2/O[3]
                         net (fo=1, routed)           0.130     0.002    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2_n_4
    SLICE_X111Y101       LUT3 (Prop_lut3_I2_O)        0.111     0.113 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.113    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[16]
    SLICE_X111Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y101       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]/C
                         clock pessimism              0.504    -0.241    
                         clock uncertainty            0.160    -0.081    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.091     0.010    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.814%)  route 0.195ns (51.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.195    -0.258    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y99        LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[4]
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.160    -0.418    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.092    -0.326    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.179    -0.274    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[0]
    SLICE_X113Y98        LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[0]
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.831    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y98        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]/C
                         clock pessimism              0.236    -0.594    
                         clock uncertainty            0.160    -0.434    
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.091    -0.343    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.485ns (67.092%)  route 0.238ns (32.908%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.636    -0.595    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/Q
                         net (fo=4, routed)           0.128    -0.303    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[19]
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.143 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.143    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.110     0.020    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/data0[21]
    SLICE_X107Y102       LUT6 (Prop_lut6_I0_O)        0.107     0.127 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     0.127    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[21]
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.992    -0.748    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.160    -0.084    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.092     0.008    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.636    -0.595    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/Q
                         net (fo=29, routed)          0.200    -0.232    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[13]
    SLICE_X108Y99        LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_0[17]
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.906    -0.834    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121    -0.314    design_1_i/assign_1_0/U0/TOGGLE_CNT1_INST/rCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.541ns (73.223%)  route 0.198ns (26.777%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.637    -0.594    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X113Y99        FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[6]/Q
                         net (fo=3, routed)           0.066    -0.387    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[6]
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197    -0.190 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092    -0.097 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1/O[3]
                         net (fo=1, routed)           0.131     0.033    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1_n_4
    SLICE_X111Y100       LUT3 (Prop_lut3_I2_O)        0.111     0.144 r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.144    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt[12]
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.745    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]/C
                         clock pessimism              0.504    -0.241    
                         clock uncertainty            0.160    -0.081    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.092     0.011    design_1_i/assign_1_0/U0/TOGGLE_CNT2_INST/rCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.133    





