# VSD Mixed-signal PD Research Program planning-Action Items

## week 4
1. Pre-Layout Simulation of a 1-Bit ADC <br>
2. Post-Layout Simulation of a 1-Bit ADC <br>
3. Pre-Layout simulation of combination of RO and ADC(RO_ADC) <br>
4. Post-Layout simulation of RO_ADC <br>
5. Top Module of Verilog Code for RO and ADC
