<module name="CAL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CAL_HL_REVISION" acronym="CAL_HL_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="CAL_HL_HWINFO" acronym="CAL_HL_HWINFO" offset="0x4" width="32" description="Information about the IP module's hardware configuration, i.e. typically the module's HDL generics (if any). Actual field format and encoding is up to the module's designer to decide.">
    <bitfield id="NPPI_CONTEXTS1" width="2" begin="31" end="30" resetval="0x2" description="Number of contexts for PPI interface #0" range="" rwaccess="R">
      <bitenum value="3" id="RESERVED" token="NPPI_CONTEXTS1_3_r" description=""/>
      <bitenum value="2" id="EIGHT" token="NPPI_CONTEXTS1_2_r" description="PPI interface supported with 8 conetxts"/>
      <bitenum value="1" id="FOUR" token="NPPI_CONTEXTS1_1_r" description="PPI interface supported with 4 contexts"/>
      <bitenum value="0" id="ZERO" token="NPPI_CONTEXTS1_0_r" description="PPI interface not supported"/>
    </bitfield>
    <bitfield id="NPPI_CONTEXTS0" width="2" begin="29" end="28" resetval="0x2" description="Number of contexts for PPI interface #0" range="" rwaccess="R">
      <bitenum value="3" id="RESERVED" token="NPPI_CONTEXTS0_3_r" description=""/>
      <bitenum value="2" id="EIGHT" token="NPPI_CONTEXTS0_2_r" description="PPI interface supported with 8 contexts"/>
      <bitenum value="1" id="FOUR" token="NPPI_CONTEXTS0_1_r" description="PPI interface supported with 4 contexts"/>
      <bitenum value="0" id="ZERO" token="NPPI_CONTEXTS0_0_r" description="PPI interface not supported"/>
    </bitfield>
    <bitfield id="NCPORT" width="5" begin="27" end="23" resetval="0x07" description="Number of supported CPORTs (including CPORT #0) minus 1. That number typically corresponds to the number of CPORTs that can provide data from OCPI. E.g. NCPORT=7 means that CAL implements 8 CPorts but one of them (CPORT0) is typically used for data read from memory and typically 7 (CPORT1~CPORT7) can be used for data received on OCPI Note: Equals NCPORT generic parameter minus 1" range="" rwaccess="R"/>
    <bitfield id="VFIFO" width="4" begin="22" end="19" resetval="0x9" description="Video port FIFO size" range="" rwaccess="R"/>
    <bitfield id="WCTX" width="6" begin="18" end="13" resetval="0x08" description="Number of implemented DMA write contexts" range="" rwaccess="R"/>
    <bitfield id="PCTX" width="5" begin="12" end="8" resetval="0x04" description="Number of implemented pixel processing contexts" range="" rwaccess="R"/>
    <bitfield id="RFIFO" width="4" begin="7" end="4" resetval="0x6" description="Read FIFO size 2^RFIFO words of 16 bytes" range="" rwaccess="R"/>
    <bitfield id="WFIFO" width="4" begin="3" end="0" resetval="0x9" description="Write FIFO size 2^WFIFO words of 16 bytes" range="" rwaccess="R"/>
  </register>
  <register id="CAL_HL_SYSCONFIG" acronym="CAL_HL_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="IDLE protocol configuration" range="" rwaccess="RW">
      <bitenum value="0" id="FORCE" token="IDLEMODE_0" description="Force Idle"/>
      <bitenum value="1" id="NO" token="IDLEMODE_1" description="No Idle"/>
      <bitenum value="3" id="SMART2" token="IDLEMODE_3" description="Smart Idle"/>
      <bitenum value="2" id="SMART1" token="IDLEMODE_2" description="Smart Idle"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Software reset" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SOFTRESET_0_w" description="No action"/>
      <bitenum value="1" id="RESET" token="SOFTRESET_1_w" description="Initiate software reset"/>
      <bitenum value="1" id="PENDING" token="SOFTRESET_1_r" description="Reset (software or other) ongoing"/>
      <bitenum value="0" id="DONE" token="SOFTRESET_0_r" description="Reset done, no pending action"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQ_EOI" acronym="CAL_HL_IRQ_EOI" offset="0x1C" width="32" description="End Of Interrupt number specification">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE_NUMBER" width="1" begin="0" end="0" resetval="0" description="Software End Of Interrupt (EOI) control. Write number of interrupt output." range="" rwaccess="RW">
      <bitenum value="0" id="EOI0" token="LINE_NUMBER_0_w" description="EOI for interrupt output line #0"/>
      <bitenum value="0" id="READ0" token="LINE_NUMBER_0_r" description="Reads always 0 (no EOI memory)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_0" acronym="CAL_HL_IRQSTATUS_RAW_j_0" offset="0x20" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_1" acronym="CAL_HL_IRQSTATUS_RAW_j_1" offset="0x30" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_2" acronym="CAL_HL_IRQSTATUS_RAW_j_2" offset="0x40" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_3" acronym="CAL_HL_IRQSTATUS_RAW_j_3" offset="0x50" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_4" acronym="CAL_HL_IRQSTATUS_RAW_j_4" offset="0x60" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_5" acronym="CAL_HL_IRQSTATUS_RAW_j_5" offset="0x70" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_6" acronym="CAL_HL_IRQSTATUS_RAW_j_6" offset="0x80" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_7" acronym="CAL_HL_IRQSTATUS_RAW_j_7" offset="0x90" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_8" acronym="CAL_HL_IRQSTATUS_RAW_j_8" offset="0xA0" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j_9" acronym="CAL_HL_IRQSTATUS_RAW_j_9" offset="0xB0" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ31_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ30_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ29_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ28_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ27_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ26_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ25_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ24_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ23_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ22_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ21_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ20_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ19_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ18_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ17_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ16_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ15_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ14_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ13_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ12_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ11_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ10_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ9_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ8_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ7_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ6_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ5_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ4_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="SET" token="IRQ0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_0" acronym="CAL_HL_IRQSTATUS_j_0" offset="0x24" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_1" acronym="CAL_HL_IRQSTATUS_j_1" offset="0x34" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_2" acronym="CAL_HL_IRQSTATUS_j_2" offset="0x44" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_3" acronym="CAL_HL_IRQSTATUS_j_3" offset="0x54" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_4" acronym="CAL_HL_IRQSTATUS_j_4" offset="0x64" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_5" acronym="CAL_HL_IRQSTATUS_j_5" offset="0x74" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_6" acronym="CAL_HL_IRQSTATUS_j_6" offset="0x84" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_7" acronym="CAL_HL_IRQSTATUS_j_7" offset="0x94" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_8" acronym="CAL_HL_IRQSTATUS_j_8" offset="0xA4" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQSTATUS_j_9" acronym="CAL_HL_IRQSTATUS_j_9" offset="0xB4" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ31_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ31_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ31_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ30_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ30_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ30_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ29_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ29_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ29_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ28_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ28_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ28_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ27_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ27_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ27_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ26_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ26_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ26_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ25_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ25_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ25_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ24_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ24_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ24_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ23_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ23_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ23_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ22_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ22_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ22_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ21_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ21_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ21_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ20_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ20_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ20_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ19_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ19_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ19_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ18_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ18_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ18_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ17_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ17_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ17_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ16_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ16_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ16_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ15_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ15_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ15_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ14_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ14_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ14_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ13_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ13_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ13_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ12_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ12_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ12_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ11_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ11_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ11_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ10_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ10_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ10_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ9_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ9_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ9_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ8_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ7_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ7_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ7_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ6_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ6_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ6_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ5_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ5_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ5_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ4_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ4_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ4_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ3_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ2_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ1_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NACT" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="CLEAR" token="IRQ0_1_w" description="Clear (RAW) event"/>
      <bitenum value="1" id="PENDING" token="IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="NOEVENT" token="IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_0" acronym="CAL_HL_IRQENABLE_SET_j_0" offset="0x28" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_1" acronym="CAL_HL_IRQENABLE_SET_j_1" offset="0x38" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_2" acronym="CAL_HL_IRQENABLE_SET_j_2" offset="0x48" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_3" acronym="CAL_HL_IRQENABLE_SET_j_3" offset="0x58" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_4" acronym="CAL_HL_IRQENABLE_SET_j_4" offset="0x68" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_5" acronym="CAL_HL_IRQENABLE_SET_j_5" offset="0x78" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_6" acronym="CAL_HL_IRQENABLE_SET_j_6" offset="0x88" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_7" acronym="CAL_HL_IRQENABLE_SET_j_7" offset="0x98" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_8" acronym="CAL_HL_IRQENABLE_SET_j_8" offset="0xA8" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j_9" acronym="CAL_HL_IRQENABLE_SET_j_9" offset="0xB8" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ31_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ30_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ29_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ28_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ27_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ26_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ25_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ24_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ23_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ22_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ21_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ20_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ19_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ18_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ17_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ16_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ15_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ14_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ13_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ12_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ11_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ10_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ9_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ8_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ7_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ6_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ5_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ4_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="ENABLE" token="IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_0" acronym="CAL_HL_IRQENABLE_CLR_j_0" offset="0x2C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_1" acronym="CAL_HL_IRQENABLE_CLR_j_1" offset="0x3C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_2" acronym="CAL_HL_IRQENABLE_CLR_j_2" offset="0x4C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_3" acronym="CAL_HL_IRQENABLE_CLR_j_3" offset="0x5C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_4" acronym="CAL_HL_IRQENABLE_CLR_j_4" offset="0x6C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_5" acronym="CAL_HL_IRQENABLE_CLR_j_5" offset="0x7C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_6" acronym="CAL_HL_IRQENABLE_CLR_j_6" offset="0x8C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_7" acronym="CAL_HL_IRQENABLE_CLR_j_7" offset="0x9C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_8" acronym="CAL_HL_IRQENABLE_CLR_j_8" offset="0xAC" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j_9" acronym="CAL_HL_IRQENABLE_CLR_j_9" offset="0xBC" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ31_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ31_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ31_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ31_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ30_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ30_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ30_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ30_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ29_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ29_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ29_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ29_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ28_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ28_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ28_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ28_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ27_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ27_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ27_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ27_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ26_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ26_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ26_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ26_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ25_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ25_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ25_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ25_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ24_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ24_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ24_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ24_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ23_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ23_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ23_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ23_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ22_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ22_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ22_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ22_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ21_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ21_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ21_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ21_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ20_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ20_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ20_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ20_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ19_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ19_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ19_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ19_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ18_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ18_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ18_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ18_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ17_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ17_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ17_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ17_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ16_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ16_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ16_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ16_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ15_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ15_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ15_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ15_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ14_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ14_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ14_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ14_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ13_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ13_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ13_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ13_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ12_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ12_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ12_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ12_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ11_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ11_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ11_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ11_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ10_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ10_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ10_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ10_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ9_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ9_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ9_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ9_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ8_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ8_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ8_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ8_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ7_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ7_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ7_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ7_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ6_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ6_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ6_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ6_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ5_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ5_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ5_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ5_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ4_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ4_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ4_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ4_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0" description="Check section CAMSS Interrupt Events for details" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NOACTION" token="IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="DISABLE" token="IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="ENABLED" token="IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="DISABLED" token="IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="CAL_PIX_PROC_i_0" acronym="CAL_PIX_PROC_i_0" offset="0xC0" width="32" description="Pixel processing control">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CPORT" width="5" begin="23" end="19" resetval="0x00" description="CPort ID to process." range="" rwaccess="RW"/>
    <bitfield id="PACK" width="3" begin="18" end="16" resetval="0x5" description="Control pixel packing" range="" rwaccess="RW">
      <bitenum value="6" id="ARGB" token="PACK_6" description="3 samples coded into 3x 8 bits followed by 8-bit padding"/>
      <bitenum value="0" id="B8" token="PACK_0" description="8 bit"/>
      <bitenum value="2" id="B10_MIPI" token="PACK_2" description="10 bit - MIPI"/>
      <bitenum value="4" id="B12_MIPI" token="PACK_4" description="12 bit - MIPI"/>
      <bitenum value="5" id="B16" token="PACK_5" description="16 bit"/>
      <bitenum value="3" id="B12" token="PACK_3" description="12 bit"/>
    </bitfield>
    <bitfield id="DPCME" width="5" begin="15" end="11" resetval="0x00" description="DPCM encoder" range="" rwaccess="RW">
      <bitenum value="22" id="DPCM_16_8_16_1" token="DPCME_22" description="16-8-16 Predictor 1"/>
      <bitenum value="0" id="BYPASS" token="DPCME_0" description="Bypass"/>
      <bitenum value="2" id="DPCM_10_8_10_1" token="DPCME_2" description="10-8-10 Predictor 1"/>
      <bitenum value="16" id="DPCM_14_8_14_1" token="DPCME_16" description="14-8-14 Predictor 1"/>
      <bitenum value="18" id="DPCM_16_12_16_1" token="DPCME_18" description="16-12-16 Predictor 1"/>
      <bitenum value="8" id="DPCM_12_8_12_1" token="DPCME_8" description="12-8-12 Predictor 1"/>
      <bitenum value="20" id="DPCM_16_10_16_1" token="DPCME_20" description="16-10-16 Predictor 1"/>
      <bitenum value="14" id="DPCM_14_10_14" token="DPCME_14" description="14-10-14 Predictor 1"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPCMD" width="5" begin="9" end="5" resetval="0x00" description="DPCM Decoder" range="" rwaccess="RW">
      <bitenum value="22" id="DPCM_16_8_16_1" token="DPCMD_22" description="16-8-16 Predictor 1"/>
      <bitenum value="6" id="DPCM_10_6_10_1" token="DPCMD_6" description="10-6-10 Predictor 1"/>
      <bitenum value="10" id="DPCM_12_7_12_1" token="DPCMD_10" description="12-7-12 Predictor 1"/>
      <bitenum value="7" id="DPCM_10_6_10_2" token="DPCMD_7" description="10-6-10 Predictor 2"/>
      <bitenum value="0" id="BYPASS" token="DPCMD_0" description="Bypass"/>
      <bitenum value="2" id="DPCM_10_8_10_1" token="DPCMD_2" description="10-8-10 Predictor 1"/>
      <bitenum value="8" id="DPCM_12_8_12_1" token="DPCMD_8" description="12-8-12 Predictor 1"/>
      <bitenum value="16" id="DPCM_14_8_14_1" token="DPCMD_16" description="14-8-14 Predictor 1"/>
      <bitenum value="18" id="DPCM_16_12_16_1" token="DPCMD_18" description="16-12-16 Predictor 1"/>
      <bitenum value="5" id="DPCM_10_7_10_2" token="DPCMD_5" description="10-7-10 Predictor 2"/>
      <bitenum value="12" id="DPCM_12_6_12_1" token="DPCMD_12" description="12-6-12 Predictor 1"/>
      <bitenum value="4" id="DPCM_10_7_10_1" token="DPCMD_4" description="10-7-10 Predictor 1"/>
      <bitenum value="20" id="DPCM_16_10_16_1" token="DPCMD_20" description="16-10-16 Predictor 1"/>
      <bitenum value="14" id="DPCM_14_10_14" token="DPCMD_14" description="14-10-14 Predictor 1"/>
    </bitfield>
    <bitfield id="EXTRACT" width="4" begin="4" end="1" resetval="0xA" description="Control pixel extraction from the byte stream" range="" rwaccess="RW">
      <bitenum value="6" id="B12_MIPI" token="EXTRACT_6" description="12 bit MIPI"/>
      <bitenum value="1" id="B7" token="EXTRACT_1" description="7 bit"/>
      <bitenum value="10" id="B16_LE" token="EXTRACT_10" description="16-bit (little endian) = bypass"/>
      <bitenum value="7" id="B14" token="EXTRACT_7" description="14 bit (linear)"/>
      <bitenum value="0" id="B6" token="EXTRACT_0" description="6 bit"/>
      <bitenum value="2" id="B8" token="EXTRACT_2" description="8 bit"/>
      <bitenum value="8" id="B14_MIPI" token="EXTRACT_8" description="14 bit MIPI"/>
      <bitenum value="9" id="B16_BE" token="EXTRACT_9" description="16-bit (big endian)"/>
      <bitenum value="4" id="B10_MIPI" token="EXTRACT_4" description="10 bit MIPI"/>
      <bitenum value="5" id="B12" token="EXTRACT_5" description="12 bit (linear)"/>
      <bitenum value="3" id="B10" token="EXTRACT_3" description="10 bit (linear)"/>
    </bitfield>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable the pixel processing context" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="EN_0" description="Disabled"/>
      <bitenum value="1" id="EN" token="EN_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="CAL_PIX_PROC_i_1" acronym="CAL_PIX_PROC_i_1" offset="0xC4" width="32" description="Pixel processing control">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CPORT" width="5" begin="23" end="19" resetval="0x00" description="CPort ID to process." range="" rwaccess="RW"/>
    <bitfield id="PACK" width="3" begin="18" end="16" resetval="0x5" description="Control pixel packing" range="" rwaccess="RW">
      <bitenum value="6" id="ARGB" token="PACK_6" description="3 samples coded into 3x 8 bits followed by 8-bit padding"/>
      <bitenum value="0" id="B8" token="PACK_0" description="8 bit"/>
      <bitenum value="2" id="B10_MIPI" token="PACK_2" description="10 bit - MIPI"/>
      <bitenum value="4" id="B12_MIPI" token="PACK_4" description="12 bit - MIPI"/>
      <bitenum value="5" id="B16" token="PACK_5" description="16 bit"/>
      <bitenum value="3" id="B12" token="PACK_3" description="12 bit"/>
    </bitfield>
    <bitfield id="DPCME" width="5" begin="15" end="11" resetval="0x00" description="DPCM encoder" range="" rwaccess="RW">
      <bitenum value="22" id="DPCM_16_8_16_1" token="DPCME_22" description="16-8-16 Predictor 1"/>
      <bitenum value="0" id="BYPASS" token="DPCME_0" description="Bypass"/>
      <bitenum value="2" id="DPCM_10_8_10_1" token="DPCME_2" description="10-8-10 Predictor 1"/>
      <bitenum value="16" id="DPCM_14_8_14_1" token="DPCME_16" description="14-8-14 Predictor 1"/>
      <bitenum value="18" id="DPCM_16_12_16_1" token="DPCME_18" description="16-12-16 Predictor 1"/>
      <bitenum value="8" id="DPCM_12_8_12_1" token="DPCME_8" description="12-8-12 Predictor 1"/>
      <bitenum value="20" id="DPCM_16_10_16_1" token="DPCME_20" description="16-10-16 Predictor 1"/>
      <bitenum value="14" id="DPCM_14_10_14" token="DPCME_14" description="14-10-14 Predictor 1"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPCMD" width="5" begin="9" end="5" resetval="0x00" description="DPCM Decoder" range="" rwaccess="RW">
      <bitenum value="22" id="DPCM_16_8_16_1" token="DPCMD_22" description="16-8-16 Predictor 1"/>
      <bitenum value="6" id="DPCM_10_6_10_1" token="DPCMD_6" description="10-6-10 Predictor 1"/>
      <bitenum value="10" id="DPCM_12_7_12_1" token="DPCMD_10" description="12-7-12 Predictor 1"/>
      <bitenum value="7" id="DPCM_10_6_10_2" token="DPCMD_7" description="10-6-10 Predictor 2"/>
      <bitenum value="0" id="BYPASS" token="DPCMD_0" description="Bypass"/>
      <bitenum value="2" id="DPCM_10_8_10_1" token="DPCMD_2" description="10-8-10 Predictor 1"/>
      <bitenum value="8" id="DPCM_12_8_12_1" token="DPCMD_8" description="12-8-12 Predictor 1"/>
      <bitenum value="16" id="DPCM_14_8_14_1" token="DPCMD_16" description="14-8-14 Predictor 1"/>
      <bitenum value="18" id="DPCM_16_12_16_1" token="DPCMD_18" description="16-12-16 Predictor 1"/>
      <bitenum value="5" id="DPCM_10_7_10_2" token="DPCMD_5" description="10-7-10 Predictor 2"/>
      <bitenum value="12" id="DPCM_12_6_12_1" token="DPCMD_12" description="12-6-12 Predictor 1"/>
      <bitenum value="4" id="DPCM_10_7_10_1" token="DPCMD_4" description="10-7-10 Predictor 1"/>
      <bitenum value="20" id="DPCM_16_10_16_1" token="DPCMD_20" description="16-10-16 Predictor 1"/>
      <bitenum value="14" id="DPCM_14_10_14" token="DPCMD_14" description="14-10-14 Predictor 1"/>
    </bitfield>
    <bitfield id="EXTRACT" width="4" begin="4" end="1" resetval="0xA" description="Control pixel extraction from the byte stream" range="" rwaccess="RW">
      <bitenum value="6" id="B12_MIPI" token="EXTRACT_6" description="12 bit MIPI"/>
      <bitenum value="1" id="B7" token="EXTRACT_1" description="7 bit"/>
      <bitenum value="10" id="B16_LE" token="EXTRACT_10" description="16-bit (little endian) = bypass"/>
      <bitenum value="7" id="B14" token="EXTRACT_7" description="14 bit (linear)"/>
      <bitenum value="0" id="B6" token="EXTRACT_0" description="6 bit"/>
      <bitenum value="2" id="B8" token="EXTRACT_2" description="8 bit"/>
      <bitenum value="8" id="B14_MIPI" token="EXTRACT_8" description="14 bit MIPI"/>
      <bitenum value="9" id="B16_BE" token="EXTRACT_9" description="16-bit (big endian)"/>
      <bitenum value="4" id="B10_MIPI" token="EXTRACT_4" description="10 bit MIPI"/>
      <bitenum value="5" id="B12" token="EXTRACT_5" description="12 bit (linear)"/>
      <bitenum value="3" id="B10" token="EXTRACT_3" description="10 bit (linear)"/>
    </bitfield>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable the pixel processing context" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="EN_0" description="Disabled"/>
      <bitenum value="1" id="EN" token="EN_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="CAL_PIX_PROC_i_2" acronym="CAL_PIX_PROC_i_2" offset="0xC8" width="32" description="Pixel processing control">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CPORT" width="5" begin="23" end="19" resetval="0x00" description="CPort ID to process." range="" rwaccess="RW"/>
    <bitfield id="PACK" width="3" begin="18" end="16" resetval="0x5" description="Control pixel packing" range="" rwaccess="RW">
      <bitenum value="6" id="ARGB" token="PACK_6" description="3 samples coded into 3x 8 bits followed by 8-bit padding"/>
      <bitenum value="0" id="B8" token="PACK_0" description="8 bit"/>
      <bitenum value="2" id="B10_MIPI" token="PACK_2" description="10 bit - MIPI"/>
      <bitenum value="4" id="B12_MIPI" token="PACK_4" description="12 bit - MIPI"/>
      <bitenum value="5" id="B16" token="PACK_5" description="16 bit"/>
      <bitenum value="3" id="B12" token="PACK_3" description="12 bit"/>
    </bitfield>
    <bitfield id="DPCME" width="5" begin="15" end="11" resetval="0x00" description="DPCM encoder" range="" rwaccess="RW">
      <bitenum value="22" id="DPCM_16_8_16_1" token="DPCME_22" description="16-8-16 Predictor 1"/>
      <bitenum value="0" id="BYPASS" token="DPCME_0" description="Bypass"/>
      <bitenum value="2" id="DPCM_10_8_10_1" token="DPCME_2" description="10-8-10 Predictor 1"/>
      <bitenum value="16" id="DPCM_14_8_14_1" token="DPCME_16" description="14-8-14 Predictor 1"/>
      <bitenum value="18" id="DPCM_16_12_16_1" token="DPCME_18" description="16-12-16 Predictor 1"/>
      <bitenum value="8" id="DPCM_12_8_12_1" token="DPCME_8" description="12-8-12 Predictor 1"/>
      <bitenum value="20" id="DPCM_16_10_16_1" token="DPCME_20" description="16-10-16 Predictor 1"/>
      <bitenum value="14" id="DPCM_14_10_14" token="DPCME_14" description="14-10-14 Predictor 1"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPCMD" width="5" begin="9" end="5" resetval="0x00" description="DPCM Decoder" range="" rwaccess="RW">
      <bitenum value="22" id="DPCM_16_8_16_1" token="DPCMD_22" description="16-8-16 Predictor 1"/>
      <bitenum value="6" id="DPCM_10_6_10_1" token="DPCMD_6" description="10-6-10 Predictor 1"/>
      <bitenum value="10" id="DPCM_12_7_12_1" token="DPCMD_10" description="12-7-12 Predictor 1"/>
      <bitenum value="7" id="DPCM_10_6_10_2" token="DPCMD_7" description="10-6-10 Predictor 2"/>
      <bitenum value="0" id="BYPASS" token="DPCMD_0" description="Bypass"/>
      <bitenum value="2" id="DPCM_10_8_10_1" token="DPCMD_2" description="10-8-10 Predictor 1"/>
      <bitenum value="8" id="DPCM_12_8_12_1" token="DPCMD_8" description="12-8-12 Predictor 1"/>
      <bitenum value="16" id="DPCM_14_8_14_1" token="DPCMD_16" description="14-8-14 Predictor 1"/>
      <bitenum value="18" id="DPCM_16_12_16_1" token="DPCMD_18" description="16-12-16 Predictor 1"/>
      <bitenum value="5" id="DPCM_10_7_10_2" token="DPCMD_5" description="10-7-10 Predictor 2"/>
      <bitenum value="12" id="DPCM_12_6_12_1" token="DPCMD_12" description="12-6-12 Predictor 1"/>
      <bitenum value="4" id="DPCM_10_7_10_1" token="DPCMD_4" description="10-7-10 Predictor 1"/>
      <bitenum value="20" id="DPCM_16_10_16_1" token="DPCMD_20" description="16-10-16 Predictor 1"/>
      <bitenum value="14" id="DPCM_14_10_14" token="DPCMD_14" description="14-10-14 Predictor 1"/>
    </bitfield>
    <bitfield id="EXTRACT" width="4" begin="4" end="1" resetval="0xA" description="Control pixel extraction from the byte stream" range="" rwaccess="RW">
      <bitenum value="6" id="B12_MIPI" token="EXTRACT_6" description="12 bit MIPI"/>
      <bitenum value="1" id="B7" token="EXTRACT_1" description="7 bit"/>
      <bitenum value="10" id="B16_LE" token="EXTRACT_10" description="16-bit (little endian) = bypass"/>
      <bitenum value="7" id="B14" token="EXTRACT_7" description="14 bit (linear)"/>
      <bitenum value="0" id="B6" token="EXTRACT_0" description="6 bit"/>
      <bitenum value="2" id="B8" token="EXTRACT_2" description="8 bit"/>
      <bitenum value="8" id="B14_MIPI" token="EXTRACT_8" description="14 bit MIPI"/>
      <bitenum value="9" id="B16_BE" token="EXTRACT_9" description="16-bit (big endian)"/>
      <bitenum value="4" id="B10_MIPI" token="EXTRACT_4" description="10 bit MIPI"/>
      <bitenum value="5" id="B12" token="EXTRACT_5" description="12 bit (linear)"/>
      <bitenum value="3" id="B10" token="EXTRACT_3" description="10 bit (linear)"/>
    </bitfield>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable the pixel processing context" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="EN_0" description="Disabled"/>
      <bitenum value="1" id="EN" token="EN_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="CAL_PIX_PROC_i_3" acronym="CAL_PIX_PROC_i_3" offset="0xCC" width="32" description="Pixel processing control">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CPORT" width="5" begin="23" end="19" resetval="0x00" description="CPort ID to process." range="" rwaccess="RW"/>
    <bitfield id="PACK" width="3" begin="18" end="16" resetval="0x5" description="Control pixel packing" range="" rwaccess="RW">
      <bitenum value="6" id="ARGB" token="PACK_6" description="3 samples coded into 3x 8 bits followed by 8-bit padding"/>
      <bitenum value="0" id="B8" token="PACK_0" description="8 bit"/>
      <bitenum value="2" id="B10_MIPI" token="PACK_2" description="10 bit - MIPI"/>
      <bitenum value="4" id="B12_MIPI" token="PACK_4" description="12 bit - MIPI"/>
      <bitenum value="5" id="B16" token="PACK_5" description="16 bit"/>
      <bitenum value="3" id="B12" token="PACK_3" description="12 bit"/>
    </bitfield>
    <bitfield id="DPCME" width="5" begin="15" end="11" resetval="0x00" description="DPCM encoder" range="" rwaccess="RW">
      <bitenum value="22" id="DPCM_16_8_16_1" token="DPCME_22" description="16-8-16 Predictor 1"/>
      <bitenum value="0" id="BYPASS" token="DPCME_0" description="Bypass"/>
      <bitenum value="2" id="DPCM_10_8_10_1" token="DPCME_2" description="10-8-10 Predictor 1"/>
      <bitenum value="16" id="DPCM_14_8_14_1" token="DPCME_16" description="14-8-14 Predictor 1"/>
      <bitenum value="18" id="DPCM_16_12_16_1" token="DPCME_18" description="16-12-16 Predictor 1"/>
      <bitenum value="8" id="DPCM_12_8_12_1" token="DPCME_8" description="12-8-12 Predictor 1"/>
      <bitenum value="20" id="DPCM_16_10_16_1" token="DPCME_20" description="16-10-16 Predictor 1"/>
      <bitenum value="14" id="DPCM_14_10_14" token="DPCME_14" description="14-10-14 Predictor 1"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPCMD" width="5" begin="9" end="5" resetval="0x00" description="DPCM Decoder" range="" rwaccess="RW">
      <bitenum value="22" id="DPCM_16_8_16_1" token="DPCMD_22" description="16-8-16 Predictor 1"/>
      <bitenum value="6" id="DPCM_10_6_10_1" token="DPCMD_6" description="10-6-10 Predictor 1"/>
      <bitenum value="10" id="DPCM_12_7_12_1" token="DPCMD_10" description="12-7-12 Predictor 1"/>
      <bitenum value="7" id="DPCM_10_6_10_2" token="DPCMD_7" description="10-6-10 Predictor 2"/>
      <bitenum value="0" id="BYPASS" token="DPCMD_0" description="Bypass"/>
      <bitenum value="2" id="DPCM_10_8_10_1" token="DPCMD_2" description="10-8-10 Predictor 1"/>
      <bitenum value="8" id="DPCM_12_8_12_1" token="DPCMD_8" description="12-8-12 Predictor 1"/>
      <bitenum value="16" id="DPCM_14_8_14_1" token="DPCMD_16" description="14-8-14 Predictor 1"/>
      <bitenum value="18" id="DPCM_16_12_16_1" token="DPCMD_18" description="16-12-16 Predictor 1"/>
      <bitenum value="5" id="DPCM_10_7_10_2" token="DPCMD_5" description="10-7-10 Predictor 2"/>
      <bitenum value="12" id="DPCM_12_6_12_1" token="DPCMD_12" description="12-6-12 Predictor 1"/>
      <bitenum value="4" id="DPCM_10_7_10_1" token="DPCMD_4" description="10-7-10 Predictor 1"/>
      <bitenum value="20" id="DPCM_16_10_16_1" token="DPCMD_20" description="16-10-16 Predictor 1"/>
      <bitenum value="14" id="DPCM_14_10_14" token="DPCMD_14" description="14-10-14 Predictor 1"/>
    </bitfield>
    <bitfield id="EXTRACT" width="4" begin="4" end="1" resetval="0xA" description="Control pixel extraction from the byte stream" range="" rwaccess="RW">
      <bitenum value="6" id="B12_MIPI" token="EXTRACT_6" description="12 bit MIPI"/>
      <bitenum value="1" id="B7" token="EXTRACT_1" description="7 bit"/>
      <bitenum value="10" id="B16_LE" token="EXTRACT_10" description="16-bit (little endian) = bypass"/>
      <bitenum value="7" id="B14" token="EXTRACT_7" description="14 bit (linear)"/>
      <bitenum value="0" id="B6" token="EXTRACT_0" description="6 bit"/>
      <bitenum value="2" id="B8" token="EXTRACT_2" description="8 bit"/>
      <bitenum value="8" id="B14_MIPI" token="EXTRACT_8" description="14 bit MIPI"/>
      <bitenum value="9" id="B16_BE" token="EXTRACT_9" description="16-bit (big endian)"/>
      <bitenum value="4" id="B10_MIPI" token="EXTRACT_4" description="10 bit MIPI"/>
      <bitenum value="5" id="B12" token="EXTRACT_5" description="12 bit (linear)"/>
      <bitenum value="3" id="B10" token="EXTRACT_3" description="10 bit (linear)"/>
    </bitfield>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable the pixel processing context" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="EN_0" description="Disabled"/>
      <bitenum value="1" id="EN" token="EN_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="CAL_CTRL" acronym="CAL_CTRL" offset="0x100" width="32" description="Global control register">
    <bitfield id="MFLAGH" width="8" begin="31" end="24" resetval="0xFF" description="Refer to section CAL Write DMA Real Time Traffic." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RD_DMA_STALL" width="1" begin="22" end="22" resetval="0" description="Controls if the pixel stream from the RD DMA's FIFO to the internal pipeline shall be stalled when MFlag/=0. Shall be enabled to protect real time traffic against non real time, memory to memory dataflows through CAL." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="RD_DMA_STALL_0" description="Disabled."/>
      <bitenum value="1" id="EN" token="RD_DMA_STALL_1" description="Enabled. The MFlag information is propagated to the RD DMA FIFO readout control."/>
    </bitfield>
    <bitfield id="PWRSCPCLK" width="1" begin="21" end="21" resetval="0" description="Controls autogating of the PWRSCP clock" range="" rwaccess="RW">
      <bitenum value="0" id="AUTO" token="PWRSCPCLK_0" description="PWRSCP clock is automatically cut when it is not needed."/>
      <bitenum value="1" id="FORCE" token="PWRSCPCLK_1" description="PWRSCP clock is free running"/>
    </bitfield>
    <bitfield id="MFLAGL" width="8" begin="20" end="13" resetval="0xFF" description="Refer to section CAL Write DMA Real Time Traffic" range="" rwaccess="RW"/>
    <bitfield id="LL_FORCE_STATE" width="6" begin="12" end="7" resetval="0x00" description="Forces the state of the CSI-3 low level protocol state machine. Intended to recover synchronization Writing 0 into this register has no effect. Reads always return 0s bit0: 0: the next OCPI transaction for this CPORT will only contain data 1: the next OCPI transaction for this CPORT will contain the CSI-3 packet header bit1~5: CPort ID (1..31)" range="" rwaccess="W"/>
    <bitfield id="BURSTSIZE" width="2" begin="6" end="5" resetval="0x3" description="Maximum allowed burst size for the write DMA." range="" rwaccess="RW">
      <bitenum value="0" id="BURST16" token="BURSTSIZE_0" description="16 bytes"/>
      <bitenum value="1" id="BURST32" token="BURSTSIZE_1" description="32 bytes"/>
      <bitenum value="3" id="BURST128" token="BURSTSIZE_3" description="128 bytes"/>
      <bitenum value="2" id="BURST64" token="BURSTSIZE_2" description="64 bytes"/>
    </bitfield>
    <bitfield id="TAGCNT" width="4" begin="4" end="1" resetval="0xF" description="Maximum number of outstanding OCP transactions = TAGCNT+1" range="" rwaccess="RW"/>
    <bitfield id="POSTED_WRITES" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NONPOSTED" token="POSTED_WRITES_0" description="Generate only non posted writes"/>
      <bitenum value="1" id="POSTED" token="POSTED_WRITES_1" description="Generate only posted writes"/>
    </bitfield>
  </register>
  <register id="CAL_CTRL1" acronym="CAL_CTRL1" offset="0x104" width="32" description="CAL global control register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="INTERLEAVE23" width="2" begin="5" end="4" resetval="0x0" description="Controls stream interleaving Context #2 and #3" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="INTERLEAVE23_0" description="Disabled"/>
      <bitenum value="1" id="PIX1" token="INTERLEAVE23_1" description="1 pixel from pixel processing context #0 1 pixel from pixel processing context #1 1 pixel from pixel processing context #0 1 pixel from pixel processing context #1 ..."/>
      <bitenum value="3" id="RESERVED" token="INTERLEAVE23_3" description="reserved"/>
      <bitenum value="2" id="PIX4" token="INTERLEAVE23_2" description="4 pixel from pixel processing context #0 4 pixel from pixel processing context #1 4 pixel from pixel processing context #0 4 pixel from pixel processing context #1 ..."/>
    </bitfield>
    <bitfield id="INTERLEAVE01" width="2" begin="3" end="2" resetval="0x0" description="Controls stream interleaving Context #0 and #1" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="INTERLEAVE01_0" description="Disabled"/>
      <bitenum value="1" id="PIX1" token="INTERLEAVE01_1" description="1 pixel from pixel processing context #0 1 pixel from pixel processing context #1 1 pixel from pixel processing context #0 1 pixel from pixel processing context #1 ..."/>
      <bitenum value="3" id="RESERVED" token="INTERLEAVE01_3" description="reserved"/>
      <bitenum value="2" id="PIX4" token="INTERLEAVE01_2" description="4 pixel from pixel processing context #0 4 pixel from pixel processing context #1 4 pixel from pixel processing context #0 4 pixel from pixel processing context #1 ..."/>
    </bitfield>
    <bitfield id="PPI_GROUPING" width="2" begin="1" end="0" resetval="0x0" description="Controls PPI grouping" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="PPI_GROUPING_0" description="no PPI grouping"/>
      <bitenum value="1" id="RESERVED" token="PPI_GROUPING_1" description="Reserved"/>
      <bitenum value="2" id="PPI_1" token="PPI_GROUPING_2" description="PPI grouped. Start with PPI_0"/>
      <bitenum value="3" id="PPI_0" token="PPI_GROUPING_3" description="PPI grouped. Start with PPI_1"/>
    </bitfield>
  </register>
  <register id="CAL_LINE_NUMBER_EVT" acronym="CAL_LINE_NUMBER_EVT" offset="0x108" width="32" description="Controls generation of the line number event">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="14" begin="29" end="16" resetval="0x0000" description="0: Event triggered when PIX_DAT_FS TAG is received by the line number event generator 1~2^14-1: Event triggered when the LINEth occurence of the PIX_DAT_LS TAG is received by the line number event generator." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="CPORT" width="5" begin="4" end="0" resetval="0x00" description="CPort ID to monitor" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_VPORT_CTRL1" acronym="CAL_VPORT_CTRL1" offset="0x120" width="32" description="Video port control register">
    <bitfield id="WIDTH" width="1" begin="31" end="31" resetval="0" description="Video port width" range="" rwaccess="RW">
      <bitenum value="0" id="ONE" token="WIDTH_0" description="1 pixel per PCLK cycle"/>
      <bitenum value="1" id="TWO" token="WIDTH_1" description="2 pixels per PCLK cycle"/>
    </bitfield>
    <bitfield id="YBLK" width="6" begin="30" end="25" resetval="0x00" description="Vertical blanking = YBLK lines Valid range : 0 ... 63" range="" rwaccess="RW"/>
    <bitfield id="XBLK" width="8" begin="24" end="17" resetval="0x00" description="Horizontal blanking = 8*XBLK cycles Valid range = 0..2040 cycles" range="" rwaccess="RW"/>
    <bitfield id="PCLK" width="17" begin="16" end="0" resetval="0x0 0000" description="Video port pixel clock = FCLK * PCLK / 2^16 Valid range: 0 .. 2^16" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_VPORT_CTRL2" acronym="CAL_VPORT_CTRL2" offset="0x124" width="32" description="Video port control register">
    <bitfield id="RDY_THR" width="14" begin="31" end="18" resetval="0x0000" description="Data shall be send to the video port after frame start only when (RDY_THR+1)*4 pixels are ready and the 4 PCLK cycles (require before each frame start) have been sent. This register only controls when the 1st pixels of each frame are sent. Consecutive pixels shall be sent immediately. The threshold shall be less or equal to the FIFO size." range="" rwaccess="RW"/>
    <bitfield id="FSM_RESET" width="1" begin="17" end="17" resetval="0" description="Forces a reset of the video port FSM" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="FSM_RESET_0_w" description="No Effect"/>
      <bitenum value="1" id="RESET" token="FSM_RESET_1_w" description="Reset"/>
    </bitfield>
    <bitfield id="FS_RESETS" width="1" begin="16" end="16" resetval="1" description="Controls the behavior of the timing generator when a data tagged as PIX_DAT_FS is received." range="" rwaccess="RW">
      <bitenum value="0" id="NO" token="FS_RESETS_0" description="Data is processed normally"/>
      <bitenum value="1" id="YES" token="FS_RESETS_1" description="The state machine is reset on every FS"/>
    </bitfield>
    <bitfield id="FREERUNNING" width="1" begin="15" end="15" resetval="0" description="Controls PCLK generation during IDLE." range="" rwaccess="RW">
      <bitenum value="0" id="GATED" token="FREERUNNING_0" description="Clock gated during idle (recommended setting)"/>
      <bitenum value="1" id="FREE" token="FREERUNNING_1" description="Free running"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPORT" width="5" begin="4" end="0" resetval="0x00" description="Cport ID Valid range=0..(CAL_HL_HWINFO.NCPORT-1)" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_BYS_CTRL1" acronym="CAL_BYS_CTRL1" offset="0x130" width="32" description="BYS port control register">
    <bitfield id="BYSINEN" width="1" begin="31" end="31" resetval="0" description="Enable/disable the BYS input port Note: the BYS output port is disabled by setting PCLK=0" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="BYSINEN_0" description="Disable. Ignore data received on the BYS input port."/>
      <bitenum value="1" id="EN" token="BYSINEN_1" description="Enable. Process data received on the BYSin port"/>
    </bitfield>
    <bitfield id="YBLK" width="6" begin="30" end="25" resetval="0x04" description="Vertical blanking = YBLK lines Valid range : 0 ... 63" range="" rwaccess="RW"/>
    <bitfield id="XBLK" width="8" begin="24" end="17" resetval="0x04" description="Horizontal blanking = 8*XBLK cycles Valid range = 0..2040 cycles" range="" rwaccess="RW"/>
    <bitfield id="PCLK" width="17" begin="16" end="0" resetval="0x0 0000" description="BYSout port pixel clock = FCLK * PCLK / 2^16 Valid range: 0 .. 2^16 0 disables the BYS output port" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_BYS_CTRL2" acronym="CAL_BYS_CTRL2" offset="0x134" width="32" description="BYS port control register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FREERUNNING" width="1" begin="11" end="11" resetval="0" description="Controls PCLK generation when the BYSout state machine is in the IDLE state" range="" rwaccess="RW">
      <bitenum value="0" id="NO" token="FREERUNNING_0" description="No. PCLK gated during IDLE"/>
      <bitenum value="1" id="YES" token="FREERUNNING_1" description="Yes. PCLK running at the speed defined by .PCLK during IDLE."/>
    </bitfield>
    <bitfield id="DUPLICATEDDATA" width="1" begin="10" end="10" resetval="0" description="Control if data sent to the BYS output port should also be send to the DPCM encoder" range="" rwaccess="RW">
      <bitenum value="0" id="NO" token="DUPLICATEDDATA_0" description="No"/>
      <bitenum value="1" id="YES" token="DUPLICATEDDATA_1" description="Yes"/>
    </bitfield>
    <bitfield id="CPORTOUT" width="5" begin="9" end="5" resetval="0x00" description="BYS output port processes data received with the CPORT ID defined in this register" range="" rwaccess="RW"/>
    <bitfield id="CPORTIN" width="5" begin="4" end="0" resetval="0x00" description="Cport ID used for data received from the BYSin port" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_RD_DMA_CTRL" acronym="CAL_RD_DMA_CTRL" offset="0x140" width="32" description="Read DMA control register">
    <bitfield id="PCLK" width="17" begin="31" end="15" resetval="0x0 0000" description="Controls the data rate at which data is read from the read DMA FIFO and sent to the internal processing pipeline. Data rate = FCLK * 8 * PCLK / 2^16 Bytes/s HW guarantees that data is never sent at faster rate than defined by this register. The data may be sent at slower rate when the RD DMA FIFO is empty or the processing pipeline is busy (data from OCPI has higher priority) Missed slots are not cummulated. Valid range: 0 .. 2^16" range="" rwaccess="RW"/>
    <bitfield id="OCP_TAG_CNT" width="4" begin="14" end="11" resetval="0x0" description="Maximum allowed number of outstanding OCP read requests minus 1 (i.e. 0xF meand up to 16 outstanding requests)" range="" rwaccess="RW"/>
    <bitfield id="BW_LIMITER" width="9" begin="10" end="2" resetval="0x000" description="Defines a minimum cycle count between to consecutive read requests issued by the RD DMA. Used to limit the SDRAM load in memory to memory mode. The pixel rate should be controlled at video port level when data read from memory is send to the video port. Valid range = 9..4095 cycles" range="" rwaccess="RW"/>
    <bitfield id="INIT" width="1" begin="1" end="1" resetval="0" description="Enable reading of DPCM decoder initialization data from SDRAM" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="INIT_0" description="Disabled"/>
      <bitenum value="1" id="EN" token="INIT_1" description="Enabled"/>
    </bitfield>
    <bitfield id="GO" width="1" begin="0" end="0" resetval="0" description="Start data read from memory. This bit is set by SW and automatically cleared by HW when the frame has been processed." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="GO_0_w" description="No effect"/>
      <bitenum value="1" id="EN" token="GO_1_w" description="Start read DMA"/>
      <bitenum value="1" id="BUSY" token="GO_1_r" description="Read DMA BUSY / it is currently fetching data from memory and sends it to the processing pipeline"/>
      <bitenum value="0" id="IDLE" token="GO_0_r" description="Read DMA idle / ready to receive the next start trigger from SW"/>
    </bitfield>
  </register>
  <register id="CAL_RD_DMA_PIX_ADDR" acronym="CAL_RD_DMA_PIX_ADDR" offset="0x144" width="32" description="Byte address of the top left corner of the buffer to read in system memory. Used for Y when YUV420 mode is selected Shall be 16 byte aligned for YUV420">
    <bitfield id="ADDR" width="29" begin="31" end="3" resetval="0x0000 0000" description="Address, in words of 8 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_RD_DMA_PIX_OFST" acronym="CAL_RD_DMA_PIX_OFST" offset="0x148" width="32" description="Byte offset between two consecutive line starts Shall be 16 byte aligned for YUV420">
    <bitfield id="OFST" width="28" begin="31" end="4" resetval="0x000 0000" description="Offset in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_RD_DMA_XSIZE" acronym="CAL_RD_DMA_XSIZE" offset="0x14C" width="32" description="Number of bytes to read per line.">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0000" description="Words of 64-bits to read per line. Valid range = 2..8191" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="19" begin="18" end="0" resetval="0x0 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_RD_DMA_YSIZE" acronym="CAL_RD_DMA_YSIZE" offset="0x150" width="32" description="Number of lines to read. Valid range 1 ~ 16383">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YSIZE" width="14" begin="29" end="16" resetval="0x0000" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_RD_DMA_INIT_ADDR" acronym="CAL_RD_DMA_INIT_ADDR" offset="0x154" width="32" description="Read address. Used for DPCM initialization (.INIT=1) or UV data .RD_PATTERN=YUV420 Shall be 16 byte aligned for YUV420">
    <bitfield id="ADDR" width="29" begin="31" end="3" resetval="0x0000 0000" description="Address, in words of 8 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_RD_DMA_INIT_OFST" acronym="CAL_RD_DMA_INIT_OFST" offset="0x168" width="32" description="Byte offset between two consecutive line starts. Used for DPCM initialization (.INIT=1) or UV data .RD_PATTERN=YUV420 Shall be 16 byte aligned for YUV420">
    <bitfield id="OFST" width="29" begin="31" end="3" resetval="0x0000 0000" description="Offset in words of 8 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_RD_DMA_CTRL2" acronym="CAL_RD_DMA_CTRL2" offset="0x16C" width="32" description="Read DMA control register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CIRC_SIZE" width="14" begin="29" end="16" resetval="0x0000" description="Circular buffer size minus one. Granularity defined by CIRC_MODE. E.g. 1M lines for CIRC_MODE=4 &amp;amp;amp;&amp;amp;amp; CIRC_SIZE=0x3FFF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYSOUT_LE_WAIT" width="1" begin="6" end="6" resetval="0" description="Controls the behavior of the RD DMA when the line end is reached." range="" rwaccess="RW">
      <bitenum value="0" id="FREERUNNING" token="BYSOUT_LE_WAIT_0" description="RD DMA starts the next line when the current line finishes without waiting for other events."/>
      <bitenum value="1" id="WAITFORBYSOUT" token="BYSOUT_LE_WAIT_1" description="RD DMA is stalled at each line end until BYSout finishes generating horizontal blanking (i.e. the state machine is in the IDLE state). This prevents back pressuring the shared pipelined during horizontal blanking generation. This bit should be set when .XBLK &amp;gt; 0 and real time traffic goes through the shared pipeline."/>
    </bitfield>
    <bitfield id="RD_PATTERN" width="2" begin="5" end="4" resetval="0x0" description="Data read pattern" range="" rwaccess="RW">
      <bitenum value="0" id="LINEAR" token="RD_PATTERN_0" description=""/>
      <bitenum value="1" id="YUV420" token="RD_PATTERN_1" description=""/>
      <bitenum value="3" id="RD2SKIP4" token="RD_PATTERN_3" description="Read 2 lines Skip 4 lines"/>
      <bitenum value="2" id="RD2SKIP2" token="RD_PATTERN_2" description="Read two lines Skip two lines"/>
    </bitfield>
    <bitfield id="ICM_CSTART" width="1" begin="3" end="3" resetval="0" description="Enables monitoring of the ICM_CSTART signal" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ICM_CSTART_0" description="Disabled. Ignore CSTART input"/>
      <bitenum value="1" id="EN" token="ICM_CSTART_1" description="Enabled. Read the number of lines defined by CIRC_SIZE and CIRC_CTRL for each received CSTART pulse."/>
    </bitfield>
    <bitfield id="CIRC_MODE" width="3" begin="2" end="0" resetval="0x0" description="Circular mode control" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="CIRC_MODE_1" description="Granularity = 1 line"/>
      <bitenum value="0" id="DIS" token="CIRC_MODE_0" description="Circular mode disabled"/>
      <bitenum value="2" id="FOUR" token="CIRC_MODE_2" description="Granularity = 4 lines"/>
      <bitenum value="4" id="SIXTYFOUR" token="CIRC_MODE_4" description="Granularity = 64 lines"/>
      <bitenum value="5" id="RESERVED" token="CIRC_MODE_5" description=""/>
      <bitenum value="3" id="SIXTEEN" token="CIRC_MODE_3" description="Granularity = 16 lines"/>
    </bitfield>
  </register>
  <register id="CAL_WR_DMA_CTRL_k_0" acronym="CAL_WR_DMA_CTRL_k_0" offset="0x200" width="32" description="Write DMA control register">
    <bitfield id="YSIZE" width="14" begin="31" end="18" resetval="0x0000" description="Maximum number of lines the WR DMA can write to memory. That feature is typically used to prevent writes outside of an allocated memory buffer (may, for example, happen when sync information is lost). 0: No limitation. All received lines are written to memory. 1~2^14-1: maximum number of lines to write to memory" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STALL_RD_DMA" width="1" begin="14" end="14" resetval="0x1" description="Controls if a the RD DMA shall be stalled when the write context is stalled because it waits for the PSTART pulse." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="STALL_RD_DMA_0" description="Don't stall the read DMA"/>
      <bitenum value="1" id="ENABLE" token="STALL_RD_DMA_1" description="Stall the read DMA if the write DMA context is stalled."/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="13" end="9" resetval="0x00" description="Cport ID" range="" rwaccess="RW"/>
    <bitfield id="DTAG" width="3" begin="8" end="6" resetval="0x0" description="Store data tagged as DTAG" range="" rwaccess="RW">
      <bitenum value="6" id="D6" token="DTAG_6" description="reserved"/>
      <bitenum value="1" id="ATT_DAT" token="DTAG_1" description="Attribute data TAG=ATT_DAT_S; ATT_DAT; ATT_DAT_E"/>
      <bitenum value="7" id="D7" token="DTAG_7" description="reserved"/>
      <bitenum value="0" id="ATT_HDR" token="DTAG_0" description="Attribute packet headers. TAG=ATT_HDR_S, ATT_HDR_E"/>
      <bitenum value="2" id="CTRL" token="DTAG_2" description="Control packets TAG=CTRL_HDR_S; CTRL_HDR_E"/>
      <bitenum value="4" id="PIX_DAT" token="DTAG_4" description="Pixel data TAG=PIX_DAT_FS; PIX_DAT_LS; PIX_DAT; PIX_DAT_LE; PIX_DAT_FE; FE_CODE"/>
      <bitenum value="5" id="D5" token="DTAG_5" description="reserved"/>
      <bitenum value="3" id="PIX_HDR" token="DTAG_3" description="Pixel packet headers TAG=PIX_HDR_S; PIX_HDR_E"/>
    </bitfield>
    <bitfield id="ICM_PSTART" width="1" begin="5" end="5" resetval="0x0" description="Enables monitoring of the ICM_PSTART[x] signal" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ICM_PSTART_0" description="Disabled. Ignore PSTART input"/>
      <bitenum value="1" id="EN" token="ICM_PSTART_1" description="Enabled. Write the number of lines defined by .CIRC_MODE for each received PSTART pulse."/>
    </bitfield>
    <bitfield id="WR_PATTERN" width="2" begin="4" end="3" resetval="0x0" description="Data write pattern. The write pattern must be set to linear for formats that don't have a concept of lines." range="" rwaccess="RW">
      <bitenum value="0" id="LINEAR" token="WR_PATTERN_0" description="Linear"/>
      <bitenum value="1" id="RESERVED" token="WR_PATTERN_1" description="Reserved"/>
      <bitenum value="3" id="WR2SKIP4" token="WR_PATTERN_3" description="Write 2 lines Skip 4 lines"/>
      <bitenum value="2" id="WR2SKIP2" token="WR_PATTERN_2" description="Write two lines Skip two lines"/>
    </bitfield>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="1" id="SHD" token="MODE_1" description="Ping/pong destination address on every frame"/>
      <bitenum value="0" id="DIS" token="MODE_0" description="Disable"/>
      <bitenum value="2" id="CNT" token="MODE_2" description="Continously write data to memory"/>
      <bitenum value="4" id="CONST" token="MODE_4" description="Use as base address."/>
      <bitenum value="5" id="RESERVED" token="MODE_5" description="Reserved"/>
      <bitenum value="3" id="CNT_INIT" token="MODE_3" description="Initialize start address for continous mode. The 1st frame will be written at this address and consecutive frames will be appended."/>
    </bitfield>
  </register>
  <register id="CAL_WR_DMA_CTRL_k_1" acronym="CAL_WR_DMA_CTRL_k_1" offset="0x210" width="32" description="Write DMA control register">
    <bitfield id="YSIZE" width="14" begin="31" end="18" resetval="0x0000" description="Maximum number of lines the WR DMA can write to memory. That feature is typically used to prevent writes outside of an allocated memory buffer (may, for example, happen when sync information is lost). 0: No limitation. All received lines are written to memory. 1~2^14-1: maximum number of lines to write to memory" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STALL_RD_DMA" width="1" begin="14" end="14" resetval="0x1" description="Controls if a the RD DMA shall be stalled when the write context is stalled because it waits for the PSTART pulse." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="STALL_RD_DMA_0" description="Don't stall the read DMA"/>
      <bitenum value="1" id="ENABLE" token="STALL_RD_DMA_1" description="Stall the read DMA if the write DMA context is stalled."/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="13" end="9" resetval="0x00" description="Cport ID" range="" rwaccess="RW"/>
    <bitfield id="DTAG" width="3" begin="8" end="6" resetval="0x0" description="Store data tagged as DTAG" range="" rwaccess="RW">
      <bitenum value="6" id="D6" token="DTAG_6" description="reserved"/>
      <bitenum value="1" id="ATT_DAT" token="DTAG_1" description="Attribute data TAG=ATT_DAT_S; ATT_DAT; ATT_DAT_E"/>
      <bitenum value="7" id="D7" token="DTAG_7" description="reserved"/>
      <bitenum value="0" id="ATT_HDR" token="DTAG_0" description="Attribute packet headers. TAG=ATT_HDR_S, ATT_HDR_E"/>
      <bitenum value="2" id="CTRL" token="DTAG_2" description="Control packets TAG=CTRL_HDR_S; CTRL_HDR_E"/>
      <bitenum value="4" id="PIX_DAT" token="DTAG_4" description="Pixel data TAG=PIX_DAT_FS; PIX_DAT_LS; PIX_DAT; PIX_DAT_LE; PIX_DAT_FE; FE_CODE"/>
      <bitenum value="5" id="D5" token="DTAG_5" description="reserved"/>
      <bitenum value="3" id="PIX_HDR" token="DTAG_3" description="Pixel packet headers TAG=PIX_HDR_S; PIX_HDR_E"/>
    </bitfield>
    <bitfield id="ICM_PSTART" width="1" begin="5" end="5" resetval="0x0" description="Enables monitoring of the ICM_PSTART[x] signal" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ICM_PSTART_0" description="Disabled. Ignore PSTART input"/>
      <bitenum value="1" id="EN" token="ICM_PSTART_1" description="Enabled. Write the number of lines defined by .CIRC_MODE for each received PSTART pulse."/>
    </bitfield>
    <bitfield id="WR_PATTERN" width="2" begin="4" end="3" resetval="0x0" description="Data write pattern. The write pattern must be set to linear for formats that don't have a concept of lines." range="" rwaccess="RW">
      <bitenum value="0" id="LINEAR" token="WR_PATTERN_0" description="Linear"/>
      <bitenum value="1" id="RESERVED" token="WR_PATTERN_1" description="Reserved"/>
      <bitenum value="3" id="WR2SKIP4" token="WR_PATTERN_3" description="Write 2 lines Skip 4 lines"/>
      <bitenum value="2" id="WR2SKIP2" token="WR_PATTERN_2" description="Write two lines Skip two lines"/>
    </bitfield>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="1" id="SHD" token="MODE_1" description="Ping/pong destination address on every frame"/>
      <bitenum value="0" id="DIS" token="MODE_0" description="Disable"/>
      <bitenum value="2" id="CNT" token="MODE_2" description="Continously write data to memory"/>
      <bitenum value="4" id="CONST" token="MODE_4" description="Use as base address."/>
      <bitenum value="5" id="RESERVED" token="MODE_5" description="Reserved"/>
      <bitenum value="3" id="CNT_INIT" token="MODE_3" description="Initialize start address for continous mode. The 1st frame will be written at this address and consecutive frames will be appended."/>
    </bitfield>
  </register>
  <register id="CAL_WR_DMA_CTRL_k_2" acronym="CAL_WR_DMA_CTRL_k_2" offset="0x220" width="32" description="Write DMA control register">
    <bitfield id="YSIZE" width="14" begin="31" end="18" resetval="0x0000" description="Maximum number of lines the WR DMA can write to memory. That feature is typically used to prevent writes outside of an allocated memory buffer (may, for example, happen when sync information is lost). 0: No limitation. All received lines are written to memory. 1~2^14-1: maximum number of lines to write to memory" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STALL_RD_DMA" width="1" begin="14" end="14" resetval="0x1" description="Controls if a the RD DMA shall be stalled when the write context is stalled because it waits for the PSTART pulse." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="STALL_RD_DMA_0" description="Don't stall the read DMA"/>
      <bitenum value="1" id="ENABLE" token="STALL_RD_DMA_1" description="Stall the read DMA if the write DMA context is stalled."/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="13" end="9" resetval="0x00" description="Cport ID" range="" rwaccess="RW"/>
    <bitfield id="DTAG" width="3" begin="8" end="6" resetval="0x0" description="Store data tagged as DTAG" range="" rwaccess="RW">
      <bitenum value="6" id="D6" token="DTAG_6" description="reserved"/>
      <bitenum value="1" id="ATT_DAT" token="DTAG_1" description="Attribute data TAG=ATT_DAT_S; ATT_DAT; ATT_DAT_E"/>
      <bitenum value="7" id="D7" token="DTAG_7" description="reserved"/>
      <bitenum value="0" id="ATT_HDR" token="DTAG_0" description="Attribute packet headers. TAG=ATT_HDR_S, ATT_HDR_E"/>
      <bitenum value="2" id="CTRL" token="DTAG_2" description="Control packets TAG=CTRL_HDR_S; CTRL_HDR_E"/>
      <bitenum value="4" id="PIX_DAT" token="DTAG_4" description="Pixel data TAG=PIX_DAT_FS; PIX_DAT_LS; PIX_DAT; PIX_DAT_LE; PIX_DAT_FE; FE_CODE"/>
      <bitenum value="5" id="D5" token="DTAG_5" description="reserved"/>
      <bitenum value="3" id="PIX_HDR" token="DTAG_3" description="Pixel packet headers TAG=PIX_HDR_S; PIX_HDR_E"/>
    </bitfield>
    <bitfield id="ICM_PSTART" width="1" begin="5" end="5" resetval="0x0" description="Enables monitoring of the ICM_PSTART[x] signal" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ICM_PSTART_0" description="Disabled. Ignore PSTART input"/>
      <bitenum value="1" id="EN" token="ICM_PSTART_1" description="Enabled. Write the number of lines defined by .CIRC_MODE for each received PSTART pulse."/>
    </bitfield>
    <bitfield id="WR_PATTERN" width="2" begin="4" end="3" resetval="0x0" description="Data write pattern. The write pattern must be set to linear for formats that don't have a concept of lines." range="" rwaccess="RW">
      <bitenum value="0" id="LINEAR" token="WR_PATTERN_0" description="Linear"/>
      <bitenum value="1" id="RESERVED" token="WR_PATTERN_1" description="Reserved"/>
      <bitenum value="3" id="WR2SKIP4" token="WR_PATTERN_3" description="Write 2 lines Skip 4 lines"/>
      <bitenum value="2" id="WR2SKIP2" token="WR_PATTERN_2" description="Write two lines Skip two lines"/>
    </bitfield>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="1" id="SHD" token="MODE_1" description="Ping/pong destination address on every frame"/>
      <bitenum value="0" id="DIS" token="MODE_0" description="Disable"/>
      <bitenum value="2" id="CNT" token="MODE_2" description="Continously write data to memory"/>
      <bitenum value="4" id="CONST" token="MODE_4" description="Use as base address."/>
      <bitenum value="5" id="RESERVED" token="MODE_5" description="Reserved"/>
      <bitenum value="3" id="CNT_INIT" token="MODE_3" description="Initialize start address for continous mode. The 1st frame will be written at this address and consecutive frames will be appended."/>
    </bitfield>
  </register>
  <register id="CAL_WR_DMA_CTRL_k_3" acronym="CAL_WR_DMA_CTRL_k_3" offset="0x230" width="32" description="Write DMA control register">
    <bitfield id="YSIZE" width="14" begin="31" end="18" resetval="0x0000" description="Maximum number of lines the WR DMA can write to memory. That feature is typically used to prevent writes outside of an allocated memory buffer (may, for example, happen when sync information is lost). 0: No limitation. All received lines are written to memory. 1~2^14-1: maximum number of lines to write to memory" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STALL_RD_DMA" width="1" begin="14" end="14" resetval="0x1" description="Controls if a the RD DMA shall be stalled when the write context is stalled because it waits for the PSTART pulse." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="STALL_RD_DMA_0" description="Don't stall the read DMA"/>
      <bitenum value="1" id="ENABLE" token="STALL_RD_DMA_1" description="Stall the read DMA if the write DMA context is stalled."/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="13" end="9" resetval="0x00" description="Cport ID" range="" rwaccess="RW"/>
    <bitfield id="DTAG" width="3" begin="8" end="6" resetval="0x0" description="Store data tagged as DTAG" range="" rwaccess="RW">
      <bitenum value="6" id="D6" token="DTAG_6" description="reserved"/>
      <bitenum value="1" id="ATT_DAT" token="DTAG_1" description="Attribute data TAG=ATT_DAT_S; ATT_DAT; ATT_DAT_E"/>
      <bitenum value="7" id="D7" token="DTAG_7" description="reserved"/>
      <bitenum value="0" id="ATT_HDR" token="DTAG_0" description="Attribute packet headers. TAG=ATT_HDR_S, ATT_HDR_E"/>
      <bitenum value="2" id="CTRL" token="DTAG_2" description="Control packets TAG=CTRL_HDR_S; CTRL_HDR_E"/>
      <bitenum value="4" id="PIX_DAT" token="DTAG_4" description="Pixel data TAG=PIX_DAT_FS; PIX_DAT_LS; PIX_DAT; PIX_DAT_LE; PIX_DAT_FE; FE_CODE"/>
      <bitenum value="5" id="D5" token="DTAG_5" description="reserved"/>
      <bitenum value="3" id="PIX_HDR" token="DTAG_3" description="Pixel packet headers TAG=PIX_HDR_S; PIX_HDR_E"/>
    </bitfield>
    <bitfield id="ICM_PSTART" width="1" begin="5" end="5" resetval="0x0" description="Enables monitoring of the ICM_PSTART[x] signal" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ICM_PSTART_0" description="Disabled. Ignore PSTART input"/>
      <bitenum value="1" id="EN" token="ICM_PSTART_1" description="Enabled. Write the number of lines defined by .CIRC_MODE for each received PSTART pulse."/>
    </bitfield>
    <bitfield id="WR_PATTERN" width="2" begin="4" end="3" resetval="0x0" description="Data write pattern. The write pattern must be set to linear for formats that don't have a concept of lines." range="" rwaccess="RW">
      <bitenum value="0" id="LINEAR" token="WR_PATTERN_0" description="Linear"/>
      <bitenum value="1" id="RESERVED" token="WR_PATTERN_1" description="Reserved"/>
      <bitenum value="3" id="WR2SKIP4" token="WR_PATTERN_3" description="Write 2 lines Skip 4 lines"/>
      <bitenum value="2" id="WR2SKIP2" token="WR_PATTERN_2" description="Write two lines Skip two lines"/>
    </bitfield>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="1" id="SHD" token="MODE_1" description="Ping/pong destination address on every frame"/>
      <bitenum value="0" id="DIS" token="MODE_0" description="Disable"/>
      <bitenum value="2" id="CNT" token="MODE_2" description="Continously write data to memory"/>
      <bitenum value="4" id="CONST" token="MODE_4" description="Use as base address."/>
      <bitenum value="5" id="RESERVED" token="MODE_5" description="Reserved"/>
      <bitenum value="3" id="CNT_INIT" token="MODE_3" description="Initialize start address for continous mode. The 1st frame will be written at this address and consecutive frames will be appended."/>
    </bitfield>
  </register>
  <register id="CAL_WR_DMA_CTRL_k_4" acronym="CAL_WR_DMA_CTRL_k_4" offset="0x240" width="32" description="Write DMA control register">
    <bitfield id="YSIZE" width="14" begin="31" end="18" resetval="0x0000" description="Maximum number of lines the WR DMA can write to memory. That feature is typically used to prevent writes outside of an allocated memory buffer (may, for example, happen when sync information is lost). 0: No limitation. All received lines are written to memory. 1~2^14-1: maximum number of lines to write to memory" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STALL_RD_DMA" width="1" begin="14" end="14" resetval="0x1" description="Controls if a the RD DMA shall be stalled when the write context is stalled because it waits for the PSTART pulse." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="STALL_RD_DMA_0" description="Don't stall the read DMA"/>
      <bitenum value="1" id="ENABLE" token="STALL_RD_DMA_1" description="Stall the read DMA if the write DMA context is stalled."/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="13" end="9" resetval="0x00" description="Cport ID" range="" rwaccess="RW"/>
    <bitfield id="DTAG" width="3" begin="8" end="6" resetval="0x0" description="Store data tagged as DTAG" range="" rwaccess="RW">
      <bitenum value="6" id="D6" token="DTAG_6" description="reserved"/>
      <bitenum value="1" id="ATT_DAT" token="DTAG_1" description="Attribute data TAG=ATT_DAT_S; ATT_DAT; ATT_DAT_E"/>
      <bitenum value="7" id="D7" token="DTAG_7" description="reserved"/>
      <bitenum value="0" id="ATT_HDR" token="DTAG_0" description="Attribute packet headers. TAG=ATT_HDR_S, ATT_HDR_E"/>
      <bitenum value="2" id="CTRL" token="DTAG_2" description="Control packets TAG=CTRL_HDR_S; CTRL_HDR_E"/>
      <bitenum value="4" id="PIX_DAT" token="DTAG_4" description="Pixel data TAG=PIX_DAT_FS; PIX_DAT_LS; PIX_DAT; PIX_DAT_LE; PIX_DAT_FE; FE_CODE"/>
      <bitenum value="5" id="D5" token="DTAG_5" description="reserved"/>
      <bitenum value="3" id="PIX_HDR" token="DTAG_3" description="Pixel packet headers TAG=PIX_HDR_S; PIX_HDR_E"/>
    </bitfield>
    <bitfield id="ICM_PSTART" width="1" begin="5" end="5" resetval="0x0" description="Enables monitoring of the ICM_PSTART[x] signal" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ICM_PSTART_0" description="Disabled. Ignore PSTART input"/>
      <bitenum value="1" id="EN" token="ICM_PSTART_1" description="Enabled. Write the number of lines defined by .CIRC_MODE for each received PSTART pulse."/>
    </bitfield>
    <bitfield id="WR_PATTERN" width="2" begin="4" end="3" resetval="0x0" description="Data write pattern. The write pattern must be set to linear for formats that don't have a concept of lines." range="" rwaccess="RW">
      <bitenum value="0" id="LINEAR" token="WR_PATTERN_0" description="Linear"/>
      <bitenum value="1" id="RESERVED" token="WR_PATTERN_1" description="Reserved"/>
      <bitenum value="3" id="WR2SKIP4" token="WR_PATTERN_3" description="Write 2 lines Skip 4 lines"/>
      <bitenum value="2" id="WR2SKIP2" token="WR_PATTERN_2" description="Write two lines Skip two lines"/>
    </bitfield>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="1" id="SHD" token="MODE_1" description="Ping/pong destination address on every frame"/>
      <bitenum value="0" id="DIS" token="MODE_0" description="Disable"/>
      <bitenum value="2" id="CNT" token="MODE_2" description="Continously write data to memory"/>
      <bitenum value="4" id="CONST" token="MODE_4" description="Use as base address."/>
      <bitenum value="5" id="RESERVED" token="MODE_5" description="Reserved"/>
      <bitenum value="3" id="CNT_INIT" token="MODE_3" description="Initialize start address for continous mode. The 1st frame will be written at this address and consecutive frames will be appended."/>
    </bitfield>
  </register>
  <register id="CAL_WR_DMA_CTRL_k_5" acronym="CAL_WR_DMA_CTRL_k_5" offset="0x250" width="32" description="Write DMA control register">
    <bitfield id="YSIZE" width="14" begin="31" end="18" resetval="0x0000" description="Maximum number of lines the WR DMA can write to memory. That feature is typically used to prevent writes outside of an allocated memory buffer (may, for example, happen when sync information is lost). 0: No limitation. All received lines are written to memory. 1~2^14-1: maximum number of lines to write to memory" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STALL_RD_DMA" width="1" begin="14" end="14" resetval="0x1" description="Controls if a the RD DMA shall be stalled when the write context is stalled because it waits for the PSTART pulse." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="STALL_RD_DMA_0" description="Don't stall the read DMA"/>
      <bitenum value="1" id="ENABLE" token="STALL_RD_DMA_1" description="Stall the read DMA if the write DMA context is stalled."/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="13" end="9" resetval="0x00" description="Cport ID" range="" rwaccess="RW"/>
    <bitfield id="DTAG" width="3" begin="8" end="6" resetval="0x0" description="Store data tagged as DTAG" range="" rwaccess="RW">
      <bitenum value="6" id="D6" token="DTAG_6" description="reserved"/>
      <bitenum value="1" id="ATT_DAT" token="DTAG_1" description="Attribute data TAG=ATT_DAT_S; ATT_DAT; ATT_DAT_E"/>
      <bitenum value="7" id="D7" token="DTAG_7" description="reserved"/>
      <bitenum value="0" id="ATT_HDR" token="DTAG_0" description="Attribute packet headers. TAG=ATT_HDR_S, ATT_HDR_E"/>
      <bitenum value="2" id="CTRL" token="DTAG_2" description="Control packets TAG=CTRL_HDR_S; CTRL_HDR_E"/>
      <bitenum value="4" id="PIX_DAT" token="DTAG_4" description="Pixel data TAG=PIX_DAT_FS; PIX_DAT_LS; PIX_DAT; PIX_DAT_LE; PIX_DAT_FE; FE_CODE"/>
      <bitenum value="5" id="D5" token="DTAG_5" description="reserved"/>
      <bitenum value="3" id="PIX_HDR" token="DTAG_3" description="Pixel packet headers TAG=PIX_HDR_S; PIX_HDR_E"/>
    </bitfield>
    <bitfield id="ICM_PSTART" width="1" begin="5" end="5" resetval="0x0" description="Enables monitoring of the ICM_PSTART[x] signal" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ICM_PSTART_0" description="Disabled. Ignore PSTART input"/>
      <bitenum value="1" id="EN" token="ICM_PSTART_1" description="Enabled. Write the number of lines defined by .CIRC_MODE for each received PSTART pulse."/>
    </bitfield>
    <bitfield id="WR_PATTERN" width="2" begin="4" end="3" resetval="0x0" description="Data write pattern. The write pattern must be set to linear for formats that don't have a concept of lines." range="" rwaccess="RW">
      <bitenum value="0" id="LINEAR" token="WR_PATTERN_0" description="Linear"/>
      <bitenum value="1" id="RESERVED" token="WR_PATTERN_1" description="Reserved"/>
      <bitenum value="3" id="WR2SKIP4" token="WR_PATTERN_3" description="Write 2 lines Skip 4 lines"/>
      <bitenum value="2" id="WR2SKIP2" token="WR_PATTERN_2" description="Write two lines Skip two lines"/>
    </bitfield>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="1" id="SHD" token="MODE_1" description="Ping/pong destination address on every frame"/>
      <bitenum value="0" id="DIS" token="MODE_0" description="Disable"/>
      <bitenum value="2" id="CNT" token="MODE_2" description="Continously write data to memory"/>
      <bitenum value="4" id="CONST" token="MODE_4" description="Use as base address."/>
      <bitenum value="5" id="RESERVED" token="MODE_5" description="Reserved"/>
      <bitenum value="3" id="CNT_INIT" token="MODE_3" description="Initialize start address for continous mode. The 1st frame will be written at this address and consecutive frames will be appended."/>
    </bitfield>
  </register>
  <register id="CAL_WR_DMA_CTRL_k_6" acronym="CAL_WR_DMA_CTRL_k_6" offset="0x260" width="32" description="Write DMA control register">
    <bitfield id="YSIZE" width="14" begin="31" end="18" resetval="0x0000" description="Maximum number of lines the WR DMA can write to memory. That feature is typically used to prevent writes outside of an allocated memory buffer (may, for example, happen when sync information is lost). 0: No limitation. All received lines are written to memory. 1~2^14-1: maximum number of lines to write to memory" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STALL_RD_DMA" width="1" begin="14" end="14" resetval="0x1" description="Controls if a the RD DMA shall be stalled when the write context is stalled because it waits for the PSTART pulse." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="STALL_RD_DMA_0" description="Don't stall the read DMA"/>
      <bitenum value="1" id="ENABLE" token="STALL_RD_DMA_1" description="Stall the read DMA if the write DMA context is stalled."/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="13" end="9" resetval="0x00" description="Cport ID" range="" rwaccess="RW"/>
    <bitfield id="DTAG" width="3" begin="8" end="6" resetval="0x0" description="Store data tagged as DTAG" range="" rwaccess="RW">
      <bitenum value="6" id="D6" token="DTAG_6" description="reserved"/>
      <bitenum value="1" id="ATT_DAT" token="DTAG_1" description="Attribute data TAG=ATT_DAT_S; ATT_DAT; ATT_DAT_E"/>
      <bitenum value="7" id="D7" token="DTAG_7" description="reserved"/>
      <bitenum value="0" id="ATT_HDR" token="DTAG_0" description="Attribute packet headers. TAG=ATT_HDR_S, ATT_HDR_E"/>
      <bitenum value="2" id="CTRL" token="DTAG_2" description="Control packets TAG=CTRL_HDR_S; CTRL_HDR_E"/>
      <bitenum value="4" id="PIX_DAT" token="DTAG_4" description="Pixel data TAG=PIX_DAT_FS; PIX_DAT_LS; PIX_DAT; PIX_DAT_LE; PIX_DAT_FE; FE_CODE"/>
      <bitenum value="5" id="D5" token="DTAG_5" description="reserved"/>
      <bitenum value="3" id="PIX_HDR" token="DTAG_3" description="Pixel packet headers TAG=PIX_HDR_S; PIX_HDR_E"/>
    </bitfield>
    <bitfield id="ICM_PSTART" width="1" begin="5" end="5" resetval="0x0" description="Enables monitoring of the ICM_PSTART[x] signal" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ICM_PSTART_0" description="Disabled. Ignore PSTART input"/>
      <bitenum value="1" id="EN" token="ICM_PSTART_1" description="Enabled. Write the number of lines defined by .CIRC_MODE for each received PSTART pulse."/>
    </bitfield>
    <bitfield id="WR_PATTERN" width="2" begin="4" end="3" resetval="0x0" description="Data write pattern. The write pattern must be set to linear for formats that don't have a concept of lines." range="" rwaccess="RW">
      <bitenum value="0" id="LINEAR" token="WR_PATTERN_0" description="Linear"/>
      <bitenum value="1" id="RESERVED" token="WR_PATTERN_1" description="Reserved"/>
      <bitenum value="3" id="WR2SKIP4" token="WR_PATTERN_3" description="Write 2 lines Skip 4 lines"/>
      <bitenum value="2" id="WR2SKIP2" token="WR_PATTERN_2" description="Write two lines Skip two lines"/>
    </bitfield>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="1" id="SHD" token="MODE_1" description="Ping/pong destination address on every frame"/>
      <bitenum value="0" id="DIS" token="MODE_0" description="Disable"/>
      <bitenum value="2" id="CNT" token="MODE_2" description="Continously write data to memory"/>
      <bitenum value="4" id="CONST" token="MODE_4" description="Use as base address."/>
      <bitenum value="5" id="RESERVED" token="MODE_5" description="Reserved"/>
      <bitenum value="3" id="CNT_INIT" token="MODE_3" description="Initialize start address for continous mode. The 1st frame will be written at this address and consecutive frames will be appended."/>
    </bitfield>
  </register>
  <register id="CAL_WR_DMA_CTRL_k_7" acronym="CAL_WR_DMA_CTRL_k_7" offset="0x270" width="32" description="Write DMA control register">
    <bitfield id="YSIZE" width="14" begin="31" end="18" resetval="0x0000" description="Maximum number of lines the WR DMA can write to memory. That feature is typically used to prevent writes outside of an allocated memory buffer (may, for example, happen when sync information is lost). 0: No limitation. All received lines are written to memory. 1~2^14-1: maximum number of lines to write to memory" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STALL_RD_DMA" width="1" begin="14" end="14" resetval="0x1" description="Controls if a the RD DMA shall be stalled when the write context is stalled because it waits for the PSTART pulse." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="STALL_RD_DMA_0" description="Don't stall the read DMA"/>
      <bitenum value="1" id="ENABLE" token="STALL_RD_DMA_1" description="Stall the read DMA if the write DMA context is stalled."/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="13" end="9" resetval="0x00" description="Cport ID" range="" rwaccess="RW"/>
    <bitfield id="DTAG" width="3" begin="8" end="6" resetval="0x0" description="Store data tagged as DTAG" range="" rwaccess="RW">
      <bitenum value="6" id="D6" token="DTAG_6" description="reserved"/>
      <bitenum value="1" id="ATT_DAT" token="DTAG_1" description="Attribute data TAG=ATT_DAT_S; ATT_DAT; ATT_DAT_E"/>
      <bitenum value="7" id="D7" token="DTAG_7" description="reserved"/>
      <bitenum value="0" id="ATT_HDR" token="DTAG_0" description="Attribute packet headers. TAG=ATT_HDR_S, ATT_HDR_E"/>
      <bitenum value="2" id="CTRL" token="DTAG_2" description="Control packets TAG=CTRL_HDR_S; CTRL_HDR_E"/>
      <bitenum value="4" id="PIX_DAT" token="DTAG_4" description="Pixel data TAG=PIX_DAT_FS; PIX_DAT_LS; PIX_DAT; PIX_DAT_LE; PIX_DAT_FE; FE_CODE"/>
      <bitenum value="5" id="D5" token="DTAG_5" description="reserved"/>
      <bitenum value="3" id="PIX_HDR" token="DTAG_3" description="Pixel packet headers TAG=PIX_HDR_S; PIX_HDR_E"/>
    </bitfield>
    <bitfield id="ICM_PSTART" width="1" begin="5" end="5" resetval="0x0" description="Enables monitoring of the ICM_PSTART[x] signal" range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ICM_PSTART_0" description="Disabled. Ignore PSTART input"/>
      <bitenum value="1" id="EN" token="ICM_PSTART_1" description="Enabled. Write the number of lines defined by .CIRC_MODE for each received PSTART pulse."/>
    </bitfield>
    <bitfield id="WR_PATTERN" width="2" begin="4" end="3" resetval="0x0" description="Data write pattern. The write pattern must be set to linear for formats that don't have a concept of lines." range="" rwaccess="RW">
      <bitenum value="0" id="LINEAR" token="WR_PATTERN_0" description="Linear"/>
      <bitenum value="1" id="RESERVED" token="WR_PATTERN_1" description="Reserved"/>
      <bitenum value="3" id="WR2SKIP4" token="WR_PATTERN_3" description="Write 2 lines Skip 4 lines"/>
      <bitenum value="2" id="WR2SKIP2" token="WR_PATTERN_2" description="Write two lines Skip two lines"/>
    </bitfield>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="1" id="SHD" token="MODE_1" description="Ping/pong destination address on every frame"/>
      <bitenum value="0" id="DIS" token="MODE_0" description="Disable"/>
      <bitenum value="2" id="CNT" token="MODE_2" description="Continously write data to memory"/>
      <bitenum value="4" id="CONST" token="MODE_4" description="Use as base address."/>
      <bitenum value="5" id="RESERVED" token="MODE_5" description="Reserved"/>
      <bitenum value="3" id="CNT_INIT" token="MODE_3" description="Initialize start address for continous mode. The 1st frame will be written at this address and consecutive frames will be appended."/>
    </bitfield>
  </register>
  <register id="CAL_WR_DMA_ADDR_k_0" acronym="CAL_WR_DMA_ADDR_k_0" offset="0x204" width="32" description="Byte address of the top left corner of the buffer to write in system memory">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x000 0000" description="Destination address, in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_ADDR_k_1" acronym="CAL_WR_DMA_ADDR_k_1" offset="0x214" width="32" description="Byte address of the top left corner of the buffer to write in system memory">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x000 0000" description="Destination address, in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_ADDR_k_2" acronym="CAL_WR_DMA_ADDR_k_2" offset="0x224" width="32" description="Byte address of the top left corner of the buffer to write in system memory">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x000 0000" description="Destination address, in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_ADDR_k_3" acronym="CAL_WR_DMA_ADDR_k_3" offset="0x234" width="32" description="Byte address of the top left corner of the buffer to write in system memory">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x000 0000" description="Destination address, in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_ADDR_k_4" acronym="CAL_WR_DMA_ADDR_k_4" offset="0x244" width="32" description="Byte address of the top left corner of the buffer to write in system memory">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x000 0000" description="Destination address, in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_ADDR_k_5" acronym="CAL_WR_DMA_ADDR_k_5" offset="0x254" width="32" description="Byte address of the top left corner of the buffer to write in system memory">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x000 0000" description="Destination address, in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_ADDR_k_6" acronym="CAL_WR_DMA_ADDR_k_6" offset="0x264" width="32" description="Byte address of the top left corner of the buffer to write in system memory">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x000 0000" description="Destination address, in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_ADDR_k_7" acronym="CAL_WR_DMA_ADDR_k_7" offset="0x274" width="32" description="Byte address of the top left corner of the buffer to write in system memory">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x000 0000" description="Destination address, in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_OFST_k_0" acronym="CAL_WR_DMA_OFST_k_0" offset="0x208" width="32" description="Offset between two consecutive line starts. Signed value. SW can directly write a signed 32-bit offset into that register. Valid range = -262144 .. 262143">
    <bitfield id="CIRC_SIZE" width="8" begin="31" end="24" resetval="0x00" description="Circular buffer size minus one. Unit defined by the CIRC_MODE register. E.g. Circular buffer size = 16k lines when CIRC_SIZE=255 and CIRC_MODE=3" range="" rwaccess="RW"/>
    <bitfield id="CIRC_MODE" width="2" begin="23" end="22" resetval="0x0" description="Defines the granularity for circular buffer mode. Circular adressing mode shall be disabled (CIRC_MODE=0) when - CAL_WR_DMA_CTRL_k.MODE is not CONST - for formats that don't have a concept of lines" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CIRC_MODE_0" description="Circular addressing mode disabled"/>
      <bitenum value="1" id="ONE" token="CIRC_MODE_1" description="1 Line"/>
      <bitenum value="3" id="SIXTYFOUR" token="CIRC_MODE_3" description="64 lines"/>
      <bitenum value="2" id="FOUR" token="CIRC_MODE_2" description="4 lines"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="15" begin="18" end="4" resetval="0x0000" description="S14. Offset in words of 16 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_OFST_k_1" acronym="CAL_WR_DMA_OFST_k_1" offset="0x218" width="32" description="Offset between two consecutive line starts. Signed value. SW can directly write a signed 32-bit offset into that register. Valid range = -262144 .. 262143">
    <bitfield id="CIRC_SIZE" width="8" begin="31" end="24" resetval="0x00" description="Circular buffer size minus one. Unit defined by the CIRC_MODE register. E.g. Circular buffer size = 16k lines when CIRC_SIZE=255 and CIRC_MODE=3" range="" rwaccess="RW"/>
    <bitfield id="CIRC_MODE" width="2" begin="23" end="22" resetval="0x0" description="Defines the granularity for circular buffer mode. Circular adressing mode shall be disabled (CIRC_MODE=0) when - CAL_WR_DMA_CTRL_k.MODE is not CONST - for formats that don't have a concept of lines" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CIRC_MODE_0" description="Circular addressing mode disabled"/>
      <bitenum value="1" id="ONE" token="CIRC_MODE_1" description="1 Line"/>
      <bitenum value="3" id="SIXTYFOUR" token="CIRC_MODE_3" description="64 lines"/>
      <bitenum value="2" id="FOUR" token="CIRC_MODE_2" description="4 lines"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="15" begin="18" end="4" resetval="0x0000" description="S14. Offset in words of 16 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_OFST_k_2" acronym="CAL_WR_DMA_OFST_k_2" offset="0x228" width="32" description="Offset between two consecutive line starts. Signed value. SW can directly write a signed 32-bit offset into that register. Valid range = -262144 .. 262143">
    <bitfield id="CIRC_SIZE" width="8" begin="31" end="24" resetval="0x00" description="Circular buffer size minus one. Unit defined by the CIRC_MODE register. E.g. Circular buffer size = 16k lines when CIRC_SIZE=255 and CIRC_MODE=3" range="" rwaccess="RW"/>
    <bitfield id="CIRC_MODE" width="2" begin="23" end="22" resetval="0x0" description="Defines the granularity for circular buffer mode. Circular adressing mode shall be disabled (CIRC_MODE=0) when - CAL_WR_DMA_CTRL_k.MODE is not CONST - for formats that don't have a concept of lines" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CIRC_MODE_0" description="Circular addressing mode disabled"/>
      <bitenum value="1" id="ONE" token="CIRC_MODE_1" description="1 Line"/>
      <bitenum value="3" id="SIXTYFOUR" token="CIRC_MODE_3" description="64 lines"/>
      <bitenum value="2" id="FOUR" token="CIRC_MODE_2" description="4 lines"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="15" begin="18" end="4" resetval="0x0000" description="S14. Offset in words of 16 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_OFST_k_3" acronym="CAL_WR_DMA_OFST_k_3" offset="0x238" width="32" description="Offset between two consecutive line starts. Signed value. SW can directly write a signed 32-bit offset into that register. Valid range = -262144 .. 262143">
    <bitfield id="CIRC_SIZE" width="8" begin="31" end="24" resetval="0x00" description="Circular buffer size minus one. Unit defined by the CIRC_MODE register. E.g. Circular buffer size = 16k lines when CIRC_SIZE=255 and CIRC_MODE=3" range="" rwaccess="RW"/>
    <bitfield id="CIRC_MODE" width="2" begin="23" end="22" resetval="0x0" description="Defines the granularity for circular buffer mode. Circular adressing mode shall be disabled (CIRC_MODE=0) when - CAL_WR_DMA_CTRL_k.MODE is not CONST - for formats that don't have a concept of lines" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CIRC_MODE_0" description="Circular addressing mode disabled"/>
      <bitenum value="1" id="ONE" token="CIRC_MODE_1" description="1 Line"/>
      <bitenum value="3" id="SIXTYFOUR" token="CIRC_MODE_3" description="64 lines"/>
      <bitenum value="2" id="FOUR" token="CIRC_MODE_2" description="4 lines"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="15" begin="18" end="4" resetval="0x0000" description="S14. Offset in words of 16 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_OFST_k_4" acronym="CAL_WR_DMA_OFST_k_4" offset="0x248" width="32" description="Offset between two consecutive line starts. Signed value. SW can directly write a signed 32-bit offset into that register. Valid range = -262144 .. 262143">
    <bitfield id="CIRC_SIZE" width="8" begin="31" end="24" resetval="0x00" description="Circular buffer size minus one. Unit defined by the CIRC_MODE register. E.g. Circular buffer size = 16k lines when CIRC_SIZE=255 and CIRC_MODE=3" range="" rwaccess="RW"/>
    <bitfield id="CIRC_MODE" width="2" begin="23" end="22" resetval="0x0" description="Defines the granularity for circular buffer mode. Circular adressing mode shall be disabled (CIRC_MODE=0) when - CAL_WR_DMA_CTRL_k.MODE is not CONST - for formats that don't have a concept of lines" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CIRC_MODE_0" description="Circular addressing mode disabled"/>
      <bitenum value="1" id="ONE" token="CIRC_MODE_1" description="1 Line"/>
      <bitenum value="3" id="SIXTYFOUR" token="CIRC_MODE_3" description="64 lines"/>
      <bitenum value="2" id="FOUR" token="CIRC_MODE_2" description="4 lines"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="15" begin="18" end="4" resetval="0x0000" description="S14. Offset in words of 16 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_OFST_k_5" acronym="CAL_WR_DMA_OFST_k_5" offset="0x258" width="32" description="Offset between two consecutive line starts. Signed value. SW can directly write a signed 32-bit offset into that register. Valid range = -262144 .. 262143">
    <bitfield id="CIRC_SIZE" width="8" begin="31" end="24" resetval="0x00" description="Circular buffer size minus one. Unit defined by the CIRC_MODE register. E.g. Circular buffer size = 16k lines when CIRC_SIZE=255 and CIRC_MODE=3" range="" rwaccess="RW"/>
    <bitfield id="CIRC_MODE" width="2" begin="23" end="22" resetval="0x0" description="Defines the granularity for circular buffer mode. Circular adressing mode shall be disabled (CIRC_MODE=0) when - CAL_WR_DMA_CTRL_k.MODE is not CONST - for formats that don't have a concept of lines" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CIRC_MODE_0" description="Circular addressing mode disabled"/>
      <bitenum value="1" id="ONE" token="CIRC_MODE_1" description="1 Line"/>
      <bitenum value="3" id="SIXTYFOUR" token="CIRC_MODE_3" description="64 lines"/>
      <bitenum value="2" id="FOUR" token="CIRC_MODE_2" description="4 lines"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="15" begin="18" end="4" resetval="0x0000" description="S14. Offset in words of 16 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_OFST_k_6" acronym="CAL_WR_DMA_OFST_k_6" offset="0x268" width="32" description="Offset between two consecutive line starts. Signed value. SW can directly write a signed 32-bit offset into that register. Valid range = -262144 .. 262143">
    <bitfield id="CIRC_SIZE" width="8" begin="31" end="24" resetval="0x00" description="Circular buffer size minus one. Unit defined by the CIRC_MODE register. E.g. Circular buffer size = 16k lines when CIRC_SIZE=255 and CIRC_MODE=3" range="" rwaccess="RW"/>
    <bitfield id="CIRC_MODE" width="2" begin="23" end="22" resetval="0x0" description="Defines the granularity for circular buffer mode. Circular adressing mode shall be disabled (CIRC_MODE=0) when - CAL_WR_DMA_CTRL_k.MODE is not CONST - for formats that don't have a concept of lines" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CIRC_MODE_0" description="Circular addressing mode disabled"/>
      <bitenum value="1" id="ONE" token="CIRC_MODE_1" description="1 Line"/>
      <bitenum value="3" id="SIXTYFOUR" token="CIRC_MODE_3" description="64 lines"/>
      <bitenum value="2" id="FOUR" token="CIRC_MODE_2" description="4 lines"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="15" begin="18" end="4" resetval="0x0000" description="S14. Offset in words of 16 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_OFST_k_7" acronym="CAL_WR_DMA_OFST_k_7" offset="0x278" width="32" description="Offset between two consecutive line starts. Signed value. SW can directly write a signed 32-bit offset into that register. Valid range = -262144 .. 262143">
    <bitfield id="CIRC_SIZE" width="8" begin="31" end="24" resetval="0x00" description="Circular buffer size minus one. Unit defined by the CIRC_MODE register. E.g. Circular buffer size = 16k lines when CIRC_SIZE=255 and CIRC_MODE=3" range="" rwaccess="RW"/>
    <bitfield id="CIRC_MODE" width="2" begin="23" end="22" resetval="0x0" description="Defines the granularity for circular buffer mode. Circular adressing mode shall be disabled (CIRC_MODE=0) when - CAL_WR_DMA_CTRL_k.MODE is not CONST - for formats that don't have a concept of lines" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CIRC_MODE_0" description="Circular addressing mode disabled"/>
      <bitenum value="1" id="ONE" token="CIRC_MODE_1" description="1 Line"/>
      <bitenum value="3" id="SIXTYFOUR" token="CIRC_MODE_3" description="64 lines"/>
      <bitenum value="2" id="FOUR" token="CIRC_MODE_2" description="4 lines"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="15" begin="18" end="4" resetval="0x0000" description="S14. Offset in words of 16 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_XSIZE_k_0" acronym="CAL_WR_DMA_XSIZE_k_0" offset="0x20C" width="32" description="Defines the size of a line written to memory. The minimum size to be written must be &amp;gt;= 16 bytes">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0000" description="Words of 64-bits to write per line Valid range = 0 or 1..n 0 : write the complete stream until the end is detected. n = stream size in words of 64 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XSKIP" width="13" begin="15" end="3" resetval="0x0000" description="Words of 64 bits to skip from the line start. Valid range: 0...n-1 n = number or 64-bit words in the stream" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_XSIZE_k_1" acronym="CAL_WR_DMA_XSIZE_k_1" offset="0x21C" width="32" description="Defines the size of a line written to memory. The minimum size to be written must be &amp;gt;= 16 bytes">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0000" description="Words of 64-bits to write per line Valid range = 0 or 1..n 0 : write the complete stream until the end is detected. n = stream size in words of 64 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XSKIP" width="13" begin="15" end="3" resetval="0x0000" description="Words of 64 bits to skip from the line start. Valid range: 0...n-1 n = number or 64-bit words in the stream" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_XSIZE_k_2" acronym="CAL_WR_DMA_XSIZE_k_2" offset="0x22C" width="32" description="Defines the size of a line written to memory. The minimum size to be written must be &amp;gt;= 16 bytes">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0000" description="Words of 64-bits to write per line Valid range = 0 or 1..n 0 : write the complete stream until the end is detected. n = stream size in words of 64 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XSKIP" width="13" begin="15" end="3" resetval="0x0000" description="Words of 64 bits to skip from the line start. Valid range: 0...n-1 n = number or 64-bit words in the stream" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_XSIZE_k_3" acronym="CAL_WR_DMA_XSIZE_k_3" offset="0x23C" width="32" description="Defines the size of a line written to memory. The minimum size to be written must be &amp;gt;= 16 bytes">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0000" description="Words of 64-bits to write per line Valid range = 0 or 1..n 0 : write the complete stream until the end is detected. n = stream size in words of 64 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XSKIP" width="13" begin="15" end="3" resetval="0x0000" description="Words of 64 bits to skip from the line start. Valid range: 0...n-1 n = number or 64-bit words in the stream" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_XSIZE_k_4" acronym="CAL_WR_DMA_XSIZE_k_4" offset="0x24C" width="32" description="Defines the size of a line written to memory. The minimum size to be written must be &amp;gt;= 16 bytes">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0000" description="Words of 64-bits to write per line Valid range = 0 or 1..n 0 : write the complete stream until the end is detected. n = stream size in words of 64 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XSKIP" width="13" begin="15" end="3" resetval="0x0000" description="Words of 64 bits to skip from the line start. Valid range: 0...n-1 n = number or 64-bit words in the stream" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_XSIZE_k_5" acronym="CAL_WR_DMA_XSIZE_k_5" offset="0x25C" width="32" description="Defines the size of a line written to memory. The minimum size to be written must be &amp;gt;= 16 bytes">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0000" description="Words of 64-bits to write per line Valid range = 0 or 1..n 0 : write the complete stream until the end is detected. n = stream size in words of 64 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XSKIP" width="13" begin="15" end="3" resetval="0x0000" description="Words of 64 bits to skip from the line start. Valid range: 0...n-1 n = number or 64-bit words in the stream" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_XSIZE_k_6" acronym="CAL_WR_DMA_XSIZE_k_6" offset="0x26C" width="32" description="Defines the size of a line written to memory. The minimum size to be written must be &amp;gt;= 16 bytes">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0000" description="Words of 64-bits to write per line Valid range = 0 or 1..n 0 : write the complete stream until the end is detected. n = stream size in words of 64 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XSKIP" width="13" begin="15" end="3" resetval="0x0000" description="Words of 64 bits to skip from the line start. Valid range: 0...n-1 n = number or 64-bit words in the stream" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_WR_DMA_XSIZE_k_7" acronym="CAL_WR_DMA_XSIZE_k_7" offset="0x27C" width="32" description="Defines the size of a line written to memory. The minimum size to be written must be &amp;gt;= 16 bytes">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0000" description="Words of 64-bits to write per line Valid range = 0 or 1..n 0 : write the complete stream until the end is detected. n = stream size in words of 64 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XSKIP" width="13" begin="15" end="3" resetval="0x0000" description="Words of 64 bits to skip from the line start. Valid range: 0...n-1 n = number or 64-bit words in the stream" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_PPI_CTRL_l_0" acronym="CAL_CSI2_PPI_CTRL_l_0" offset="0x300" width="32" description="Controls the low level CSI-2 protocol interface (PPI)">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="Set the modality in which IF_EN works." range="" rwaccess="RW">
      <bitenum value="0" id="IMMEDIATE" token="FRAME_0" description="If IF_EN = 0 the interface is disabled immediately."/>
      <bitenum value="1" id="FRAME" token="FRAME_1" description="If IF_EN = 1 the interface is disabled after all FEC sync code have been received for the active contexts."/>
    </bitfield>
    <bitfield id="ECC_EN" width="1" begin="2" end="2" resetval="0" description="Enables the Error Correction Code check for the received header (short and long packets for all virtual channel ids)." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_EN_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="ECC_EN_1" description="Enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IF_EN" width="1" begin="0" end="0" resetval="0" description="Enables the physical interface to the module." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="IF_EN_0" description="The interface is disabled. If .FRAME = 0, it is disabled immediately. If .FRAME = 1, it is disabled when all active contexts have received the FE sync code."/>
      <bitenum value="1" id="ENABLE" token="IF_EN_1" description="The interface is enabled immediately, the data acquisition starts on the next FS sync code."/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_PPI_CTRL_l_1" acronym="CAL_CSI2_PPI_CTRL_l_1" offset="0x380" width="32" description="Controls the low level CSI-2 protocol interface (PPI)">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="Set the modality in which IF_EN works." range="" rwaccess="RW">
      <bitenum value="0" id="IMMEDIATE" token="FRAME_0" description="If IF_EN = 0 the interface is disabled immediately."/>
      <bitenum value="1" id="FRAME" token="FRAME_1" description="If IF_EN = 1 the interface is disabled after all FEC sync code have been received for the active contexts."/>
    </bitfield>
    <bitfield id="ECC_EN" width="1" begin="2" end="2" resetval="0" description="Enables the Error Correction Code check for the received header (short and long packets for all virtual channel ids)." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_EN_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="ECC_EN_1" description="Enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IF_EN" width="1" begin="0" end="0" resetval="0" description="Enables the physical interface to the module." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="IF_EN_0" description="The interface is disabled. If .FRAME = 0, it is disabled immediately. If .FRAME = 1, it is disabled when all active contexts have received the FE sync code."/>
      <bitenum value="1" id="ENABLE" token="IF_EN_1" description="The interface is enabled immediately, the data acquisition starts on the next FS sync code."/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_COMPLEXIO_CFG_l_0" acronym="CAL_CSI2_COMPLEXIO_CFG_l_0" offset="0x304" width="32" description="COMPLEXIO CONFIGURATION REGISTER This register contains the lane configuration for the order and position of the lanes (clock and data) and the polarity order for the control of the PHY differential signals in addition to the control bit for the power FSM.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RESET_CTRL" width="1" begin="30" end="30" resetval="0" description="Controls the reset of the complex IO" range="" rwaccess="RW">
      <bitenum value="0" id="RESET" token="RESET_CTRL_0" description="Complex IO reset active."/>
      <bitenum value="1" id="OPERATIONAL" token="RESET_CTRL_1" description="Complex IO reset de-asserted."/>
    </bitfield>
    <bitfield id="RESET_DONE" width="1" begin="29" end="29" resetval="0" description="Internal reset monitoring of the power domain using the PPI byte clock from the complex io" range="" rwaccess="R">
      <bitenum value="1" id="RESETCOMPLETED" token="RESET_DONE_1_r" description="Reset completed."/>
      <bitenum value="0" id="RESETONGOING" token="RESET_DONE_0_r" description="Internal module reset is on going."/>
    </bitfield>
    <bitfield id="PWR_CMD" width="2" begin="28" end="27" resetval="0x0" description="Command for power control of the complex io" range="" rwaccess="RW">
      <bitenum value="0" id="STATE_OFF" token="PWR_CMD_0" description="Command to change to OFF state"/>
      <bitenum value="1" id="STATE_ON" token="PWR_CMD_1" description="Command to change to ON state"/>
      <bitenum value="2" id="STATE_ULP" token="PWR_CMD_2" description="Command to change to Ultra Low Power state"/>
    </bitfield>
    <bitfield id="PWR_STATUS" width="2" begin="26" end="25" resetval="0x0" description="Status of the power control of the complex io" range="" rwaccess="R">
      <bitenum value="2" id="STATE_ULP" token="PWR_STATUS_2_r" description="Complex IO in Ultra Low Power state"/>
      <bitenum value="1" id="STATE_ON" token="PWR_STATUS_1_r" description="Complex IO in ON state"/>
      <bitenum value="0" id="STATE_OFF" token="PWR_STATUS_0_r" description="Complex IO in OFF state"/>
    </bitfield>
    <bitfield id="PWR_AUTO" width="1" begin="24" end="24" resetval="0" description="Automatic switch between ULP and ON states based on ULPM signals from complex iO" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="PWR_AUTO_0" description="Disable"/>
      <bitenum value="1" id="ENABLE" token="PWR_AUTO_1" description="Enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DATA4_POL" width="1" begin="19" end="19" resetval="0" description="+/- differential pin order of DATA lane 4." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="DATA4_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="DATA4_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="DATA4_POSITION" width="3" begin="18" end="16" resetval="0x0" description="Position and order of the DATA lane 4. The values 6 and 7 are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="POSITION_1" token="DATA4_POSITION_1" description="Data lane 4 is at the position 1."/>
      <bitenum value="0" id="NOT_USED" token="DATA4_POSITION_0" description="Not used/connected"/>
      <bitenum value="2" id="POSITION_2" token="DATA4_POSITION_2" description="Data lane 4 is at the position 2."/>
      <bitenum value="4" id="POSITION_4" token="DATA4_POSITION_4" description="Data lane 4 is at the position 4."/>
      <bitenum value="5" id="POSITION_5" token="DATA4_POSITION_5" description="Data lane 4 is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="DATA4_POSITION_3" description="Data lane 4 is at the position 3."/>
    </bitfield>
    <bitfield id="DATA3_POL" width="1" begin="15" end="15" resetval="0" description="+/- differential pin order of DATA lane 3." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="DATA3_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="DATA3_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="DATA3_POSITION" width="3" begin="14" end="12" resetval="0x0" description="Position and order of the DATA lane 3. The values 6 and 7 are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="POSITION_1" token="DATA3_POSITION_1" description="Data lane 3 is at the position 1."/>
      <bitenum value="0" id="NOT_USED" token="DATA3_POSITION_0" description="Not used/connected"/>
      <bitenum value="2" id="POSITION_2" token="DATA3_POSITION_2" description="Data lane 3 is at the position 2."/>
      <bitenum value="4" id="POSITION_4" token="DATA3_POSITION_4" description="Data lane 3 is at the position 4."/>
      <bitenum value="5" id="POSITION_5" token="DATA3_POSITION_5" description="Data lane 3 is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="DATA3_POSITION_3" description="Data lane 3 is at the position 3."/>
    </bitfield>
    <bitfield id="DATA2_POL" width="1" begin="11" end="11" resetval="0" description="+/- differential pin order of DATA lane 2." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="DATA2_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="DATA2_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="DATA2_POSITION" width="3" begin="10" end="8" resetval="0x0" description="Position and order of the DATA lane 2. The values 6 and 7 are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="POSITION_1" token="DATA2_POSITION_1" description="Data lane 2 is at the position 1."/>
      <bitenum value="0" id="NOT_USED" token="DATA2_POSITION_0" description="Not used/connected"/>
      <bitenum value="2" id="POSITION_2" token="DATA2_POSITION_2" description="Data lane 2 is at the position 2."/>
      <bitenum value="4" id="POSITION_4" token="DATA2_POSITION_4" description="Data lane 2 is at the position 4."/>
      <bitenum value="5" id="POSITION_5" token="DATA2_POSITION_5" description="Data lane 2 is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="DATA2_POSITION_3" description="Data lane 2 is at the position 3."/>
    </bitfield>
    <bitfield id="DATA1_POL" width="1" begin="7" end="7" resetval="0" description="+/- differential pin order of DATA lane 1." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="DATA1_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="DATA1_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="DATA1_POSITION" width="3" begin="6" end="4" resetval="0x0" description="Position and order of the DATA lane 1. 0, 6 and 7 are reserved. The data lane 1 is always present." range="" rwaccess="RW">
      <bitenum value="4" id="POSITION_4" token="DATA1_POSITION_4" description="Data lane 1 is at the position 4."/>
      <bitenum value="1" id="POSITION_1" token="DATA1_POSITION_1" description="Data lane 1 is at the position 1."/>
      <bitenum value="5" id="POSITION_5" token="DATA1_POSITION_5" description="Data lane 1 is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="DATA1_POSITION_3" description="Data lane 1 is at the position 3."/>
      <bitenum value="2" id="POSITION_2" token="DATA1_POSITION_2" description="Data lane 1 is at the position 2."/>
    </bitfield>
    <bitfield id="CLOCK_POL" width="1" begin="3" end="3" resetval="0" description="+/- differential pin order of CLOCK lane." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="CLOCK_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="CLOCK_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="CLOCK_POSITION" width="3" begin="2" end="0" resetval="0x0" description="Position and order of the CLOCK lane. 0, 6 and 7 are reserved. The clock lane is always present." range="" rwaccess="RW">
      <bitenum value="4" id="POSITION_4" token="CLOCK_POSITION_4" description="Clock lane is at the position 4."/>
      <bitenum value="1" id="POSITION_1" token="CLOCK_POSITION_1" description="Clock lane is at the position 1."/>
      <bitenum value="5" id="POSITION_5" token="CLOCK_POSITION_5" description="Clock lane is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="CLOCK_POSITION_3" description="Clock lane is at the position 3."/>
      <bitenum value="2" id="POSITION_2" token="CLOCK_POSITION_2" description="Clock lane is at the position 2."/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_COMPLEXIO_CFG_l_1" acronym="CAL_CSI2_COMPLEXIO_CFG_l_1" offset="0x384" width="32" description="COMPLEXIO CONFIGURATION REGISTER This register contains the lane configuration for the order and position of the lanes (clock and data) and the polarity order for the control of the PHY differential signals in addition to the control bit for the power FSM.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RESET_CTRL" width="1" begin="30" end="30" resetval="0" description="Controls the reset of the complex IO" range="" rwaccess="RW">
      <bitenum value="0" id="RESET" token="RESET_CTRL_0" description="Complex IO reset active."/>
      <bitenum value="1" id="OPERATIONAL" token="RESET_CTRL_1" description="Complex IO reset de-asserted."/>
    </bitfield>
    <bitfield id="RESET_DONE" width="1" begin="29" end="29" resetval="0" description="Internal reset monitoring of the power domain using the PPI byte clock from the complex io" range="" rwaccess="R">
      <bitenum value="1" id="RESETCOMPLETED" token="RESET_DONE_1_r" description="Reset completed."/>
      <bitenum value="0" id="RESETONGOING" token="RESET_DONE_0_r" description="Internal module reset is on going."/>
    </bitfield>
    <bitfield id="PWR_CMD" width="2" begin="28" end="27" resetval="0x0" description="Command for power control of the complex io" range="" rwaccess="RW">
      <bitenum value="0" id="STATE_OFF" token="PWR_CMD_0" description="Command to change to OFF state"/>
      <bitenum value="1" id="STATE_ON" token="PWR_CMD_1" description="Command to change to ON state"/>
      <bitenum value="2" id="STATE_ULP" token="PWR_CMD_2" description="Command to change to Ultra Low Power state"/>
    </bitfield>
    <bitfield id="PWR_STATUS" width="2" begin="26" end="25" resetval="0x0" description="Status of the power control of the complex io" range="" rwaccess="R">
      <bitenum value="2" id="STATE_ULP" token="PWR_STATUS_2_r" description="Complex IO in Ultra Low Power state"/>
      <bitenum value="1" id="STATE_ON" token="PWR_STATUS_1_r" description="Complex IO in ON state"/>
      <bitenum value="0" id="STATE_OFF" token="PWR_STATUS_0_r" description="Complex IO in OFF state"/>
    </bitfield>
    <bitfield id="PWR_AUTO" width="1" begin="24" end="24" resetval="0" description="Automatic switch between ULP and ON states based on ULPM signals from complex iO" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="PWR_AUTO_0" description="Disable"/>
      <bitenum value="1" id="ENABLE" token="PWR_AUTO_1" description="Enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DATA4_POL" width="1" begin="19" end="19" resetval="0" description="+/- differential pin order of DATA lane 4." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="DATA4_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="DATA4_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="DATA4_POSITION" width="3" begin="18" end="16" resetval="0x0" description="Position and order of the DATA lane 4. The values 6 and 7 are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="POSITION_1" token="DATA4_POSITION_1" description="Data lane 4 is at the position 1."/>
      <bitenum value="0" id="NOT_USED" token="DATA4_POSITION_0" description="Not used/connected"/>
      <bitenum value="2" id="POSITION_2" token="DATA4_POSITION_2" description="Data lane 4 is at the position 2."/>
      <bitenum value="4" id="POSITION_4" token="DATA4_POSITION_4" description="Data lane 4 is at the position 4."/>
      <bitenum value="5" id="POSITION_5" token="DATA4_POSITION_5" description="Data lane 4 is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="DATA4_POSITION_3" description="Data lane 4 is at the position 3."/>
    </bitfield>
    <bitfield id="DATA3_POL" width="1" begin="15" end="15" resetval="0" description="+/- differential pin order of DATA lane 3." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="DATA3_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="DATA3_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="DATA3_POSITION" width="3" begin="14" end="12" resetval="0x0" description="Position and order of the DATA lane 3. The values 6 and 7 are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="POSITION_1" token="DATA3_POSITION_1" description="Data lane 3 is at the position 1."/>
      <bitenum value="0" id="NOT_USED" token="DATA3_POSITION_0" description="Not used/connected"/>
      <bitenum value="2" id="POSITION_2" token="DATA3_POSITION_2" description="Data lane 3 is at the position 2."/>
      <bitenum value="4" id="POSITION_4" token="DATA3_POSITION_4" description="Data lane 3 is at the position 4."/>
      <bitenum value="5" id="POSITION_5" token="DATA3_POSITION_5" description="Data lane 3 is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="DATA3_POSITION_3" description="Data lane 3 is at the position 3."/>
    </bitfield>
    <bitfield id="DATA2_POL" width="1" begin="11" end="11" resetval="0" description="+/- differential pin order of DATA lane 2." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="DATA2_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="DATA2_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="DATA2_POSITION" width="3" begin="10" end="8" resetval="0x0" description="Position and order of the DATA lane 2. The values 6 and 7 are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="POSITION_1" token="DATA2_POSITION_1" description="Data lane 2 is at the position 1."/>
      <bitenum value="0" id="NOT_USED" token="DATA2_POSITION_0" description="Not used/connected"/>
      <bitenum value="2" id="POSITION_2" token="DATA2_POSITION_2" description="Data lane 2 is at the position 2."/>
      <bitenum value="4" id="POSITION_4" token="DATA2_POSITION_4" description="Data lane 2 is at the position 4."/>
      <bitenum value="5" id="POSITION_5" token="DATA2_POSITION_5" description="Data lane 2 is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="DATA2_POSITION_3" description="Data lane 2 is at the position 3."/>
    </bitfield>
    <bitfield id="DATA1_POL" width="1" begin="7" end="7" resetval="0" description="+/- differential pin order of DATA lane 1." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="DATA1_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="DATA1_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="DATA1_POSITION" width="3" begin="6" end="4" resetval="0x0" description="Position and order of the DATA lane 1. 0, 6 and 7 are reserved. The data lane 1 is always present." range="" rwaccess="RW">
      <bitenum value="4" id="POSITION_4" token="DATA1_POSITION_4" description="Data lane 1 is at the position 4."/>
      <bitenum value="1" id="POSITION_1" token="DATA1_POSITION_1" description="Data lane 1 is at the position 1."/>
      <bitenum value="5" id="POSITION_5" token="DATA1_POSITION_5" description="Data lane 1 is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="DATA1_POSITION_3" description="Data lane 1 is at the position 3."/>
      <bitenum value="2" id="POSITION_2" token="DATA1_POSITION_2" description="Data lane 1 is at the position 2."/>
    </bitfield>
    <bitfield id="CLOCK_POL" width="1" begin="3" end="3" resetval="0" description="+/- differential pin order of CLOCK lane." range="" rwaccess="RW">
      <bitenum value="0" id="PLUSMINUS" token="CLOCK_POL_0" description="+/- pin order"/>
      <bitenum value="1" id="MINUSPLUS" token="CLOCK_POL_1" description="-/+ pin order"/>
    </bitfield>
    <bitfield id="CLOCK_POSITION" width="3" begin="2" end="0" resetval="0x0" description="Position and order of the CLOCK lane. 0, 6 and 7 are reserved. The clock lane is always present." range="" rwaccess="RW">
      <bitenum value="4" id="POSITION_4" token="CLOCK_POSITION_4" description="Clock lane is at the position 4."/>
      <bitenum value="1" id="POSITION_1" token="CLOCK_POSITION_1" description="Clock lane is at the position 1."/>
      <bitenum value="5" id="POSITION_5" token="CLOCK_POSITION_5" description="Clock lane is at the position 5."/>
      <bitenum value="3" id="POSITION_3" token="CLOCK_POSITION_3" description="Clock lane is at the position 3."/>
      <bitenum value="2" id="POSITION_2" token="CLOCK_POSITION_2" description="Clock lane is at the position 2."/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_COMPLEXIO_IRQSTATUS_l_0" acronym="CAL_CSI2_COMPLEXIO_IRQSTATUS_l_0" offset="0x308" width="32" description="INTERRUPT STATUS REGISTER - All errors from complex IO #1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_NO_CORRECTION" width="1" begin="30" end="30" resetval="0" description="ECC has not been used to correct the header because there is more than 1-bit error (short and long packets)." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_NO_CORRECTION_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_NO_CORRECTION_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SHORT_PACKET" width="1" begin="28" end="28" resetval="0" description="Short packet (other than FS, FE, LS, LE) received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="SHORT_PACKET_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="SHORT_PACKET_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FIFO_OVR" width="1" begin="27" end="27" resetval="0" description="CSI-2 low level protocol interface FIFO overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FIFO_OVR_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FIFO_OVR_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEALLULPMEXIT" width="1" begin="26" end="26" resetval="0" description="At least one of the active lanes has exit the ULPM" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEALLULPMEXIT_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEALLULPMEXIT_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEALLULPMENTER" width="1" begin="25" end="25" resetval="0" description="All active lanes are entering in ULPM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEALLULPMENTER_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEALLULPMENTER_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM5" width="1" begin="24" end="24" resetval="0" description="Lane #5 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM4" width="1" begin="23" end="23" resetval="0" description="Lane #4 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM3" width="1" begin="22" end="22" resetval="0" description="Lane #3 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM2" width="1" begin="21" end="21" resetval="0" description="Lane #2 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM1" width="1" begin="20" end="20" resetval="0" description="Lane #1 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL5" width="1" begin="19" end="19" resetval="0" description="Control error for lane #5" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL4" width="1" begin="18" end="18" resetval="0" description="Control error for lane #4" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL3" width="1" begin="17" end="17" resetval="0" description="Control error for lane #3" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL2" width="1" begin="16" end="16" resetval="0" description="Control error for lane #2" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL1" width="1" begin="15" end="15" resetval="0" description="Control error for lane #1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC5" width="1" begin="14" end="14" resetval="0" description="Escape entry error for lane #5" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC4" width="1" begin="13" end="13" resetval="0" description="Escape entry error for lane #4" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC3" width="1" begin="12" end="12" resetval="0" description="Escape entry error for lane #3" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC2" width="1" begin="11" end="11" resetval="0" description="Escape entry error for lane #2" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC1" width="1" begin="10" end="10" resetval="0" description="Escape entry error for lane #1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS5" width="1" begin="9" end="9" resetval="0" description="Start of transmission sync error for lane #5" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS4" width="1" begin="8" end="8" resetval="0" description="Start of transmission sync error for lane #4" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS3" width="1" begin="7" end="7" resetval="0" description="Start of transmission sync error for lane #3" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS2" width="1" begin="6" end="6" resetval="0" description="Start of transmission sync error for lane #2" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS1" width="1" begin="5" end="5" resetval="0" description="Start of transmission sync error for lane #1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS5" width="1" begin="4" end="4" resetval="0" description="Start of transmission error for lane #5" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS4" width="1" begin="3" end="3" resetval="0" description="Start of transmission error for lane #4" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS3" width="1" begin="2" end="2" resetval="0" description="Start of transmission error for lane #3" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS2" width="1" begin="1" end="1" resetval="0" description="Start of transmission error for lane #2" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS1" width="1" begin="0" end="0" resetval="0" description="Start of transmission error for lane #1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_COMPLEXIO_IRQSTATUS_l_1" acronym="CAL_CSI2_COMPLEXIO_IRQSTATUS_l_1" offset="0x388" width="32" description="INTERRUPT STATUS REGISTER - All errors from complex IO #1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_NO_CORRECTION" width="1" begin="30" end="30" resetval="0" description="ECC has not been used to correct the header because there is more than 1-bit error (short and long packets)." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_NO_CORRECTION_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_NO_CORRECTION_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SHORT_PACKET" width="1" begin="28" end="28" resetval="0" description="Short packet (other than FS, FE, LS, LE) received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="SHORT_PACKET_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="SHORT_PACKET_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FIFO_OVR" width="1" begin="27" end="27" resetval="0" description="CSI-2 low level protocol interface FIFO overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FIFO_OVR_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FIFO_OVR_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEALLULPMEXIT" width="1" begin="26" end="26" resetval="0" description="At least one of the active lanes has exit the ULPM" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEALLULPMEXIT_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEALLULPMEXIT_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEALLULPMENTER" width="1" begin="25" end="25" resetval="0" description="All active lanes are entering in ULPM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEALLULPMENTER_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEALLULPMENTER_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM5" width="1" begin="24" end="24" resetval="0" description="Lane #5 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM4" width="1" begin="23" end="23" resetval="0" description="Lane #4 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM3" width="1" begin="22" end="22" resetval="0" description="Lane #3 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM2" width="1" begin="21" end="21" resetval="0" description="Lane #2 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="STATEULPM1" width="1" begin="20" end="20" resetval="0" description="Lane #1 in Ultra Low Power Mode" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="STATEULPM1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="STATEULPM1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL5" width="1" begin="19" end="19" resetval="0" description="Control error for lane #5" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL4" width="1" begin="18" end="18" resetval="0" description="Control error for lane #4" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL3" width="1" begin="17" end="17" resetval="0" description="Control error for lane #3" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL2" width="1" begin="16" end="16" resetval="0" description="Control error for lane #2" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRCONTROL1" width="1" begin="15" end="15" resetval="0" description="Control error for lane #1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRCONTROL1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRCONTROL1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC5" width="1" begin="14" end="14" resetval="0" description="Escape entry error for lane #5" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC4" width="1" begin="13" end="13" resetval="0" description="Escape entry error for lane #4" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC3" width="1" begin="12" end="12" resetval="0" description="Escape entry error for lane #3" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC2" width="1" begin="11" end="11" resetval="0" description="Escape entry error for lane #2" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRESC1" width="1" begin="10" end="10" resetval="0" description="Escape entry error for lane #1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRESC1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRESC1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS5" width="1" begin="9" end="9" resetval="0" description="Start of transmission sync error for lane #5" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS4" width="1" begin="8" end="8" resetval="0" description="Start of transmission sync error for lane #4" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS3" width="1" begin="7" end="7" resetval="0" description="Start of transmission sync error for lane #3" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS2" width="1" begin="6" end="6" resetval="0" description="Start of transmission sync error for lane #2" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS1" width="1" begin="5" end="5" resetval="0" description="Start of transmission sync error for lane #1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTSYNCHS1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTSYNCHS1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS5" width="1" begin="4" end="4" resetval="0" description="Start of transmission error for lane #5" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS5_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS5_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS4" width="1" begin="3" end="3" resetval="0" description="Start of transmission error for lane #4" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS4_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS4_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS3" width="1" begin="2" end="2" resetval="0" description="Start of transmission error for lane #3" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS2" width="1" begin="1" end="1" resetval="0" description="Start of transmission error for lane #2" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="ERRSOTHS1" width="1" begin="0" end="0" resetval="0" description="Start of transmission error for lane #1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ERRSOTHS1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ERRSOTHS1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_SHORT_PACKET_l_0" acronym="CAL_CSI2_SHORT_PACKET_l_0" offset="0x30C" width="32" description="SHORT PACKET INFORMATION - This register sets the 24-bit DATA_ID + Short Packet Data Field when the data type is between 0x8 and x0F">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SHORT_PACKET" width="24" begin="23" end="0" resetval="0x00 0000" description="Short Packet information: DATA ID + DATA FIELD" range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_SHORT_PACKET_l_1" acronym="CAL_CSI2_SHORT_PACKET_l_1" offset="0x38C" width="32" description="SHORT PACKET INFORMATION - This register sets the 24-bit DATA_ID + Short Packet Data Field when the data type is between 0x8 and x0F">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SHORT_PACKET" width="24" begin="23" end="0" resetval="0x00 0000" description="Short Packet information: DATA ID + DATA FIELD" range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_COMPLEXIO_IRQENABLE_l_0" acronym="CAL_CSI2_COMPLEXIO_IRQENABLE_l_0" offset="0x310" width="32" description="INTERRUPT ENABLE REGISTER - All errors from complex IO #1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_NO_CORRECTION" width="1" begin="30" end="30" resetval="0" description="ECC has not been used to correct the header because there is more than 1-bit error (short and long packets)." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_NO_CORRECTION_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_NO_CORRECTION_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SHORT_PACKET" width="1" begin="28" end="28" resetval="0" description="Short packet (other than FS, FE, LS, LE) received." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="SHORT_PACKET_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="SHORT_PACKET_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FIFO_OVR" width="1" begin="27" end="27" resetval="0" description="CSI-2 low level protocol interface FIFO overflow" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FIFO_OVR_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FIFO_OVR_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEALLULPMEXIT" width="1" begin="26" end="26" resetval="0" description="At least one of the active lanes has exit the ULPM" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEALLULPMEXIT_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEALLULPMEXIT_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEALLULPMENTER" width="1" begin="25" end="25" resetval="0" description="All active lanes are entering in ULPM." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEALLULPMENTER_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEALLULPMENTER_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM5" width="1" begin="24" end="24" resetval="0" description="Lane #5 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM4" width="1" begin="23" end="23" resetval="0" description="Lane #4 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM3" width="1" begin="22" end="22" resetval="0" description="Lane #3 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM2" width="1" begin="21" end="21" resetval="0" description="Lane #2 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM1" width="1" begin="20" end="20" resetval="0" description="Lane #1 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL5" width="1" begin="19" end="19" resetval="0" description="Control error for lane #5" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL4" width="1" begin="18" end="18" resetval="0" description="Control error for lane #4" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL3" width="1" begin="17" end="17" resetval="0" description="Control error for lane #3" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL2" width="1" begin="16" end="16" resetval="0" description="Control error for lane #2" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL1" width="1" begin="15" end="15" resetval="0" description="Control error for lane #1" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC5" width="1" begin="14" end="14" resetval="0" description="Escape entry error for lane #5" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC4" width="1" begin="13" end="13" resetval="0" description="Escape entry error for lane #4" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC3" width="1" begin="12" end="12" resetval="0" description="Escape entry error for lane #3" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC2" width="1" begin="11" end="11" resetval="0" description="Escape entry error for lane #2" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC1" width="1" begin="10" end="10" resetval="0" description="Escape entry error for lane #1" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS5" width="1" begin="9" end="9" resetval="0" description="Start of transmission sync error for lane #5" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS4" width="1" begin="8" end="8" resetval="0" description="Start of transmission sync error for lane #4" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS3" width="1" begin="7" end="7" resetval="0" description="Start of transmission sync error for lane #3" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS2" width="1" begin="6" end="6" resetval="0" description="Start of transmission sync error for lane #2" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS1" width="1" begin="5" end="5" resetval="0" description="Start of transmission sync error for lane #1" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS5" width="1" begin="4" end="4" resetval="0" description="Start of transmission error for lane #5" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS4" width="1" begin="3" end="3" resetval="0" description="Start of transmission error for lane #4" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS3" width="1" begin="2" end="2" resetval="0" description="Start of transmission error for lane #3" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS2" width="1" begin="1" end="1" resetval="0" description="Start of transmission error for lane #2" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS1" width="1" begin="0" end="0" resetval="0" description="Start of transmission error for lane #1" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_COMPLEXIO_IRQENABLE_l_1" acronym="CAL_CSI2_COMPLEXIO_IRQENABLE_l_1" offset="0x390" width="32" description="INTERRUPT ENABLE REGISTER - All errors from complex IO #1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_NO_CORRECTION" width="1" begin="30" end="30" resetval="0" description="ECC has not been used to correct the header because there is more than 1-bit error (short and long packets)." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_NO_CORRECTION_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_NO_CORRECTION_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SHORT_PACKET" width="1" begin="28" end="28" resetval="0" description="Short packet (other than FS, FE, LS, LE) received." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="SHORT_PACKET_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="SHORT_PACKET_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FIFO_OVR" width="1" begin="27" end="27" resetval="0" description="CSI-2 low level protocol interface FIFO overflow" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FIFO_OVR_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FIFO_OVR_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEALLULPMEXIT" width="1" begin="26" end="26" resetval="0" description="At least one of the active lanes has exit the ULPM" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEALLULPMEXIT_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEALLULPMEXIT_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEALLULPMENTER" width="1" begin="25" end="25" resetval="0" description="All active lanes are entering in ULPM." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEALLULPMENTER_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEALLULPMENTER_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM5" width="1" begin="24" end="24" resetval="0" description="Lane #5 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM4" width="1" begin="23" end="23" resetval="0" description="Lane #4 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM3" width="1" begin="22" end="22" resetval="0" description="Lane #3 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM2" width="1" begin="21" end="21" resetval="0" description="Lane #2 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="STATEULPM1" width="1" begin="20" end="20" resetval="0" description="Lane #1 in Ultra Low Power Mode" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STATEULPM1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="STATEULPM1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL5" width="1" begin="19" end="19" resetval="0" description="Control error for lane #5" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL4" width="1" begin="18" end="18" resetval="0" description="Control error for lane #4" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL3" width="1" begin="17" end="17" resetval="0" description="Control error for lane #3" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL2" width="1" begin="16" end="16" resetval="0" description="Control error for lane #2" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRCONTROL1" width="1" begin="15" end="15" resetval="0" description="Control error for lane #1" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRCONTROL1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRCONTROL1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC5" width="1" begin="14" end="14" resetval="0" description="Escape entry error for lane #5" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC4" width="1" begin="13" end="13" resetval="0" description="Escape entry error for lane #4" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC3" width="1" begin="12" end="12" resetval="0" description="Escape entry error for lane #3" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC2" width="1" begin="11" end="11" resetval="0" description="Escape entry error for lane #2" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRESC1" width="1" begin="10" end="10" resetval="0" description="Escape entry error for lane #1" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRESC1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRESC1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS5" width="1" begin="9" end="9" resetval="0" description="Start of transmission sync error for lane #5" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS4" width="1" begin="8" end="8" resetval="0" description="Start of transmission sync error for lane #4" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS3" width="1" begin="7" end="7" resetval="0" description="Start of transmission sync error for lane #3" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS2" width="1" begin="6" end="6" resetval="0" description="Start of transmission sync error for lane #2" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTSYNCHS1" width="1" begin="5" end="5" resetval="0" description="Start of transmission sync error for lane #1" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTSYNCHS1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTSYNCHS1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS5" width="1" begin="4" end="4" resetval="0" description="Start of transmission error for lane #5" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS5_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS5_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS4" width="1" begin="3" end="3" resetval="0" description="Start of transmission error for lane #4" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS4_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS4_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS3" width="1" begin="2" end="2" resetval="0" description="Start of transmission error for lane #3" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS2" width="1" begin="1" end="1" resetval="0" description="Start of transmission error for lane #2" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="ERRSOTHS1" width="1" begin="0" end="0" resetval="0" description="Start of transmission error for lane #1" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ERRSOTHS1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ERRSOTHS1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_TIMING_l_0" acronym="CAL_CSI2_TIMING_l_0" offset="0x314" width="32" description="TIMING REGISTER This register shall not be =modified when .IF_EN=1 It is used to indicate the number of functional clock cycles for the Stop State monitoring.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FORCE_RX_MODE_IO1" width="1" begin="15" end="15" resetval="0" description="Control of ForceRxMode signal" range="" rwaccess="RW">
      <bitenum value="0" id="DEASSERTION" token="FORCE_RX_MODE_IO1_0" description="De-assertion of ForceRxMode. The HW reset the bit at the end of the Force RX Mode assertion. The SW can reset the bit in order to stop the assertion of the ForceRXMode signal prior to the completion of the period."/>
      <bitenum value="1" id="ASSERTION" token="FORCE_RX_MODE_IO1_1" description="Assertion of ForceRxMode"/>
    </bitfield>
    <bitfield id="STOP_STATE_X16_IO1" width="1" begin="14" end="14" resetval="1" description="Multiplication factor for the number of L3 cycles defined in STOP_STATE_COUNTER bit-field" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STOP_STATE_X16_IO1_0" description="The number of L3 cycles defined in STOP_STATE _COUNTER is multiplied by 1x"/>
      <bitenum value="1" id="ENABLE" token="STOP_STATE_X16_IO1_1" description="The number of L3 cycles defined in STOP_STATE _COUNTER is multiplied by 16x"/>
    </bitfield>
    <bitfield id="STOP_STATE_X4_IO1" width="1" begin="13" end="13" resetval="1" description="Multiplication factor for the number of L3 cycles defined in STOP_STATE_COUNTER bit-field" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STOP_STATE_X4_IO1_0" description="The number of L3 cycles defined in STOP_STATE _COUNTER is multiplied by 1x"/>
      <bitenum value="1" id="ENABLE" token="STOP_STATE_X4_IO1_1" description="The number of L3 cycles defined in STOP_STATE _COUNTER is multiplied by 4x"/>
    </bitfield>
    <bitfield id="STOP_STATE_COUNTER_IO1" width="13" begin="12" end="0" resetval="0x1FFF" description="Stop State counter for monitoring. It indicates the number of L3 to monitor for Stop State before de-asserting ForceRxMode (Complex IO #1). The value is from 0 to 8191." range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_TIMING_l_1" acronym="CAL_CSI2_TIMING_l_1" offset="0x394" width="32" description="TIMING REGISTER This register shall not be =modified when .IF_EN=1 It is used to indicate the number of functional clock cycles for the Stop State monitoring.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FORCE_RX_MODE_IO1" width="1" begin="15" end="15" resetval="0" description="Control of ForceRxMode signal" range="" rwaccess="RW">
      <bitenum value="0" id="DEASSERTION" token="FORCE_RX_MODE_IO1_0" description="De-assertion of ForceRxMode. The HW reset the bit at the end of the Force RX Mode assertion. The SW can reset the bit in order to stop the assertion of the ForceRXMode signal prior to the completion of the period."/>
      <bitenum value="1" id="ASSERTION" token="FORCE_RX_MODE_IO1_1" description="Assertion of ForceRxMode"/>
    </bitfield>
    <bitfield id="STOP_STATE_X16_IO1" width="1" begin="14" end="14" resetval="1" description="Multiplication factor for the number of L3 cycles defined in STOP_STATE_COUNTER bit-field" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STOP_STATE_X16_IO1_0" description="The number of L3 cycles defined in STOP_STATE _COUNTER is multiplied by 1x"/>
      <bitenum value="1" id="ENABLE" token="STOP_STATE_X16_IO1_1" description="The number of L3 cycles defined in STOP_STATE _COUNTER is multiplied by 16x"/>
    </bitfield>
    <bitfield id="STOP_STATE_X4_IO1" width="1" begin="13" end="13" resetval="1" description="Multiplication factor for the number of L3 cycles defined in STOP_STATE_COUNTER bit-field" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="STOP_STATE_X4_IO1_0" description="The number of L3 cycles defined in STOP_STATE _COUNTER is multiplied by 1x"/>
      <bitenum value="1" id="ENABLE" token="STOP_STATE_X4_IO1_1" description="The number of L3 cycles defined in STOP_STATE _COUNTER is multiplied by 4x"/>
    </bitfield>
    <bitfield id="STOP_STATE_COUNTER_IO1" width="13" begin="12" end="0" resetval="0x1FFF" description="Stop State counter for monitoring. It indicates the number of L3 to monitor for Stop State before de-asserting ForceRxMode (Complex IO #1). The value is from 0 to 8191." range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_VC_IRQENABLE_l_0" acronym="CAL_CSI2_VC_IRQENABLE_l_0" offset="0x318" width="32" description="INTERRUPT ENABLE REGISTER - Virtual channels">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION0_IRQ_3" width="1" begin="29" end="29" resetval="0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_CORRECTION0_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_CORRECTION0_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="CS_IRQ_3" width="1" begin="28" end="28" resetval="0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="CS_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="CS_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LE_IRQ_3" width="1" begin="27" end="27" resetval="0" description="Line end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LE_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LE_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LS_IRQ_3" width="1" begin="26" end="26" resetval="0" description="Line start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LS_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LS_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FE_IRQ_3" width="1" begin="25" end="25" resetval="0" description="Frame end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FE_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FE_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FS_IRQ_3" width="1" begin="24" end="24" resetval="0" description="Frame start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FS_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FS_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION0_IRQ_2" width="1" begin="21" end="21" resetval="0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_CORRECTION0_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_CORRECTION0_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="CS_IRQ_2" width="1" begin="20" end="20" resetval="0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="CS_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="CS_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LE_IRQ_2" width="1" begin="19" end="19" resetval="0" description="Line end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LE_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LE_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LS_IRQ_2" width="1" begin="18" end="18" resetval="0" description="Line start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LS_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LS_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FE_IRQ_2" width="1" begin="17" end="17" resetval="0" description="Frame end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FE_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FE_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FS_IRQ_2" width="1" begin="16" end="16" resetval="0" description="Frame start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FS_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FS_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION0_IRQ_1" width="1" begin="13" end="13" resetval="0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_CORRECTION0_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_CORRECTION0_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="CS_IRQ_1" width="1" begin="12" end="12" resetval="0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="CS_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="CS_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LE_IRQ_1" width="1" begin="11" end="11" resetval="0" description="Line end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LE_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LE_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LS_IRQ_1" width="1" begin="10" end="10" resetval="0" description="Line start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LS_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LS_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FE_IRQ_1" width="1" begin="9" end="9" resetval="0" description="Frame end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FE_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FE_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FS_IRQ_1" width="1" begin="8" end="8" resetval="0" description="Frame start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FS_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FS_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION0_IRQ_0" width="1" begin="5" end="5" resetval="0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_CORRECTION0_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_CORRECTION0_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="CS_IRQ_0" width="1" begin="4" end="4" resetval="0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="CS_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="CS_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LE_IRQ_0" width="1" begin="3" end="3" resetval="0" description="Line end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LE_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LE_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LS_IRQ_0" width="1" begin="2" end="2" resetval="0" description="Line start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LS_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LS_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FE_IRQ_0" width="1" begin="1" end="1" resetval="0" description="Frame end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FE_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FE_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FS_IRQ_0" width="1" begin="0" end="0" resetval="0" description="Frame start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FS_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FS_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_VC_IRQENABLE_l_1" acronym="CAL_CSI2_VC_IRQENABLE_l_1" offset="0x398" width="32" description="INTERRUPT ENABLE REGISTER - Virtual channels">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION0_IRQ_3" width="1" begin="29" end="29" resetval="0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_CORRECTION0_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_CORRECTION0_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="CS_IRQ_3" width="1" begin="28" end="28" resetval="0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="CS_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="CS_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LE_IRQ_3" width="1" begin="27" end="27" resetval="0" description="Line end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LE_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LE_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LS_IRQ_3" width="1" begin="26" end="26" resetval="0" description="Line start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LS_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LS_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FE_IRQ_3" width="1" begin="25" end="25" resetval="0" description="Frame end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FE_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FE_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FS_IRQ_3" width="1" begin="24" end="24" resetval="0" description="Frame start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FS_IRQ_3_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FS_IRQ_3_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION0_IRQ_2" width="1" begin="21" end="21" resetval="0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_CORRECTION0_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_CORRECTION0_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="CS_IRQ_2" width="1" begin="20" end="20" resetval="0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="CS_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="CS_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LE_IRQ_2" width="1" begin="19" end="19" resetval="0" description="Line end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LE_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LE_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LS_IRQ_2" width="1" begin="18" end="18" resetval="0" description="Line start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LS_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LS_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FE_IRQ_2" width="1" begin="17" end="17" resetval="0" description="Frame end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FE_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FE_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FS_IRQ_2" width="1" begin="16" end="16" resetval="0" description="Frame start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FS_IRQ_2_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FS_IRQ_2_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION0_IRQ_1" width="1" begin="13" end="13" resetval="0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_CORRECTION0_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_CORRECTION0_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="CS_IRQ_1" width="1" begin="12" end="12" resetval="0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="CS_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="CS_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LE_IRQ_1" width="1" begin="11" end="11" resetval="0" description="Line end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LE_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LE_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LS_IRQ_1" width="1" begin="10" end="10" resetval="0" description="Line start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LS_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LS_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FE_IRQ_1" width="1" begin="9" end="9" resetval="0" description="Frame end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FE_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FE_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FS_IRQ_1" width="1" begin="8" end="8" resetval="0" description="Frame start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FS_IRQ_1_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FS_IRQ_1_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION0_IRQ_0" width="1" begin="5" end="5" resetval="0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ECC_CORRECTION0_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="ECC_CORRECTION0_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="CS_IRQ_0" width="1" begin="4" end="4" resetval="0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="CS_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="CS_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LE_IRQ_0" width="1" begin="3" end="3" resetval="0" description="Line end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LE_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LE_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="LS_IRQ_0" width="1" begin="2" end="2" resetval="0" description="Line start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="LS_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="LS_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FE_IRQ_0" width="1" begin="1" end="1" resetval="0" description="Frame end sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FE_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FE_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
    <bitfield id="FS_IRQ_0" width="1" begin="0" end="0" resetval="0" description="Frame start sync code detection." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="FS_IRQ_0_0" description="Event is masked"/>
      <bitenum value="1" id="ENABLE" token="FS_IRQ_0_1" description="Event generates an interrupt when it occurs"/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_VC_IRQSTATUS_l_0" acronym="CAL_CSI2_VC_IRQSTATUS_l_0" offset="0x328" width="32" description="INTERRUPT STATUS REGISTER - Virtual channels This register regroups all the events related to Context.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION_IRQ_3" width="1" begin="29" end="29" resetval="0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_CORRECTION_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_CORRECTION_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="CS_IRQ_3" width="1" begin="28" end="28" resetval="0" description="Check-Sum mismatch status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="CS_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="CS_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LE_IRQ_3" width="1" begin="27" end="27" resetval="0" description="Line end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LE_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LE_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LS_IRQ_3" width="1" begin="26" end="26" resetval="0" description="Line start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LS_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LS_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FE_IRQ_3" width="1" begin="25" end="25" resetval="0" description="Frame end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FE_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FE_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FS_IRQ_3" width="1" begin="24" end="24" resetval="0" description="Frame start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FS_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FS_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION_IRQ_2" width="1" begin="21" end="21" resetval="0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_CORRECTION_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_CORRECTION_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="CS_IRQ_2" width="1" begin="20" end="20" resetval="0" description="Check-Sum mismatch status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="CS_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="CS_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LE_IRQ_2" width="1" begin="19" end="19" resetval="0" description="Line end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LE_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LE_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LS_IRQ_2" width="1" begin="18" end="18" resetval="0" description="Line start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LS_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LS_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FE_IRQ_2" width="1" begin="17" end="17" resetval="0" description="Frame end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FE_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FE_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FS_IRQ_2" width="1" begin="16" end="16" resetval="0" description="Frame start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FS_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FS_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION_IRQ_1" width="1" begin="13" end="13" resetval="0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_CORRECTION_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_CORRECTION_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="CS_IRQ_1" width="1" begin="12" end="12" resetval="0" description="Check-Sum mismatch status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="CS_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="CS_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LE_IRQ_1" width="1" begin="11" end="11" resetval="0" description="Line end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LE_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LE_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LS_IRQ_1" width="1" begin="10" end="10" resetval="0" description="Line start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LS_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LS_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FE_IRQ_1" width="1" begin="9" end="9" resetval="0" description="Frame end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FE_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FE_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FS_IRQ_1" width="1" begin="8" end="8" resetval="0" description="Frame start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FS_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FS_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION_IRQ_0" width="1" begin="5" end="5" resetval="0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_CORRECTION_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_CORRECTION_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="CS_IRQ_0" width="1" begin="4" end="4" resetval="0" description="Check-Sum mismatch status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="CS_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="CS_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LE_IRQ_0" width="1" begin="3" end="3" resetval="0" description="Line end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LE_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LE_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LS_IRQ_0" width="1" begin="2" end="2" resetval="0" description="Line start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LS_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LS_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FE_IRQ_0" width="1" begin="1" end="1" resetval="0" description="Frame end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FE_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FE_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FS_IRQ_0" width="1" begin="0" end="0" resetval="0" description="Frame start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FS_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FS_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_VC_IRQSTATUS_l_1" acronym="CAL_CSI2_VC_IRQSTATUS_l_1" offset="0x3A8" width="32" description="INTERRUPT STATUS REGISTER - Virtual channels This register regroups all the events related to Context.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION_IRQ_3" width="1" begin="29" end="29" resetval="0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_CORRECTION_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_CORRECTION_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="CS_IRQ_3" width="1" begin="28" end="28" resetval="0" description="Check-Sum mismatch status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="CS_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="CS_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LE_IRQ_3" width="1" begin="27" end="27" resetval="0" description="Line end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LE_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LE_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LS_IRQ_3" width="1" begin="26" end="26" resetval="0" description="Line start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LS_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LS_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FE_IRQ_3" width="1" begin="25" end="25" resetval="0" description="Frame end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FE_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FE_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FS_IRQ_3" width="1" begin="24" end="24" resetval="0" description="Frame start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FS_IRQ_3_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FS_IRQ_3_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION_IRQ_2" width="1" begin="21" end="21" resetval="0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_CORRECTION_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_CORRECTION_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="CS_IRQ_2" width="1" begin="20" end="20" resetval="0" description="Check-Sum mismatch status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="CS_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="CS_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LE_IRQ_2" width="1" begin="19" end="19" resetval="0" description="Line end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LE_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LE_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LS_IRQ_2" width="1" begin="18" end="18" resetval="0" description="Line start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LS_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LS_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FE_IRQ_2" width="1" begin="17" end="17" resetval="0" description="Frame end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FE_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FE_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FS_IRQ_2" width="1" begin="16" end="16" resetval="0" description="Frame start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FS_IRQ_2_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FS_IRQ_2_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION_IRQ_1" width="1" begin="13" end="13" resetval="0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_CORRECTION_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_CORRECTION_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="CS_IRQ_1" width="1" begin="12" end="12" resetval="0" description="Check-Sum mismatch status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="CS_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="CS_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LE_IRQ_1" width="1" begin="11" end="11" resetval="0" description="Line end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LE_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LE_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LS_IRQ_1" width="1" begin="10" end="10" resetval="0" description="Line start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LS_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LS_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FE_IRQ_1" width="1" begin="9" end="9" resetval="0" description="Frame end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FE_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FE_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FS_IRQ_1" width="1" begin="8" end="8" resetval="0" description="Frame start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FS_IRQ_1_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FS_IRQ_1_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTION_IRQ_0" width="1" begin="5" end="5" resetval="0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="ECC_CORRECTION_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="ECC_CORRECTION_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="CS_IRQ_0" width="1" begin="4" end="4" resetval="0" description="Check-Sum mismatch status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="CS_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="CS_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LE_IRQ_0" width="1" begin="3" end="3" resetval="0" description="Line end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LE_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LE_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="LS_IRQ_0" width="1" begin="2" end="2" resetval="0" description="Line start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="LS_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="LS_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FE_IRQ_0" width="1" begin="1" end="1" resetval="0" description="Frame end sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FE_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FE_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
    <bitfield id="FS_IRQ_0" width="1" begin="0" end="0" resetval="0" description="Frame start sync code detection status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="FALSE" token="FS_IRQ_0_0" description="READS: Event is false. WRITES: Status bit unchanged."/>
      <bitenum value="1" id="TRUE" token="FS_IRQ_0_1" description="READS: Event is true (pending). WRITES: Status bit is reset."/>
    </bitfield>
  </register>
  <register id="CAL_CSI2_CTX0_l_0" acronym="CAL_CSI2_CTX0_l_0" offset="0x330" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX0_l_1" acronym="CAL_CSI2_CTX0_l_1" offset="0x3B0" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX1_l_0" acronym="CAL_CSI2_CTX1_l_0" offset="0x334" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX1_l_1" acronym="CAL_CSI2_CTX1_l_1" offset="0x3B4" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX2_l_0" acronym="CAL_CSI2_CTX2_l_0" offset="0x338" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX2_l_1" acronym="CAL_CSI2_CTX2_l_1" offset="0x3B8" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX3_l_0" acronym="CAL_CSI2_CTX3_l_0" offset="0x33C" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX3_l_1" acronym="CAL_CSI2_CTX3_l_1" offset="0x3BC" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX4_l_0" acronym="CAL_CSI2_CTX4_l_0" offset="0x340" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX4_l_1" acronym="CAL_CSI2_CTX4_l_1" offset="0x3C0" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX5_l_0" acronym="CAL_CSI2_CTX5_l_0" offset="0x344" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX5_l_1" acronym="CAL_CSI2_CTX5_l_1" offset="0x3C4" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX6_l_0" acronym="CAL_CSI2_CTX6_l_0" offset="0x348" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX6_l_1" acronym="CAL_CSI2_CTX6_l_1" offset="0x3C8" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX7_l_0" acronym="CAL_CSI2_CTX7_l_0" offset="0x34C" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX7_l_1" acronym="CAL_CSI2_CTX7_l_1" offset="0x3CC" width="32" description="Context control">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINES" width="14" begin="29" end="16" resetval="0x0000" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. Other values: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PACK_MODE" width="1" begin="14" end="14" resetval="0" description="Controls the data packing behavior" range="" rwaccess="RW">
      <bitenum value="0" id="LINE" token="PACK_MODE_0" description="Line mode Data is packed in between line boundaries. Line boundaries are preserved. Recomended mode for pixel data."/>
      <bitenum value="1" id="FRAME" token="PACK_MODE_1" description="Frame mode Data is packed in between frame boundaries. Line boundaries are removed. Recommended mode for JPEG data."/>
    </bitfield>
    <bitfield id="ATT" width="1" begin="13" end="13" resetval="0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW">
      <bitenum value="0" id="PIX" token="ATT_0" description="Data tagged as Pixel Data"/>
      <bitenum value="1" id="ATT" token="ATT_1" description="Data tagged as Attributes / Embedded Data"/>
    </bitfield>
    <bitfield id="CPORT" width="5" begin="12" end="8" resetval="0x00" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x00" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_STATUS0_l_0" acronym="CAL_CSI2_STATUS0_l_0" offset="0x350" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS0_l_1" acronym="CAL_CSI2_STATUS0_l_1" offset="0x3D0" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS1_l_0" acronym="CAL_CSI2_STATUS1_l_0" offset="0x354" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS1_l_1" acronym="CAL_CSI2_STATUS1_l_1" offset="0x3D4" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS2_l_0" acronym="CAL_CSI2_STATUS2_l_0" offset="0x358" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS2_l_1" acronym="CAL_CSI2_STATUS2_l_1" offset="0x3D8" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS3_l_0" acronym="CAL_CSI2_STATUS3_l_0" offset="0x35C" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS3_l_1" acronym="CAL_CSI2_STATUS3_l_1" offset="0x3DC" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS4_l_0" acronym="CAL_CSI2_STATUS4_l_0" offset="0x360" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS4_l_1" acronym="CAL_CSI2_STATUS4_l_1" offset="0x3E0" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS5_l_0" acronym="CAL_CSI2_STATUS5_l_0" offset="0x364" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS5_l_1" acronym="CAL_CSI2_STATUS5_l_1" offset="0x3E4" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS6_l_0" acronym="CAL_CSI2_STATUS6_l_0" offset="0x368" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS6_l_1" acronym="CAL_CSI2_STATUS6_l_1" offset="0x3E8" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS7_l_0" acronym="CAL_CSI2_STATUS7_l_0" offset="0x36C" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS7_l_1" acronym="CAL_CSI2_STATUS7_l_1" offset="0x3EC" width="32" description="Context status register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME" width="16" begin="15" end="0" resetval="0x0000" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
</module>
