{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 15:46:05 2015 " "Info: Processing started: Thu Dec 17 15:46:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off epm240 -c epm240 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off epm240 -c epm240" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pul " "Info: Assuming node \"pul\" is an undefined clock" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 12 -1 0 } } { "c:/programs/altera61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programs/altera61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pul" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_generate:cg1\|clk_generate_pwm:cgp\|count_pwm\[8\] " "Info: Detected ripple clock \"clk_generate:cg1\|clk_generate_pwm:cgp\|count_pwm\[8\]\" as buffer" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 170 -1 0 } } { "c:/programs/altera61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programs/altera61/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_generate:cg1\|clk_generate_pwm:cgp\|count_pwm\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pul register stepper:s1\|position\[8\] register stepper:s1\|position\[11\] 131.53 MHz 7.603 ns Internal " "Info: Clock \"pul\" has Internal fmax of 131.53 MHz between source register \"stepper:s1\|position\[8\]\" and destination register \"stepper:s1\|position\[11\]\" (period= 7.603 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.894 ns + Longest register register " "Info: + Longest register to register delay is 6.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepper:s1\|position\[8\] 1 REG LC_X6_Y1_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; REG Node = 'stepper:s1\|position\[8\]'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepper:s1|position[8] } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.914 ns) 3.056 ns stepper:s1\|position~1600 2 COMB LC_X6_Y2_N8 4 " "Info: 2: + IC(2.142 ns) + CELL(0.914 ns) = 3.056 ns; Loc. = LC_X6_Y2_N8; Fanout = 4; COMB Node = 'stepper:s1\|position~1600'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { stepper:s1|position[8] stepper:s1|position~1600 } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(0.511 ns) 5.591 ns stepper:s1\|position~1636 3 COMB LC_X6_Y1_N8 1 " "Info: 3: + IC(2.024 ns) + CELL(0.511 ns) = 5.591 ns; Loc. = LC_X6_Y1_N8; Fanout = 1; COMB Node = 'stepper:s1\|position~1636'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { stepper:s1|position~1600 stepper:s1|position~1636 } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.591 ns) 6.894 ns stepper:s1\|position\[11\] 4 REG LC_X6_Y1_N3 2 " "Info: 4: + IC(0.712 ns) + CELL(0.591 ns) = 6.894 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; REG Node = 'stepper:s1\|position\[11\]'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { stepper:s1|position~1636 stepper:s1|position[11] } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 29.24 % ) " "Info: Total cell delay = 2.016 ns ( 29.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.878 ns ( 70.76 % ) " "Info: Total interconnect delay = 4.878 ns ( 70.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { stepper:s1|position[8] stepper:s1|position~1600 stepper:s1|position~1636 stepper:s1|position[11] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { stepper:s1|position[8] stepper:s1|position~1600 stepper:s1|position~1636 stepper:s1|position[11] } { 0.000ns 2.142ns 2.024ns 0.712ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pul destination 6.507 ns + Shortest register " "Info: + Shortest clock path from clock \"pul\" to destination register is 6.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pul 1 CLK PIN_5 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 22; CLK Node = 'pul'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pul } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.457 ns) + CELL(0.918 ns) 6.507 ns stepper:s1\|position\[11\] 2 REG LC_X6_Y1_N3 2 " "Info: 2: + IC(4.457 ns) + CELL(0.918 ns) = 6.507 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; REG Node = 'stepper:s1\|position\[11\]'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { pul stepper:s1|position[11] } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.50 % ) " "Info: Total cell delay = 2.050 ns ( 31.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 68.50 % ) " "Info: Total interconnect delay = 4.457 ns ( 68.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[11] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[11] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pul source 6.507 ns - Longest register " "Info: - Longest clock path from clock \"pul\" to source register is 6.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pul 1 CLK PIN_5 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 22; CLK Node = 'pul'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pul } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.457 ns) + CELL(0.918 ns) 6.507 ns stepper:s1\|position\[8\] 2 REG LC_X6_Y1_N2 2 " "Info: 2: + IC(4.457 ns) + CELL(0.918 ns) = 6.507 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; REG Node = 'stepper:s1\|position\[8\]'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { pul stepper:s1|position[8] } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.50 % ) " "Info: Total cell delay = 2.050 ns ( 31.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 68.50 % ) " "Info: Total interconnect delay = 4.457 ns ( 68.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[8] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[8] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[11] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[11] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[8] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[8] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { stepper:s1|position[8] stepper:s1|position~1600 stepper:s1|position~1636 stepper:s1|position[11] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { stepper:s1|position[8] stepper:s1|position~1600 stepper:s1|position~1636 stepper:s1|position[11] } { 0.000ns 2.142ns 2.024ns 0.712ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } } { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[11] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[11] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[8] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[8] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "stepper:s1\|position\[3\] mod pul 1.924 ns register " "Info: tsu for register \"stepper:s1\|position\[3\]\" (data pin = \"mod\", clock pin = \"pul\") is 1.924 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.098 ns + Longest pin register " "Info: + Longest pin to register delay is 8.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mod 1 PIN PIN_55 50 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 50; PIN Node = 'mod'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.820 ns) + CELL(0.511 ns) 4.463 ns stepper:s1\|position~1592 2 COMB LC_X6_Y2_N2 4 " "Info: 2: + IC(2.820 ns) + CELL(0.511 ns) = 4.463 ns; Loc. = LC_X6_Y2_N2; Fanout = 4; COMB Node = 'stepper:s1\|position~1592'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { mod stepper:s1|position~1592 } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.310 ns) + CELL(0.200 ns) 6.973 ns stepper:s1\|position~1642 3 COMB LC_X2_Y1_N4 1 " "Info: 3: + IC(2.310 ns) + CELL(0.200 ns) = 6.973 ns; Loc. = LC_X2_Y1_N4; Fanout = 1; COMB Node = 'stepper:s1\|position~1642'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { stepper:s1|position~1592 stepper:s1|position~1642 } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 8.098 ns stepper:s1\|position\[3\] 4 REG LC_X2_Y1_N5 2 " "Info: 4: + IC(0.534 ns) + CELL(0.591 ns) = 8.098 ns; Loc. = LC_X2_Y1_N5; Fanout = 2; REG Node = 'stepper:s1\|position\[3\]'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { stepper:s1|position~1642 stepper:s1|position[3] } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 30.06 % ) " "Info: Total cell delay = 2.434 ns ( 30.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.664 ns ( 69.94 % ) " "Info: Total interconnect delay = 5.664 ns ( 69.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "8.098 ns" { mod stepper:s1|position~1592 stepper:s1|position~1642 stepper:s1|position[3] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "8.098 ns" { mod mod~combout stepper:s1|position~1592 stepper:s1|position~1642 stepper:s1|position[3] } { 0.000ns 0.000ns 2.820ns 2.310ns 0.534ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pul destination 6.507 ns - Shortest register " "Info: - Shortest clock path from clock \"pul\" to destination register is 6.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pul 1 CLK PIN_5 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 22; CLK Node = 'pul'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pul } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.457 ns) + CELL(0.918 ns) 6.507 ns stepper:s1\|position\[3\] 2 REG LC_X2_Y1_N5 2 " "Info: 2: + IC(4.457 ns) + CELL(0.918 ns) = 6.507 ns; Loc. = LC_X2_Y1_N5; Fanout = 2; REG Node = 'stepper:s1\|position\[3\]'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { pul stepper:s1|position[3] } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.50 % ) " "Info: Total cell delay = 2.050 ns ( 31.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 68.50 % ) " "Info: Total interconnect delay = 4.457 ns ( 68.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[3] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[3] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "8.098 ns" { mod stepper:s1|position~1592 stepper:s1|position~1642 stepper:s1|position[3] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "8.098 ns" { mod mod~combout stepper:s1|position~1592 stepper:s1|position~1642 stepper:s1|position[3] } { 0.000ns 0.000ns 2.820ns 2.310ns 0.534ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[3] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[3] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "stepper:s1\|position\[3\] dir pul 2.418 ns register " "Info: th for register \"stepper:s1\|position\[3\]\" (data pin = \"dir\", clock pin = \"pul\") is 2.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pul destination 6.507 ns + Longest register " "Info: + Longest clock path from clock \"pul\" to destination register is 6.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pul 1 CLK PIN_5 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 22; CLK Node = 'pul'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pul } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.457 ns) + CELL(0.918 ns) 6.507 ns stepper:s1\|position\[3\] 2 REG LC_X2_Y1_N5 2 " "Info: 2: + IC(4.457 ns) + CELL(0.918 ns) = 6.507 ns; Loc. = LC_X2_Y1_N5; Fanout = 2; REG Node = 'stepper:s1\|position\[3\]'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { pul stepper:s1|position[3] } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.50 % ) " "Info: Total cell delay = 2.050 ns ( 31.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 68.50 % ) " "Info: Total interconnect delay = 4.457 ns ( 68.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[3] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[3] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.310 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns dir 1 PIN PIN_8 31 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 31; PIN Node = 'dir'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.374 ns) + CELL(0.804 ns) 4.310 ns stepper:s1\|position\[3\] 2 REG LC_X2_Y1_N5 2 " "Info: 2: + IC(2.374 ns) + CELL(0.804 ns) = 4.310 ns; Loc. = LC_X2_Y1_N5; Fanout = 2; REG Node = 'stepper:s1\|position\[3\]'" {  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { dir stepper:s1|position[3] } "NODE_NAME" } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 44.92 % ) " "Info: Total cell delay = 1.936 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.374 ns ( 55.08 % ) " "Info: Total interconnect delay = 2.374 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { dir stepper:s1|position[3] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { dir dir~combout stepper:s1|position[3] } { 0.000ns 0.000ns 2.374ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { pul stepper:s1|position[3] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { pul pul~combout stepper:s1|position[3] } { 0.000ns 0.000ns 4.457ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera61/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { dir stepper:s1|position[3] } "NODE_NAME" } } { "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programs/altera61/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { dir dir~combout stepper:s1|position[3] } { 0.000ns 0.000ns 2.374ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Allocated 125 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 15:46:06 2015 " "Info: Processing ended: Thu Dec 17 15:46:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
