import chisel3._
import chisel3.util._
import AXIDefs._
import utils._
import LSUOpType._
import AddressSpace._

class PMEM_MEM_Message extends Bundle{
    val ALU_result      =   UInt(64.W)
    val regWriteEn      =   Bool()
    val regWriteID      =   UInt(5.W)
    val memWriteData    =   UInt(64.W)
    val memWriteEn      =   Bool()
    val memReadEn       =   Bool()
    val wstrb           =   UInt(8.W)
    val lsutype         =   UInt(5.W)
    val csrWriteAddr    =   UInt(12.W)
    val csrWriteEn      =   Bool()
    val csrWriteData    =   UInt(64.W)
    val uncached        =   Bool()

    val PC              =   UInt(64.W)
    val Inst            =   UInt(32.W)
}

class PMEM_to_ID_Message extends Bundle{
    val ALU_result      = UInt(64.W)
    val regWriteEn      = Bool()
    val regWriteID      = UInt(5.W)
    val memReadEn       = Bool()
    val csrWriteAddr    = UInt(12.W)
    val csrWriteEn      = Bool()
}

class MEM_pre_stage extends Module{
    val io = IO(new Bundle{
        val EX_to_MEM_bus       = Flipped(Decoupled(new EX_MEM_Message))
        val PMEM_to_MEM_bus     = Decoupled(new PMEM_MEM_Message)
        val PMEM_to_ID_forward  = Decoupled(new PMEM_to_ID_Message)
        val memReadData         = Output(UInt(64.W))
        val dcache_miss         = Output(Bool())

        //debug
        val dcache_hit          = Output(Bool())
        val dcache_state        = Output(UInt(3.W))
        val dcache_qstate       = Output(UInt(3.W))
        val dcache_wstate       = Output(UInt(3.W))
        val dcache_maskedData   = Output(UInt(64.W))
        val dcache_dataMask     = Output(UInt(64.W))
        val dcache_originWdata  = Output(UInt(64.W))
        val dcache_rdata        = Output(UInt(64.W))
        val dcache_req_addr     = Output(UInt(64.W))
        val dcache_linewdata    = Output(UInt(128.W))
        val dcache_linerdata    = Output(UInt(128.W))
    })
    val axi = IO(new AXIMasterIF(32, 64, 4))
    val axi_req  = IO(new MyReadyValidIO)
    
    //unpack bus from EXU
    val EX_pc        =  Mux(io.EX_to_MEM_bus.valid, io.EX_to_MEM_bus.bits.PC, 0.U)
    val EX_Inst      =  io.EX_to_MEM_bus.bits.Inst
    val ALU_result   =  io.EX_to_MEM_bus.bits.ALU_result  
    val memWriteData =  io.EX_to_MEM_bus.bits.memWriteData
    val memWriteEn   =  io.EX_to_MEM_bus.bits.memWriteEn
    val memReadEn    =  io.EX_to_MEM_bus.bits.memReadEn
    val lsutype      =  io.EX_to_MEM_bus.bits.lsutype
    val regWriteID   =  io.EX_to_MEM_bus.bits.regWriteID
    val regWriteEn   =  io.EX_to_MEM_bus.bits.regWriteEn
    val csrWriteEn   =  io.EX_to_MEM_bus.bits.csrWriteEn
    val csrWriteAddr =  io.EX_to_MEM_bus.bits.csrWriteAddr
    val csrWriteData =  io.EX_to_MEM_bus.bits.csrWriteData
    

    /*****************DCache******************/
    
    //parameter
    val offsetWidth = 4
    val tagWidth    = 21
    val nrSets      = 128
    val nrLines     = 2

    val mem_cache = Module(new DCache(tagWidth, nrSets, nrLines, offsetWidth))
    val uncached  = io.EX_to_MEM_bus.valid && (ALU_result(31, 0) < MBASE || ALU_result(31, 0) > (MBASE + MSIZE))
    val uncached_read  = uncached && memReadEn 
    val uncached_write = uncached && memWriteEn

    val wstrb = Wire(UInt(8.W))
    wstrb := 0.U
    switch(lsutype){
        is (sd) {wstrb := 0xFF.U}
        is (sw) {wstrb := 0x0F.U}
        is (sh) {wstrb := 0x03.U}
        is (sb) {wstrb := 0x01.U}
    }
    //r
    
    mem_cache.io.valid         := (memReadEn | memWriteEn) & io.EX_to_MEM_bus.valid & !uncached_read & !uncached_write
    mem_cache.io.op            := memWriteEn
    mem_cache.io.wstrb         := wstrb
    mem_cache.io.addr          := ALU_result(31, 0)
    mem_cache.io.wdata         := memWriteData
    mem_cache.io.axi_rdata     := axi.readData.bits.data
    mem_cache.io.axi_arready   := axi.readAddr.ready
    mem_cache.io.axi_rlast     := axi.readData.bits.last
    mem_cache.io.axi_rvalid    := axi.readData.valid
    mem_cache.io.axi_awready   := axi.writeAddr.ready
    mem_cache.io.axi_wready    := axi.writeData.ready

    io.dcache_miss             := mem_cache.io.miss || (io.PMEM_to_MEM_bus.bits.uncached & io.PMEM_to_MEM_bus.bits.memReadEn & !axi.readData.valid) ||
                                  (io.PMEM_to_MEM_bus.bits.uncached & io.PMEM_to_MEM_bus.bits.memWriteEn & !axi.writeResp.valid)

    //debug
    io.dcache_hit              := mem_cache.io.hit
    io.dcache_state            := mem_cache.io.state
    io.dcache_qstate           := mem_cache.io.qstate
    io.dcache_wstate           := mem_cache.io.wstate
    io.dcache_maskedData       := mem_cache.io.maskedData
    io.dcache_dataMask         := mem_cache.io.dataMask
    io.dcache_originWdata      := mem_cache.io.originWdata
    io.dcache_rdata            := mem_cache.io.rdata
    io.dcache_req_addr         := mem_cache.io.req_addr
    io.dcache_linewdata        := mem_cache.io.linewdata
    io.dcache_linerdata        := mem_cache.io.linerdata

    val readSource   = Wire(UInt(64.W))
    readSource       := Mux(io.PMEM_to_MEM_bus.bits.uncached & io.PMEM_to_MEM_bus.bits.memReadEn, axi.readData.bits.data, mem_cache.io.rdata)

    val memReadData = Wire(UInt(64.W))
    memReadData := 0.U
    switch(io.PMEM_to_MEM_bus.bits.lsutype){
        is (ld) {memReadData := readSource                         }
        is (lw) {memReadData := SEXT(readSource(31, 0), 32)        }
        is (lh) {memReadData := SEXT(readSource(15, 0), 16)        }
        is (lb) {memReadData := SEXT(readSource( 7, 0),  8)        }
        is (lwu){memReadData := readSource(31, 0)                  }
        is (lhu){memReadData := readSource(15, 0)                  }
        is (lbu){memReadData := readSource( 7 ,0)                  }
    }
    
    axi_req.valid              := mem_cache.io.axi_rreq | mem_cache.io.axi_wreq | uncached_read | uncached_write | io.PMEM_to_MEM_bus.bits.uncached
    axi.readAddr.bits.id       := 1.U
    axi.readAddr.bits.addr     := Mux(!uncached_read, mem_cache.io.axi_raddr, ALU_result(31, 0))
    axi.readAddr.bits.len      := Mux(!uncached_read, 1.U, 0.U)
    axi.readAddr.bits.size     := "b011".U
    axi.readAddr.bits.burst    := "b01".U
    axi.readAddr.bits.lock     := 0.U
    axi.readAddr.bits.cache    := 0.U
    axi.readAddr.bits.prot     := 0.U
    axi.readAddr.valid         := mem_cache.io.axi_rreq | uncached_read
    axi.readData.ready         := 1.U

    //w
    axi.writeAddr.bits.id      := 1.U
    axi.writeAddr.bits.addr    := Mux(!uncached_write, mem_cache.io.axi_waddr, ALU_result(31, 0))
    axi.writeAddr.bits.len     := Mux(!uncached_write, 1.U, 0.U)
    axi.writeAddr.bits.size    := "b011".U
    axi.writeAddr.bits.burst   := "b01".U
    axi.writeAddr.bits.lock    := 0.U
    axi.writeAddr.bits.cache   := 0.U
    axi.writeAddr.bits.prot    := 0.U
    axi.writeAddr.valid        := mem_cache.io.axi_wreq | uncached_write

    axi.writeData.bits.id      := 1.U
    axi.writeData.bits.data    := Mux(!uncached_write, mem_cache.io.axi_wdata, memWriteData)
    axi.writeData.bits.strb    := Mux(!uncached_write, mem_cache.io.axi_wstrb, wstrb)
    axi.writeData.bits.last    := Mux(!uncached_write, mem_cache.io.axi_wlast, 1.U)
    axi.writeData.valid        := mem_cache.io.axi_wreq | uncached_write
    axi.writeResp.ready        := 1.U
    /***************DCache  End****************/

    val PMEM_stall = uncached_read & !axi_req.ready

    regConnectWithStall(io.PMEM_to_MEM_bus.bits.PC           , EX_pc       , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.Inst         , EX_Inst     , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.ALU_result   , ALU_result  , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.regWriteEn   , regWriteEn  , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.regWriteID   , regWriteID  , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.memReadEn    , memReadEn   , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.memWriteEn   , memWriteEn  , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.memWriteData , memWriteData, io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.lsutype      , lsutype     , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.csrWriteEn   , csrWriteEn  , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.csrWriteAddr , csrWriteAddr, io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.csrWriteData , csrWriteData, io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.wstrb        , wstrb       , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.bits.uncached     , uncached    , io.dcache_miss)
    regConnectWithStall(io.PMEM_to_MEM_bus.valid             , io.EX_to_MEM_bus.valid & !PMEM_stall, io.dcache_miss)
    
    io.memReadData             := memReadData
    io.EX_to_MEM_bus.ready     := !io.dcache_miss & !PMEM_stall

    
    //forward
    io.PMEM_to_ID_forward.bits.ALU_result   := ALU_result    
    io.PMEM_to_ID_forward.bits.regWriteEn   := regWriteEn
    io.PMEM_to_ID_forward.bits.regWriteID   := regWriteID
    io.PMEM_to_ID_forward.bits.memReadEn    := memReadEn
    io.PMEM_to_ID_forward.bits.csrWriteEn   := csrWriteEn
    io.PMEM_to_ID_forward.bits.csrWriteAddr := csrWriteAddr
    io.PMEM_to_ID_forward.valid             := io.EX_to_MEM_bus.valid
}