17:02:34 INFO  : Registering command handlers for SDK TCF services
17:02:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\GitHub\FPGA_Design\Lab04\Lab4-1\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
17:02:36 INFO  : XSCT server has started successfully.
17:02:37 INFO  : Successfully done setting XSCT server connection channel  
17:02:37 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
17:02:37 INFO  : Successfully done setting SDK workspace  
18:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:33 INFO  : 'jtag frequency' command is executed.
18:00:33 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:00:36 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:00:36 INFO  : Context for 'APU' is selected.
18:00:36 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:00:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:36 INFO  : Context for 'APU' is selected.
18:00:36 INFO  : 'stop' command is executed.
18:00:37 INFO  : 'ps7_init' command is executed.
18:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:37 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:37 INFO  : 'con' command is executed.
18:00:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:00:37 INFO  : Disconnected from the channel tcfchan#1.
18:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:49 INFO  : 'jtag frequency' command is executed.
18:01:49 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:52 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:01:52 INFO  : Context for 'APU' is selected.
18:01:54 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:54 INFO  : Context for 'APU' is selected.
18:01:55 INFO  : 'stop' command is executed.
18:01:56 INFO  : 'ps7_init' command is executed.
18:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:59 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
18:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
----------------End of Script----------------

18:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:30 INFO  : 'jtag frequency' command is executed.
18:02:30 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:02:34 ERROR : fpga configuration failed. DONE PIN is not HIGH
18:02:34 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
18:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

18:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:50 INFO  : 'jtag frequency' command is executed.
18:02:50 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:02:53 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:02:54 INFO  : Context for 'APU' is selected.
18:02:54 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:02:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:54 INFO  : Context for 'APU' is selected.
18:02:54 INFO  : 'stop' command is executed.
18:02:54 INFO  : 'ps7_init' command is executed.
18:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:55 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:55 INFO  : 'con' command is executed.
18:02:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:02:55 INFO  : Disconnected from the channel tcfchan#2.
18:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:03:18 INFO  : 'jtag frequency' command is executed.
18:03:18 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:03:21 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:03:22 INFO  : Context for 'APU' is selected.
18:03:23 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:24 INFO  : Context for 'APU' is selected.
18:03:24 INFO  : 'stop' command is executed.
18:03:25 INFO  : 'ps7_init' command is executed.
18:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:29 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
18:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
----------------End of Script----------------

18:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:03:58 INFO  : 'jtag frequency' command is executed.
18:03:58 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:04:01 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:04:01 INFO  : Context for 'APU' is selected.
18:04:01 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:04:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:01 INFO  : Context for 'APU' is selected.
18:04:01 INFO  : 'stop' command is executed.
18:04:02 INFO  : 'ps7_init' command is executed.
18:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:02 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:03 INFO  : 'con' command is executed.
18:04:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:04:03 INFO  : Disconnected from the channel tcfchan#3.
18:04:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:32 INFO  : 'jtag frequency' command is executed.
18:04:32 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:04:35 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:04:36 INFO  : Context for 'APU' is selected.
18:04:37 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:04:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:38 INFO  : Context for 'APU' is selected.
18:04:38 INFO  : 'stop' command is executed.
18:04:39 INFO  : 'ps7_init' command is executed.
18:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:42 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
18:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
----------------End of Script----------------

18:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:06 INFO  : 'jtag frequency' command is executed.
18:05:06 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:05:09 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:05:09 INFO  : Context for 'APU' is selected.
18:05:09 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:09 INFO  : Context for 'APU' is selected.
18:05:09 INFO  : 'stop' command is executed.
18:05:10 INFO  : 'ps7_init' command is executed.
18:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:10 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:10 INFO  : 'con' command is executed.
18:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:10 INFO  : Disconnected from the channel tcfchan#4.
18:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:40 INFO  : 'jtag frequency' command is executed.
18:05:40 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:40 INFO  : Context for 'APU' is selected.
18:05:40 INFO  : System reset is completed.
18:05:43 INFO  : 'after 3000' command is executed.
18:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:05:46 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:05:46 INFO  : Context for 'APU' is selected.
18:05:48 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:48 INFO  : Context for 'APU' is selected.
18:05:49 INFO  : 'ps7_init' command is executed.
18:05:49 INFO  : 'ps7_post_config' command is executed.
18:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:49 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:49 INFO  : 'con' command is executed.
18:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:49 INFO  : Disconnected from the channel tcfchan#5.
18:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:06:06 INFO  : 'jtag frequency' command is executed.
18:06:06 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:06 INFO  : Context for 'APU' is selected.
18:06:07 INFO  : System reset is completed.
18:06:10 INFO  : 'after 3000' command is executed.
18:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:06:12 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:06:13 INFO  : Context for 'APU' is selected.
18:06:14 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:06:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:15 INFO  : Context for 'APU' is selected.
18:06:15 INFO  : 'ps7_init' command is executed.
18:06:15 INFO  : 'ps7_post_config' command is executed.
18:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:15 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:16 INFO  : 'con' command is executed.
18:06:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:06:16 INFO  : Disconnected from the channel tcfchan#6.
18:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:16:58 INFO  : 'jtag frequency' command is executed.
18:16:58 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:58 INFO  : Context for 'APU' is selected.
18:16:58 INFO  : System reset is completed.
18:17:01 INFO  : 'after 3000' command is executed.
18:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:17:04 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:17:04 INFO  : Context for 'APU' is selected.
18:17:05 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:17:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:05 INFO  : Context for 'APU' is selected.
18:17:06 INFO  : 'ps7_init' command is executed.
18:17:06 INFO  : 'ps7_post_config' command is executed.
18:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:06 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:06 INFO  : 'con' command is executed.
18:17:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:17:06 INFO  : Disconnected from the channel tcfchan#7.
18:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:04 INFO  : 'jtag frequency' command is executed.
18:18:04 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:04 INFO  : Context for 'APU' is selected.
18:18:04 INFO  : System reset is completed.
18:18:07 INFO  : 'after 3000' command is executed.
18:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:18:10 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:18:10 INFO  : Context for 'APU' is selected.
18:18:11 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:11 INFO  : Context for 'APU' is selected.
18:18:11 INFO  : 'ps7_init' command is executed.
18:18:12 INFO  : 'ps7_post_config' command is executed.
18:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:12 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:12 INFO  : 'con' command is executed.
18:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:18:12 INFO  : Disconnected from the channel tcfchan#8.
18:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:55 INFO  : 'jtag frequency' command is executed.
18:18:55 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:55 INFO  : Context for 'APU' is selected.
18:18:55 INFO  : System reset is completed.
18:18:58 INFO  : 'after 3000' command is executed.
18:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:19:00 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:19:01 INFO  : Context for 'APU' is selected.
18:19:02 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:02 INFO  : Context for 'APU' is selected.
18:19:02 INFO  : 'ps7_init' command is executed.
18:19:02 INFO  : 'ps7_post_config' command is executed.
18:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:02 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:02 INFO  : 'con' command is executed.
18:19:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:19:02 INFO  : Disconnected from the channel tcfchan#9.
18:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:19:31 INFO  : 'jtag frequency' command is executed.
18:19:31 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:31 INFO  : Context for 'APU' is selected.
18:19:31 INFO  : System reset is completed.
18:19:34 INFO  : 'after 3000' command is executed.
18:19:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:19:37 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:19:37 INFO  : Context for 'APU' is selected.
18:19:38 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:19:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:38 INFO  : Context for 'APU' is selected.
18:19:38 INFO  : 'ps7_init' command is executed.
18:19:38 INFO  : 'ps7_post_config' command is executed.
18:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:39 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:39 INFO  : 'con' command is executed.
18:19:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:19:39 INFO  : Disconnected from the channel tcfchan#10.
18:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:46 INFO  : 'jtag frequency' command is executed.
18:20:46 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:46 INFO  : Context for 'APU' is selected.
18:20:46 INFO  : System reset is completed.
18:20:49 INFO  : 'after 3000' command is executed.
18:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:20:51 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:20:51 INFO  : Context for 'APU' is selected.
18:20:52 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:20:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:52 INFO  : Context for 'APU' is selected.
18:20:53 INFO  : 'ps7_init' command is executed.
18:20:53 INFO  : 'ps7_post_config' command is executed.
18:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:53 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:53 INFO  : 'con' command is executed.
18:20:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:20:53 INFO  : Disconnected from the channel tcfchan#11.
18:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:21:50 INFO  : 'jtag frequency' command is executed.
18:21:50 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:50 INFO  : Context for 'APU' is selected.
18:21:50 INFO  : System reset is completed.
18:21:53 INFO  : 'after 3000' command is executed.
18:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:21:56 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:21:56 INFO  : Context for 'APU' is selected.
18:21:57 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:57 INFO  : Context for 'APU' is selected.
18:21:58 INFO  : 'ps7_init' command is executed.
18:21:58 INFO  : 'ps7_post_config' command is executed.
18:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:58 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:58 INFO  : 'con' command is executed.
18:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:21:58 INFO  : Disconnected from the channel tcfchan#12.
18:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:25 INFO  : 'jtag frequency' command is executed.
18:22:25 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:26 INFO  : Context for 'APU' is selected.
18:22:26 INFO  : System reset is completed.
18:22:29 INFO  : 'after 3000' command is executed.
18:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:22:31 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:22:31 INFO  : Context for 'APU' is selected.
18:22:33 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:22:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:33 INFO  : Context for 'APU' is selected.
18:22:33 INFO  : 'ps7_init' command is executed.
18:22:33 INFO  : 'ps7_post_config' command is executed.
18:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:33 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:33 INFO  : 'con' command is executed.
18:22:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:22:33 INFO  : Disconnected from the channel tcfchan#13.
18:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:23:37 INFO  : 'jtag frequency' command is executed.
18:23:37 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:37 INFO  : Context for 'APU' is selected.
18:23:37 INFO  : System reset is completed.
18:23:40 INFO  : 'after 3000' command is executed.
18:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:23:43 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:23:43 INFO  : Context for 'APU' is selected.
18:23:44 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:23:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:44 INFO  : Context for 'APU' is selected.
18:23:45 INFO  : 'ps7_init' command is executed.
18:23:45 INFO  : 'ps7_post_config' command is executed.
18:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:45 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:45 INFO  : 'con' command is executed.
18:23:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:23:45 INFO  : Disconnected from the channel tcfchan#14.
18:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:28:02 INFO  : 'jtag frequency' command is executed.
18:28:02 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:02 INFO  : Context for 'APU' is selected.
18:28:02 INFO  : System reset is completed.
18:28:05 INFO  : 'after 3000' command is executed.
18:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:28:07 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:28:07 INFO  : Context for 'APU' is selected.
18:28:09 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:28:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:09 INFO  : Context for 'APU' is selected.
18:28:09 INFO  : 'ps7_init' command is executed.
18:28:09 INFO  : 'ps7_post_config' command is executed.
18:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:09 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:09 INFO  : 'con' command is executed.
18:28:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:28:09 INFO  : Disconnected from the channel tcfchan#15.
18:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:30:00 INFO  : 'jtag frequency' command is executed.
18:30:00 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:00 INFO  : Context for 'APU' is selected.
18:30:00 INFO  : System reset is completed.
18:30:03 INFO  : 'after 3000' command is executed.
18:30:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:30:05 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:30:05 INFO  : Context for 'APU' is selected.
18:30:07 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:30:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:07 INFO  : Context for 'APU' is selected.
18:30:07 INFO  : 'ps7_init' command is executed.
18:30:07 INFO  : 'ps7_post_config' command is executed.
18:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:07 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:07 INFO  : 'con' command is executed.
18:30:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:30:07 INFO  : Disconnected from the channel tcfchan#16.
18:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:32:03 INFO  : 'jtag frequency' command is executed.
18:32:03 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:03 INFO  : Context for 'APU' is selected.
18:32:03 INFO  : System reset is completed.
18:32:06 INFO  : 'after 3000' command is executed.
18:32:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:32:09 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:32:09 INFO  : Context for 'APU' is selected.
18:32:10 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:10 INFO  : Context for 'APU' is selected.
18:32:11 INFO  : 'ps7_init' command is executed.
18:32:11 INFO  : 'ps7_post_config' command is executed.
18:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:11 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:11 INFO  : 'con' command is executed.
18:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:32:11 INFO  : Disconnected from the channel tcfchan#17.
18:34:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:09 INFO  : 'jtag frequency' command is executed.
18:34:09 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:09 INFO  : Context for 'APU' is selected.
18:34:09 INFO  : System reset is completed.
18:34:12 INFO  : 'after 3000' command is executed.
18:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:34:15 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:34:15 INFO  : Context for 'APU' is selected.
18:34:16 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:16 INFO  : Context for 'APU' is selected.
18:34:16 INFO  : 'ps7_init' command is executed.
18:34:16 INFO  : 'ps7_post_config' command is executed.
18:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:17 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab04/Lab4-1/vivado_prj/vivado_prj.sdk/gpio_irq/Debug/gpio_irq.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:17 INFO  : 'con' command is executed.
18:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:34:17 INFO  : Disconnected from the channel tcfchan#18.
