<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2167' ll='2173'/>
<size>32</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2160'>/// This represents an addressing mode of:
  ///    BaseGV + BaseOffs + BaseReg + Scale*ScaleReg
  /// If BaseGV is null,  there is no BaseGV.
  /// If BaseOffs is zero, there is no base offset.
  /// If HasBaseReg is false, there is no base register.
  /// If Scale is zero, there is no ScaleReg.  Scale of 1 indicates a reg with
  /// no scale.</doc>
<mbr r='llvm::TargetLoweringBase::AddrMode::BaseGV' o='0' t='llvm::GlobalValue *'/>
<mbr r='llvm::TargetLoweringBase::AddrMode::BaseOffs' o='64' t='int64_t'/>
<mbr r='llvm::TargetLoweringBase::AddrMode::HasBaseReg' o='128' t='bool'/>
<mbr r='llvm::TargetLoweringBase::AddrMode::Scale' o='192' t='int64_t'/>
<fun r='_ZN4llvm18TargetLoweringBase8AddrModeC1Ev'/>
<ovr f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='2091' c='(anonymousnamespace)::ExtAddrMode'/>
