Instr_mem.v,verilog,xil_defaultlib,../../../../lab4.srcs/sources_1/ip/Instr_mem/sim/Instr_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
