Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\17.1\HW_4_SPDS_test\ADC_controller.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\17.1\HW_4_SPDS_test\ADC_controller --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading HW_4_SPDS_test/ADC_controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 17.1]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\17.1\HW_4_SPDS_test\ADC_controller.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\17.1\HW_4_SPDS_test\ADC_controller\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading HW_4_SPDS_test/ADC_controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 17.1]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADC_controller: Generating ADC_controller "ADC_controller" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/SEDOY/AppData/Local/Temp/alt8325_4328578439838453377.dir/0002_sopcgen/ADC_controller_adc_mega_0.v
Info: adc_mega_0: "ADC_controller" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: ADC_controller: Done "ADC_controller" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
