/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* J1_1 */
.set J1_1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set J1_1__0__MASK, 0x08
.set J1_1__0__PC, CYREG_PRT12_PC3
.set J1_1__0__PORT, 12
.set J1_1__0__SHIFT, 3
.set J1_1__AG, CYREG_PRT12_AG
.set J1_1__BIE, CYREG_PRT12_BIE
.set J1_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set J1_1__BYP, CYREG_PRT12_BYP
.set J1_1__DM0, CYREG_PRT12_DM0
.set J1_1__DM1, CYREG_PRT12_DM1
.set J1_1__DM2, CYREG_PRT12_DM2
.set J1_1__DR, CYREG_PRT12_DR
.set J1_1__INP_DIS, CYREG_PRT12_INP_DIS
.set J1_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set J1_1__MASK, 0x08
.set J1_1__PORT, 12
.set J1_1__PRT, CYREG_PRT12_PRT
.set J1_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set J1_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set J1_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set J1_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set J1_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set J1_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set J1_1__PS, CYREG_PRT12_PS
.set J1_1__SHIFT, 3
.set J1_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set J1_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set J1_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set J1_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set J1_1__SLW, CYREG_PRT12_SLW

/* J1_2 */
.set J1_2__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set J1_2__0__MASK, 0x10
.set J1_2__0__PC, CYREG_PRT12_PC4
.set J1_2__0__PORT, 12
.set J1_2__0__SHIFT, 4
.set J1_2__AG, CYREG_PRT12_AG
.set J1_2__BIE, CYREG_PRT12_BIE
.set J1_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set J1_2__BYP, CYREG_PRT12_BYP
.set J1_2__DM0, CYREG_PRT12_DM0
.set J1_2__DM1, CYREG_PRT12_DM1
.set J1_2__DM2, CYREG_PRT12_DM2
.set J1_2__DR, CYREG_PRT12_DR
.set J1_2__INP_DIS, CYREG_PRT12_INP_DIS
.set J1_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set J1_2__MASK, 0x10
.set J1_2__PORT, 12
.set J1_2__PRT, CYREG_PRT12_PRT
.set J1_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set J1_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set J1_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set J1_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set J1_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set J1_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set J1_2__PS, CYREG_PRT12_PS
.set J1_2__SHIFT, 4
.set J1_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set J1_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set J1_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set J1_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set J1_2__SLW, CYREG_PRT12_SLW
.set J1_2_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set J1_2_Reg_Sync_ctrl_reg__0__POS, 0
.set J1_2_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set J1_2_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set J1_2_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set J1_2_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB11_CTL
.set J1_2_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set J1_2_Reg_Sync_ctrl_reg__MASK, 0x01
.set J1_2_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set J1_2_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set J1_2_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB11_MSK

/* J3_1 */
.set J3_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set J3_1__0__MASK, 0x20
.set J3_1__0__PC, CYREG_PRT12_PC5
.set J3_1__0__PORT, 12
.set J3_1__0__SHIFT, 5
.set J3_1__AG, CYREG_PRT12_AG
.set J3_1__BIE, CYREG_PRT12_BIE
.set J3_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set J3_1__BYP, CYREG_PRT12_BYP
.set J3_1__DM0, CYREG_PRT12_DM0
.set J3_1__DM1, CYREG_PRT12_DM1
.set J3_1__DM2, CYREG_PRT12_DM2
.set J3_1__DR, CYREG_PRT12_DR
.set J3_1__INP_DIS, CYREG_PRT12_INP_DIS
.set J3_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set J3_1__MASK, 0x20
.set J3_1__PORT, 12
.set J3_1__PRT, CYREG_PRT12_PRT
.set J3_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set J3_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set J3_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set J3_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set J3_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set J3_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set J3_1__PS, CYREG_PRT12_PS
.set J3_1__SHIFT, 5
.set J3_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set J3_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set J3_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set J3_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set J3_1__SLW, CYREG_PRT12_SLW

/* R3_2 */
.set R3_2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set R3_2__0__MASK, 0x10
.set R3_2__0__PC, CYREG_PRT0_PC4
.set R3_2__0__PORT, 0
.set R3_2__0__SHIFT, 4
.set R3_2__AG, CYREG_PRT0_AG
.set R3_2__AMUX, CYREG_PRT0_AMUX
.set R3_2__BIE, CYREG_PRT0_BIE
.set R3_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set R3_2__BYP, CYREG_PRT0_BYP
.set R3_2__CTL, CYREG_PRT0_CTL
.set R3_2__DM0, CYREG_PRT0_DM0
.set R3_2__DM1, CYREG_PRT0_DM1
.set R3_2__DM2, CYREG_PRT0_DM2
.set R3_2__DR, CYREG_PRT0_DR
.set R3_2__INP_DIS, CYREG_PRT0_INP_DIS
.set R3_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set R3_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set R3_2__LCD_EN, CYREG_PRT0_LCD_EN
.set R3_2__MASK, 0x10
.set R3_2__PORT, 0
.set R3_2__PRT, CYREG_PRT0_PRT
.set R3_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set R3_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set R3_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set R3_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set R3_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set R3_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set R3_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set R3_2__PS, CYREG_PRT0_PS
.set R3_2__SHIFT, 4
.set R3_2__SLW, CYREG_PRT0_SLW
.set R3_2_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set R3_2_Reg_Sync_ctrl_reg__0__POS, 0
.set R3_2_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set R3_2_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set R3_2_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set R3_2_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set R3_2_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set R3_2_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set R3_2_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set R3_2_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set R3_2_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set R3_2_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set R3_2_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set R3_2_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set R3_2_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set R3_2_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set R3_2_Reg_Sync_ctrl_reg__MASK, 0x01
.set R3_2_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set R3_2_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set R3_2_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* RX_1 */
.set RX_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set RX_1__0__MASK, 0x02
.set RX_1__0__PC, CYREG_PRT3_PC1
.set RX_1__0__PORT, 3
.set RX_1__0__SHIFT, 1
.set RX_1__AG, CYREG_PRT3_AG
.set RX_1__AMUX, CYREG_PRT3_AMUX
.set RX_1__BIE, CYREG_PRT3_BIE
.set RX_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RX_1__BYP, CYREG_PRT3_BYP
.set RX_1__CTL, CYREG_PRT3_CTL
.set RX_1__DM0, CYREG_PRT3_DM0
.set RX_1__DM1, CYREG_PRT3_DM1
.set RX_1__DM2, CYREG_PRT3_DM2
.set RX_1__DR, CYREG_PRT3_DR
.set RX_1__INP_DIS, CYREG_PRT3_INP_DIS
.set RX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RX_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RX_1__LCD_EN, CYREG_PRT3_LCD_EN
.set RX_1__MASK, 0x02
.set RX_1__PORT, 3
.set RX_1__PRT, CYREG_PRT3_PRT
.set RX_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RX_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RX_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RX_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RX_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RX_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RX_1__PS, CYREG_PRT3_PS
.set RX_1__SHIFT, 1
.set RX_1__SLW, CYREG_PRT3_SLW

/* S1_1 */
.set S1_1__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set S1_1__0__MASK, 0x20
.set S1_1__0__PC, CYREG_PRT0_PC5
.set S1_1__0__PORT, 0
.set S1_1__0__SHIFT, 5
.set S1_1__AG, CYREG_PRT0_AG
.set S1_1__AMUX, CYREG_PRT0_AMUX
.set S1_1__BIE, CYREG_PRT0_BIE
.set S1_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S1_1__BYP, CYREG_PRT0_BYP
.set S1_1__CTL, CYREG_PRT0_CTL
.set S1_1__DM0, CYREG_PRT0_DM0
.set S1_1__DM1, CYREG_PRT0_DM1
.set S1_1__DM2, CYREG_PRT0_DM2
.set S1_1__DR, CYREG_PRT0_DR
.set S1_1__INP_DIS, CYREG_PRT0_INP_DIS
.set S1_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S1_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S1_1__LCD_EN, CYREG_PRT0_LCD_EN
.set S1_1__MASK, 0x20
.set S1_1__PORT, 0
.set S1_1__PRT, CYREG_PRT0_PRT
.set S1_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S1_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S1_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S1_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S1_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S1_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S1_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S1_1__PS, CYREG_PRT0_PS
.set S1_1__SHIFT, 5
.set S1_1__SLW, CYREG_PRT0_SLW

/* TX_1 */
.set TX_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set TX_1__0__MASK, 0x02
.set TX_1__0__PC, CYREG_PRT0_PC1
.set TX_1__0__PORT, 0
.set TX_1__0__SHIFT, 1
.set TX_1__AG, CYREG_PRT0_AG
.set TX_1__AMUX, CYREG_PRT0_AMUX
.set TX_1__BIE, CYREG_PRT0_BIE
.set TX_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TX_1__BYP, CYREG_PRT0_BYP
.set TX_1__CTL, CYREG_PRT0_CTL
.set TX_1__DM0, CYREG_PRT0_DM0
.set TX_1__DM1, CYREG_PRT0_DM1
.set TX_1__DM2, CYREG_PRT0_DM2
.set TX_1__DR, CYREG_PRT0_DR
.set TX_1__INP_DIS, CYREG_PRT0_INP_DIS
.set TX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TX_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TX_1__LCD_EN, CYREG_PRT0_LCD_EN
.set TX_1__MASK, 0x02
.set TX_1__PORT, 0
.set TX_1__PRT, CYREG_PRT0_PRT
.set TX_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TX_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TX_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TX_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TX_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TX_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TX_1__PS, CYREG_PRT0_PS
.set TX_1__SHIFT, 1
.set TX_1__SLW, CYREG_PRT0_SLW

/* TX_2 */
.set TX_2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set TX_2__0__MASK, 0x01
.set TX_2__0__PC, CYREG_PRT0_PC0
.set TX_2__0__PORT, 0
.set TX_2__0__SHIFT, 0
.set TX_2__AG, CYREG_PRT0_AG
.set TX_2__AMUX, CYREG_PRT0_AMUX
.set TX_2__BIE, CYREG_PRT0_BIE
.set TX_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TX_2__BYP, CYREG_PRT0_BYP
.set TX_2__CTL, CYREG_PRT0_CTL
.set TX_2__DM0, CYREG_PRT0_DM0
.set TX_2__DM1, CYREG_PRT0_DM1
.set TX_2__DM2, CYREG_PRT0_DM2
.set TX_2__DR, CYREG_PRT0_DR
.set TX_2__INP_DIS, CYREG_PRT0_INP_DIS
.set TX_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TX_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TX_2__LCD_EN, CYREG_PRT0_LCD_EN
.set TX_2__MASK, 0x01
.set TX_2__PORT, 0
.set TX_2__PRT, CYREG_PRT0_PRT
.set TX_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TX_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TX_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TX_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TX_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TX_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TX_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TX_2__PS, CYREG_PRT0_PS
.set TX_2__SHIFT, 0
.set TX_2__SLW, CYREG_PRT0_SLW

/* PGA_1 */
.set PGA_1_SC__BST, CYREG_SC3_BST
.set PGA_1_SC__CLK, CYREG_SC3_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CMPINV_MASK, 0x08
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CPTR_MASK, 0x08
.set PGA_1_SC__CR0, CYREG_SC3_CR0
.set PGA_1_SC__CR1, CYREG_SC3_CR1
.set PGA_1_SC__CR2, CYREG_SC3_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__MSK_MASK, 0x08
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x08
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x08
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SR_MASK, 0x08
.set PGA_1_SC__SW0, CYREG_SC3_SW0
.set PGA_1_SC__SW10, CYREG_SC3_SW10
.set PGA_1_SC__SW2, CYREG_SC3_SW2
.set PGA_1_SC__SW3, CYREG_SC3_SW3
.set PGA_1_SC__SW4, CYREG_SC3_SW4
.set PGA_1_SC__SW6, CYREG_SC3_SW6
.set PGA_1_SC__SW7, CYREG_SC3_SW7
.set PGA_1_SC__SW8, CYREG_SC3_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_1_SC__WRK1_MASK, 0x08

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x20000
.set isr_1__INTC_NUMBER, 17
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_2__INTC_MASK, 0x01
.set isr_2__INTC_NUMBER, 0
.set isr_2__INTC_PRIOR_NUM, 7
.set isr_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP3_CLK
.set Comp_1_ctComp__CMP_MASK, 0x08
.set Comp_1_ctComp__CMP_NUMBER, 3
.set Comp_1_ctComp__CR, CYREG_CMP3_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT3_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x08
.set Comp_1_ctComp__LUT__MSK_SHIFT, 3
.set Comp_1_ctComp__LUT__MX, CYREG_LUT3_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x08
.set Comp_1_ctComp__LUT__SR_SHIFT, 3
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x08
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x08
.set Comp_1_ctComp__SW0, CYREG_CMP3_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP3_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP3_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP3_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP3_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP3_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x08
.set Comp_1_ctComp__WRK_SHIFT, 3

/* Digit_0 */
.set Digit_0__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Digit_0__0__MASK, 0x80
.set Digit_0__0__PC, CYREG_PRT1_PC7
.set Digit_0__0__PORT, 1
.set Digit_0__0__SHIFT, 7
.set Digit_0__AG, CYREG_PRT1_AG
.set Digit_0__AMUX, CYREG_PRT1_AMUX
.set Digit_0__BIE, CYREG_PRT1_BIE
.set Digit_0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Digit_0__BYP, CYREG_PRT1_BYP
.set Digit_0__CTL, CYREG_PRT1_CTL
.set Digit_0__DM0, CYREG_PRT1_DM0
.set Digit_0__DM1, CYREG_PRT1_DM1
.set Digit_0__DM2, CYREG_PRT1_DM2
.set Digit_0__DR, CYREG_PRT1_DR
.set Digit_0__INP_DIS, CYREG_PRT1_INP_DIS
.set Digit_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Digit_0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Digit_0__LCD_EN, CYREG_PRT1_LCD_EN
.set Digit_0__MASK, 0x80
.set Digit_0__PORT, 1
.set Digit_0__PRT, CYREG_PRT1_PRT
.set Digit_0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Digit_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Digit_0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Digit_0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Digit_0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Digit_0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Digit_0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Digit_0__PS, CYREG_PRT1_PS
.set Digit_0__SHIFT, 7
.set Digit_0__SLW, CYREG_PRT1_SLW

/* Digit_1 */
.set Digit_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Digit_1__0__MASK, 0x40
.set Digit_1__0__PC, CYREG_PRT1_PC6
.set Digit_1__0__PORT, 1
.set Digit_1__0__SHIFT, 6
.set Digit_1__AG, CYREG_PRT1_AG
.set Digit_1__AMUX, CYREG_PRT1_AMUX
.set Digit_1__BIE, CYREG_PRT1_BIE
.set Digit_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Digit_1__BYP, CYREG_PRT1_BYP
.set Digit_1__CTL, CYREG_PRT1_CTL
.set Digit_1__DM0, CYREG_PRT1_DM0
.set Digit_1__DM1, CYREG_PRT1_DM1
.set Digit_1__DM2, CYREG_PRT1_DM2
.set Digit_1__DR, CYREG_PRT1_DR
.set Digit_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Digit_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Digit_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Digit_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Digit_1__MASK, 0x40
.set Digit_1__PORT, 1
.set Digit_1__PRT, CYREG_PRT1_PRT
.set Digit_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Digit_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Digit_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Digit_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Digit_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Digit_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Digit_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Digit_1__PS, CYREG_PRT1_PS
.set Digit_1__SHIFT, 6
.set Digit_1__SLW, CYREG_PRT1_SLW

/* Digit_2 */
.set Digit_2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Digit_2__0__MASK, 0x20
.set Digit_2__0__PC, CYREG_PRT1_PC5
.set Digit_2__0__PORT, 1
.set Digit_2__0__SHIFT, 5
.set Digit_2__AG, CYREG_PRT1_AG
.set Digit_2__AMUX, CYREG_PRT1_AMUX
.set Digit_2__BIE, CYREG_PRT1_BIE
.set Digit_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Digit_2__BYP, CYREG_PRT1_BYP
.set Digit_2__CTL, CYREG_PRT1_CTL
.set Digit_2__DM0, CYREG_PRT1_DM0
.set Digit_2__DM1, CYREG_PRT1_DM1
.set Digit_2__DM2, CYREG_PRT1_DM2
.set Digit_2__DR, CYREG_PRT1_DR
.set Digit_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Digit_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Digit_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Digit_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Digit_2__MASK, 0x20
.set Digit_2__PORT, 1
.set Digit_2__PRT, CYREG_PRT1_PRT
.set Digit_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Digit_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Digit_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Digit_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Digit_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Digit_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Digit_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Digit_2__PS, CYREG_PRT1_PS
.set Digit_2__SHIFT, 5
.set Digit_2__SLW, CYREG_PRT1_SLW

/* Digit_3 */
.set Digit_3__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Digit_3__0__MASK, 0x10
.set Digit_3__0__PC, CYREG_PRT1_PC4
.set Digit_3__0__PORT, 1
.set Digit_3__0__SHIFT, 4
.set Digit_3__AG, CYREG_PRT1_AG
.set Digit_3__AMUX, CYREG_PRT1_AMUX
.set Digit_3__BIE, CYREG_PRT1_BIE
.set Digit_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Digit_3__BYP, CYREG_PRT1_BYP
.set Digit_3__CTL, CYREG_PRT1_CTL
.set Digit_3__DM0, CYREG_PRT1_DM0
.set Digit_3__DM1, CYREG_PRT1_DM1
.set Digit_3__DM2, CYREG_PRT1_DM2
.set Digit_3__DR, CYREG_PRT1_DR
.set Digit_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Digit_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Digit_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Digit_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Digit_3__MASK, 0x10
.set Digit_3__PORT, 1
.set Digit_3__PRT, CYREG_PRT1_PRT
.set Digit_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Digit_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Digit_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Digit_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Digit_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Digit_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Digit_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Digit_3__PS, CYREG_PRT1_PS
.set Digit_3__SHIFT, 4
.set Digit_3__SLW, CYREG_PRT1_SLW

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC1_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x02
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x02
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC1_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC1_TST

/* Digit_Reg */
.set Digit_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Digit_Reg_Sync_ctrl_reg__0__POS, 0
.set Digit_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Digit_Reg_Sync_ctrl_reg__1__POS, 1
.set Digit_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Digit_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Digit_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Digit_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Digit_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Digit_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Digit_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Digit_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Digit_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Digit_Reg_Sync_ctrl_reg__2__MASK, 0x04
.set Digit_Reg_Sync_ctrl_reg__2__POS, 2
.set Digit_Reg_Sync_ctrl_reg__3__MASK, 0x08
.set Digit_Reg_Sync_ctrl_reg__3__POS, 3
.set Digit_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Digit_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Digit_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Digit_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Digit_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Digit_Reg_Sync_ctrl_reg__MASK, 0x0F
.set Digit_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Digit_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Digit_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* RX_Tie_High */
.set RX_Tie_High__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set RX_Tie_High__0__MASK, 0x01
.set RX_Tie_High__0__PC, CYREG_PRT3_PC0
.set RX_Tie_High__0__PORT, 3
.set RX_Tie_High__0__SHIFT, 0
.set RX_Tie_High__AG, CYREG_PRT3_AG
.set RX_Tie_High__AMUX, CYREG_PRT3_AMUX
.set RX_Tie_High__BIE, CYREG_PRT3_BIE
.set RX_Tie_High__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RX_Tie_High__BYP, CYREG_PRT3_BYP
.set RX_Tie_High__CTL, CYREG_PRT3_CTL
.set RX_Tie_High__DM0, CYREG_PRT3_DM0
.set RX_Tie_High__DM1, CYREG_PRT3_DM1
.set RX_Tie_High__DM2, CYREG_PRT3_DM2
.set RX_Tie_High__DR, CYREG_PRT3_DR
.set RX_Tie_High__INP_DIS, CYREG_PRT3_INP_DIS
.set RX_Tie_High__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RX_Tie_High__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RX_Tie_High__LCD_EN, CYREG_PRT3_LCD_EN
.set RX_Tie_High__MASK, 0x01
.set RX_Tie_High__PORT, 3
.set RX_Tie_High__PRT, CYREG_PRT3_PRT
.set RX_Tie_High__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RX_Tie_High__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RX_Tie_High__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RX_Tie_High__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RX_Tie_High__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RX_Tie_High__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RX_Tie_High__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RX_Tie_High__PS, CYREG_PRT3_PS
.set RX_Tie_High__SHIFT, 0
.set RX_Tie_High__SLW, CYREG_PRT3_SLW

/* Vssa_Buffer */
.set Vssa_Buffer_ABuf__CR, CYREG_OPAMP3_CR
.set Vssa_Buffer_ABuf__MX, CYREG_OPAMP3_MX
.set Vssa_Buffer_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Vssa_Buffer_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Vssa_Buffer_ABuf__PM_ACT_MSK, 0x08
.set Vssa_Buffer_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Vssa_Buffer_ABuf__PM_STBY_MSK, 0x08
.set Vssa_Buffer_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Vssa_Buffer_ABuf__SW, CYREG_OPAMP3_SW
.set Vssa_Buffer_ABuf__TR0, CYREG_OPAMP3_TR0
.set Vssa_Buffer_ABuf__TR1, CYREG_OPAMP3_TR1

/* Flight_Timer */
.set Flight_Timer_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Flight_Timer_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Flight_Timer_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Flight_Timer_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Flight_Timer_Clock__INDEX, 0x00
.set Flight_Timer_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Flight_Timer_Clock__PM_ACT_MSK, 0x01
.set Flight_Timer_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Flight_Timer_Clock__PM_STBY_MSK, 0x01
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__0__POS, 0
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__MASK, 0x01
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Flight_Timer_Reset_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set Flight_Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Flight_Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Flight_Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Flight_Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Flight_Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Flight_Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Flight_Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Flight_Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Flight_Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Flight_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Flight_Timer_TimerHW__PM_ACT_MSK, 0x01
.set Flight_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Flight_Timer_TimerHW__PM_STBY_MSK, 0x01
.set Flight_Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Flight_Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Flight_Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* Decimal_place */
.set Decimal_place__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Decimal_place__0__MASK, 0x80
.set Decimal_place__0__PC, CYREG_PRT2_PC7
.set Decimal_place__0__PORT, 2
.set Decimal_place__0__SHIFT, 7
.set Decimal_place__AG, CYREG_PRT2_AG
.set Decimal_place__AMUX, CYREG_PRT2_AMUX
.set Decimal_place__BIE, CYREG_PRT2_BIE
.set Decimal_place__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Decimal_place__BYP, CYREG_PRT2_BYP
.set Decimal_place__CTL, CYREG_PRT2_CTL
.set Decimal_place__DM0, CYREG_PRT2_DM0
.set Decimal_place__DM1, CYREG_PRT2_DM1
.set Decimal_place__DM2, CYREG_PRT2_DM2
.set Decimal_place__DR, CYREG_PRT2_DR
.set Decimal_place__INP_DIS, CYREG_PRT2_INP_DIS
.set Decimal_place__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Decimal_place__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Decimal_place__LCD_EN, CYREG_PRT2_LCD_EN
.set Decimal_place__MASK, 0x80
.set Decimal_place__PORT, 2
.set Decimal_place__PRT, CYREG_PRT2_PRT
.set Decimal_place__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Decimal_place__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Decimal_place__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Decimal_place__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Decimal_place__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Decimal_place__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Decimal_place__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Decimal_place__PS, CYREG_PRT2_PS
.set Decimal_place__SHIFT, 7
.set Decimal_place__SLW, CYREG_PRT2_SLW

/* Seven_Segment */
.set Seven_Segment__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Seven_Segment__0__MASK, 0x01
.set Seven_Segment__0__PC, CYREG_PRT2_PC0
.set Seven_Segment__0__PORT, 2
.set Seven_Segment__0__SHIFT, 0
.set Seven_Segment__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set Seven_Segment__1__MASK, 0x02
.set Seven_Segment__1__PC, CYREG_PRT2_PC1
.set Seven_Segment__1__PORT, 2
.set Seven_Segment__1__SHIFT, 1
.set Seven_Segment__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set Seven_Segment__2__MASK, 0x04
.set Seven_Segment__2__PC, CYREG_PRT2_PC2
.set Seven_Segment__2__PORT, 2
.set Seven_Segment__2__SHIFT, 2
.set Seven_Segment__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set Seven_Segment__3__MASK, 0x08
.set Seven_Segment__3__PC, CYREG_PRT2_PC3
.set Seven_Segment__3__PORT, 2
.set Seven_Segment__3__SHIFT, 3
.set Seven_Segment__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set Seven_Segment__4__MASK, 0x10
.set Seven_Segment__4__PC, CYREG_PRT2_PC4
.set Seven_Segment__4__PORT, 2
.set Seven_Segment__4__SHIFT, 4
.set Seven_Segment__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set Seven_Segment__5__MASK, 0x20
.set Seven_Segment__5__PC, CYREG_PRT2_PC5
.set Seven_Segment__5__PORT, 2
.set Seven_Segment__5__SHIFT, 5
.set Seven_Segment__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set Seven_Segment__6__MASK, 0x40
.set Seven_Segment__6__PC, CYREG_PRT2_PC6
.set Seven_Segment__6__PORT, 2
.set Seven_Segment__6__SHIFT, 6
.set Seven_Segment__AG, CYREG_PRT2_AG
.set Seven_Segment__AMUX, CYREG_PRT2_AMUX
.set Seven_Segment__BIE, CYREG_PRT2_BIE
.set Seven_Segment__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Seven_Segment__BYP, CYREG_PRT2_BYP
.set Seven_Segment__CTL, CYREG_PRT2_CTL
.set Seven_Segment__DM0, CYREG_PRT2_DM0
.set Seven_Segment__DM1, CYREG_PRT2_DM1
.set Seven_Segment__DM2, CYREG_PRT2_DM2
.set Seven_Segment__DR, CYREG_PRT2_DR
.set Seven_Segment__INP_DIS, CYREG_PRT2_INP_DIS
.set Seven_Segment__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Seven_Segment__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Seven_Segment__LCD_EN, CYREG_PRT2_LCD_EN
.set Seven_Segment__MASK, 0x7F
.set Seven_Segment__PORT, 2
.set Seven_Segment__PRT, CYREG_PRT2_PRT
.set Seven_Segment__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Seven_Segment__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Seven_Segment__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Seven_Segment__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Seven_Segment__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Seven_Segment__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Seven_Segment__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Seven_Segment__PS, CYREG_PRT2_PS
.set Seven_Segment__SHIFT, 0
.set Seven_Segment__SLW, CYREG_PRT2_SLW
.set Seven_Segment_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Seven_Segment_Reg_Sync_ctrl_reg__0__POS, 0
.set Seven_Segment_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Seven_Segment_Reg_Sync_ctrl_reg__1__POS, 1
.set Seven_Segment_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Seven_Segment_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Seven_Segment_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Seven_Segment_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Seven_Segment_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Seven_Segment_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Seven_Segment_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Seven_Segment_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Seven_Segment_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Seven_Segment_Reg_Sync_ctrl_reg__2__MASK, 0x04
.set Seven_Segment_Reg_Sync_ctrl_reg__2__POS, 2
.set Seven_Segment_Reg_Sync_ctrl_reg__3__MASK, 0x08
.set Seven_Segment_Reg_Sync_ctrl_reg__3__POS, 3
.set Seven_Segment_Reg_Sync_ctrl_reg__4__MASK, 0x10
.set Seven_Segment_Reg_Sync_ctrl_reg__4__POS, 4
.set Seven_Segment_Reg_Sync_ctrl_reg__5__MASK, 0x20
.set Seven_Segment_Reg_Sync_ctrl_reg__5__POS, 5
.set Seven_Segment_Reg_Sync_ctrl_reg__6__MASK, 0x40
.set Seven_Segment_Reg_Sync_ctrl_reg__6__POS, 6
.set Seven_Segment_Reg_Sync_ctrl_reg__7__MASK, 0x80
.set Seven_Segment_Reg_Sync_ctrl_reg__7__POS, 7
.set Seven_Segment_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Seven_Segment_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Seven_Segment_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Seven_Segment_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Seven_Segment_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Seven_Segment_Reg_Sync_ctrl_reg__MASK, 0xFF
.set Seven_Segment_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Seven_Segment_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Seven_Segment_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* Button_Tie_High */
.set Button_Tie_High_Sync_ctrl_reg__0__MASK, 0x01
.set Button_Tie_High_Sync_ctrl_reg__0__POS, 0
.set Button_Tie_High_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Button_Tie_High_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Button_Tie_High_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Button_Tie_High_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Button_Tie_High_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Button_Tie_High_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Button_Tie_High_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Button_Tie_High_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Button_Tie_High_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Button_Tie_High_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Button_Tie_High_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Button_Tie_High_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Button_Tie_High_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set Button_Tie_High_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Button_Tie_High_Sync_ctrl_reg__MASK, 0x01
.set Button_Tie_High_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Button_Tie_High_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Button_Tie_High_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* Ultrasonic_Drive */
.set Ultrasonic_Drive__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Ultrasonic_Drive__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Ultrasonic_Drive__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Ultrasonic_Drive__CFG2_SRC_SEL_MASK, 0x07
.set Ultrasonic_Drive__INDEX, 0x01
.set Ultrasonic_Drive__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Ultrasonic_Drive__PM_ACT_MSK, 0x02
.set Ultrasonic_Drive__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Ultrasonic_Drive__PM_STBY_MSK, 0x02

/* Ultrasonic_Set_Reg */
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__0__POS, 0
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__MASK, 0x01
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Ultrasonic_Set_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Five_Millisec_Timer */
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* Ultrasonic_Pulse_Counter */
.set Ultrasonic_Pulse_Counter_Counter7__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Ultrasonic_Pulse_Counter_Counter7__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Ultrasonic_Pulse_Counter_Counter7__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Ultrasonic_Pulse_Counter_Counter7__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Ultrasonic_Pulse_Counter_Counter7__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Ultrasonic_Pulse_Counter_Counter7__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Ultrasonic_Pulse_Counter_Counter7__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Ultrasonic_Pulse_Counter_Counter7__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Ultrasonic_Pulse_Counter_Counter7__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Ultrasonic_Pulse_Counter_Counter7__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Ultrasonic_Pulse_Counter_Counter7__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Ultrasonic_Pulse_Counter_Counter7__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Ultrasonic_Pulse_Counter_Counter7__COUNT_REG, CYREG_B1_UDB06_CTL
.set Ultrasonic_Pulse_Counter_Counter7__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Ultrasonic_Pulse_Counter_Counter7__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Ultrasonic_Pulse_Counter_Counter7__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Ultrasonic_Pulse_Counter_Counter7__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Ultrasonic_Pulse_Counter_Counter7_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Ultrasonic_Pulse_Counter_Counter7_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Ultrasonic_Pulse_Counter_Counter7_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set Ultrasonic_Pulse_Counter_Counter7_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Ultrasonic_Pulse_Counter_Counter7_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_REG, CYREG_B1_UDB06_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00020001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE7
.set Dedicated_Output__MASK, 0x80
.set Dedicated_Output__PC, CYREG_PRT3_PC7
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 7
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
