ARM GAS  /tmp/ccRC5JhS.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f1x0_fwdgt.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.fwdgt_write_disable,"ax",%progbits
  16              		.align	1
  17              		.global	fwdgt_write_disable
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	fwdgt_write_disable:
  25              	.LFB56:
  26              		.file 1 "Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c"
   1:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** /*!
   2:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \file  gd32f1x0_fwdgt.c
   3:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \brief FWDGT driver
   4:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** */
   5:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
   6:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** /*
   7:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     Copyright (C) 2017 GigaDevice
   8:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
   9:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     2014-12-26, V1.0.0, platform GD32F1x0(x=3,5)
  10:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     2016-01-15, V2.0.0, platform GD32F1x0(x=3,5,7,9)
  11:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     2016-04-30, V3.0.0, firmware update for GD32F1x0(x=3,5,7,9)
  12:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     2017-06-19, V3.1.0, firmware update for GD32F1x0(x=3,5,7,9)
  13:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** */
  14:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  15:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** #include "gd32f1x0_fwdgt.h"
  16:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  17:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** /*!
  18:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \brief      disable write access to FWDGT_PSC,FWDGT_RLD and FWDGT_WND
  19:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[in]  none
  20:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[out] none
  21:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \retval     none
  22:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** */
  23:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** void fwdgt_write_disable(void)
  24:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** {
  27              		.loc 1 24 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  25:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_DISABLE;
  32              		.loc 1 25 5 view .LVU1
  33              		.loc 1 25 15 is_stmt 0 view .LVU2
ARM GAS  /tmp/ccRC5JhS.s 			page 2


  34 0000 0022     		movs	r2, #0
  35 0002 014B     		ldr	r3, .L2
  36 0004 1A60     		str	r2, [r3]
  26:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** }
  37              		.loc 1 26 1 view .LVU3
  38 0006 7047     		bx	lr
  39              	.L3:
  40              		.align	2
  41              	.L2:
  42 0008 00300040 		.word	1073754112
  43              		.cfi_endproc
  44              	.LFE56:
  46              		.section	.text.fwdgt_counter_reload,"ax",%progbits
  47              		.align	1
  48              		.global	fwdgt_counter_reload
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu softvfp
  54              	fwdgt_counter_reload:
  55              	.LFB57:
  27:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** /*!
  29:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \brief      reload the counter of FWDGT
  30:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[in]  none
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[out] none
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \retval     none
  33:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** */
  34:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** void fwdgt_counter_reload(void)
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** {
  56              		.loc 1 35 1 is_stmt 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  36:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     FWDGT_CTL = FWDGT_KEY_RELOAD;
  61              		.loc 1 36 5 view .LVU5
  62              		.loc 1 36 15 is_stmt 0 view .LVU6
  63 0000 4AF6AA22 		movw	r2, #43690
  64 0004 014B     		ldr	r3, .L5
  65 0006 1A60     		str	r2, [r3]
  37:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** }
  66              		.loc 1 37 1 view .LVU7
  67 0008 7047     		bx	lr
  68              	.L6:
  69 000a 00BF     		.align	2
  70              	.L5:
  71 000c 00300040 		.word	1073754112
  72              		.cfi_endproc
  73              	.LFE57:
  75              		.section	.text.fwdgt_enable,"ax",%progbits
  76              		.align	1
  77              		.global	fwdgt_enable
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  81              		.fpu softvfp
ARM GAS  /tmp/ccRC5JhS.s 			page 3


  83              	fwdgt_enable:
  84              	.LFB58:
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  39:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** /*!
  40:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \brief      start the free watchdog timer counter
  41:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[in]  none
  42:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[out] none
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \retval     none
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** */
  45:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** void fwdgt_enable(void)
  46:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** {
  85              		.loc 1 46 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  47:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     FWDGT_CTL = FWDGT_KEY_ENABLE;
  90              		.loc 1 47 5 view .LVU9
  91              		.loc 1 47 15 is_stmt 0 view .LVU10
  92 0000 4CF6CC42 		movw	r2, #52428
  93 0004 014B     		ldr	r3, .L8
  94 0006 1A60     		str	r2, [r3]
  48:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** }
  95              		.loc 1 48 1 view .LVU11
  96 0008 7047     		bx	lr
  97              	.L9:
  98 000a 00BF     		.align	2
  99              	.L8:
 100 000c 00300040 		.word	1073754112
 101              		.cfi_endproc
 102              	.LFE58:
 104              		.section	.text.fwdgt_window_value_config,"ax",%progbits
 105              		.align	1
 106              		.global	fwdgt_window_value_config
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 110              		.fpu softvfp
 112              	fwdgt_window_value_config:
 113              	.LVL0:
 114              	.LFB59:
  49:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  50:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** /*!
  51:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \brief      configure the free watchdog timer counter window value
  52:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[in]  window_value: specify window value(0x0000 - 0x0FFF)
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[out] none
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \retval     ErrStatus: ERROR or SUCCESS
  55:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** */
  56:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** ErrStatus fwdgt_window_value_config(uint16_t window_value)
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** {
 115              		.loc 1 57 1 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		@ link register save eliminated.
  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     uint32_t time_index = FWDGT_WND_TIMEOUT;
 120              		.loc 1 58 5 view .LVU13
ARM GAS  /tmp/ccRC5JhS.s 			page 4


  59:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     uint32_t flag_status = RESET;
 121              		.loc 1 59 5 view .LVU14
  60:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  61:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     /* enable write access to FWDGT_WND */
  62:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_ENABLE;
 122              		.loc 1 62 5 view .LVU15
 123              		.loc 1 62 15 is_stmt 0 view .LVU16
 124 0000 45F25552 		movw	r2, #21845
 125 0004 0949     		ldr	r1, .L18
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     uint32_t time_index = FWDGT_WND_TIMEOUT;
 126              		.loc 1 57 1 view .LVU17
 127 0006 0346     		mov	r3, r0
 128              		.loc 1 62 15 view .LVU18
 129 0008 0948     		ldr	r0, .L18+4
 130              	.LVL1:
 131              		.loc 1 62 15 view .LVU19
 132 000a 0A60     		str	r2, [r1]
 133              	.LVL2:
 134              	.L12:
  63:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     /* wait until the WUD flag to be reset */
  65:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     do{
 135              		.loc 1 65 5 is_stmt 1 discriminator 2 view .LVU20
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         flag_status = FWDGT_STAT & FWDGT_STAT_WUD;
 136              		.loc 1 66 9 discriminator 2 view .LVU21
 137              		.loc 1 66 23 is_stmt 0 discriminator 2 view .LVU22
 138 000c CA68     		ldr	r2, [r1, #12]
  67:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     }while((--time_index > 0U) && ((uint32_t)RESET != flag_status));
 139              		.loc 1 67 5 discriminator 2 view .LVU23
 140 000e 0138     		subs	r0, r0, #1
 141              	.LVL3:
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         flag_status = FWDGT_STAT & FWDGT_STAT_WUD;
 142              		.loc 1 66 21 discriminator 2 view .LVU24
 143 0010 02F00402 		and	r2, r2, #4
 144              	.LVL4:
 145              		.loc 1 67 11 is_stmt 1 discriminator 2 view .LVU25
 146              		.loc 1 67 5 is_stmt 0 discriminator 2 view .LVU26
 147 0014 06D0     		beq	.L11
 148              	.LVL5:
 149              		.loc 1 67 32 discriminator 1 view .LVU27
 150 0016 002A     		cmp	r2, #0
 151 0018 F8D1     		bne	.L12
 152              	.LVL6:
 153              	.L13:
  68:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  69:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     if ((uint32_t)RESET != flag_status){
  70:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return ERROR; 
  71:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     }
  72:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
  73:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     FWDGT_WND = WND_WND(window_value);
 154              		.loc 1 73 5 is_stmt 1 view .LVU28
 155              		.loc 1 73 17 is_stmt 0 view .LVU29
 156 001a C3F30B03 		ubfx	r3, r3, #0, #12
  74:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  75:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     return SUCCESS;
 157              		.loc 1 75 12 view .LVU30
 158 001e 0120     		movs	r0, #1
ARM GAS  /tmp/ccRC5JhS.s 			page 5


  73:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
 159              		.loc 1 73 15 view .LVU31
 160 0020 0B61     		str	r3, [r1, #16]
 161              		.loc 1 75 5 is_stmt 1 view .LVU32
 162              		.loc 1 75 12 is_stmt 0 view .LVU33
 163 0022 01E0     		b	.L14
 164              	.L11:
  69:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return ERROR; 
 165              		.loc 1 69 5 is_stmt 1 view .LVU34
  69:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return ERROR; 
 166              		.loc 1 69 8 is_stmt 0 view .LVU35
 167 0024 002A     		cmp	r2, #0
 168 0026 F8D0     		beq	.L13
 169              	.L14:
  76:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** }
 170              		.loc 1 76 1 view .LVU36
 171 0028 7047     		bx	lr
 172              	.L19:
 173 002a 00BF     		.align	2
 174              	.L18:
 175 002c 00300040 		.word	1073754112
 176 0030 FFFF0F00 		.word	1048575
 177              		.cfi_endproc
 178              	.LFE59:
 180              		.section	.text.fwdgt_config,"ax",%progbits
 181              		.align	1
 182              		.global	fwdgt_config
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu softvfp
 188              	fwdgt_config:
 189              	.LVL7:
 190              	.LFB60:
  77:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
  78:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** /*!
  79:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \brief      configure counter reload value, and prescaler divider value
  80:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[in]  reload_value: specify reload value(0x0000 - 0x0FFF)
  81:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[in]  prescaler_div: FWDGT prescaler value
  82:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_PSC_DIV4: FWDGT prescaler set to 4
  83:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_PSC_DIV8: FWDGT prescaler set to 8
  84:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_PSC_DIV16: FWDGT prescaler set to 16
  85:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_PSC_DIV32: FWDGT prescaler set to 32
  86:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_PSC_DIV64: FWDGT prescaler set to 64
  87:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_PSC_DIV128: FWDGT prescaler set to 128
  88:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_PSC_DIV256: FWDGT prescaler set to 256
  89:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[out] none
  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \retval     ErrStatus: ERROR or SUCCESS
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** */
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** ErrStatus fwdgt_config(uint16_t reload_value, uint8_t prescaler_div)
  93:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** {
 191              		.loc 1 93 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
  94:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     uint32_t timeout = FWDGT_PSC_TIMEOUT;
 195              		.loc 1 94 5 view .LVU38
ARM GAS  /tmp/ccRC5JhS.s 			page 6


  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     uint32_t flag_status = RESET;
 196              		.loc 1 95 5 view .LVU39
  96:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****   
  97:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     /* enable write access to FWDGT_PSC,and FWDGT_RLD */
  98:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_ENABLE;
 197              		.loc 1 98 5 view .LVU40
 198              		.loc 1 98 15 is_stmt 0 view .LVU41
 199 0000 45F25553 		movw	r3, #21845
 200 0004 114A     		ldr	r2, .L36
  93:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     uint32_t timeout = FWDGT_PSC_TIMEOUT;
 201              		.loc 1 93 1 view .LVU42
 202 0006 10B5     		push	{r4, lr}
 203              	.LCFI0:
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 4, -8
 206              		.cfi_offset 14, -4
 207              		.loc 1 98 15 view .LVU43
 208 0008 114C     		ldr	r4, .L36+4
 209 000a 1360     		str	r3, [r2]
 210              	.LVL8:
 211              	.L22:
  99:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****   
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     /* wait until the PUD flag to be reset */
 101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     do{
 212              		.loc 1 101 5 is_stmt 1 discriminator 2 view .LVU44
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         flag_status = FWDGT_STAT & FWDGT_STAT_PUD;
 213              		.loc 1 102 9 discriminator 2 view .LVU45
 214              		.loc 1 102 23 is_stmt 0 discriminator 2 view .LVU46
 215 000c D368     		ldr	r3, [r2, #12]
 103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     }while((--timeout > 0U) && ((uint32_t)RESET != flag_status));
 216              		.loc 1 103 5 discriminator 2 view .LVU47
 217 000e 013C     		subs	r4, r4, #1
 218              	.LVL9:
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         flag_status = FWDGT_STAT & FWDGT_STAT_PUD;
 219              		.loc 1 102 21 discriminator 2 view .LVU48
 220 0010 03F00103 		and	r3, r3, #1
 221              	.LVL10:
 222              		.loc 1 103 11 is_stmt 1 discriminator 2 view .LVU49
 223              		.loc 1 103 5 is_stmt 0 discriminator 2 view .LVU50
 224 0014 13D0     		beq	.L21
 225              	.LVL11:
 226              		.loc 1 103 29 discriminator 1 view .LVU51
 227 0016 002B     		cmp	r3, #0
 228 0018 F8D1     		bne	.L22
 229              	.LVL12:
 230              	.L23:
 104:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
 105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     if ((uint32_t)RESET != flag_status){
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return ERROR;
 107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     }
 108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
 109:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     /* configure FWDGT */
 110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     FWDGT_PSC = (uint32_t)prescaler_div;       
 231              		.loc 1 110 5 is_stmt 1 view .LVU52
 232              		.loc 1 110 15 is_stmt 0 view .LVU53
 233 001a 5160     		str	r1, [r2, #4]
 111:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
ARM GAS  /tmp/ccRC5JhS.s 			page 7


 112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     timeout = FWDGT_RLD_TIMEOUT;    
 234              		.loc 1 112 5 is_stmt 1 view .LVU54
 235              	.LVL13:
 110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
 236              		.loc 1 110 15 is_stmt 0 view .LVU55
 237 001c 0C49     		ldr	r1, .L36+4
 238              	.LVL14:
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     /* wait until the RUD flag to be reset */
 114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     do{
 115:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         flag_status = FWDGT_STAT & FWDGT_STAT_RUD;
 239              		.loc 1 115 23 view .LVU56
 240 001e 0B4A     		ldr	r2, .L36
 241              	.LVL15:
 242              	.L26:
 114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         flag_status = FWDGT_STAT & FWDGT_STAT_RUD;
 243              		.loc 1 114 5 is_stmt 1 discriminator 2 view .LVU57
 244              		.loc 1 115 9 discriminator 2 view .LVU58
 245              		.loc 1 115 23 is_stmt 0 discriminator 2 view .LVU59
 246 0020 D368     		ldr	r3, [r2, #12]
 247              	.LVL16:
 116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     }while((--timeout > 0U) && ((uint32_t)RESET != flag_status));
 248              		.loc 1 116 5 discriminator 2 view .LVU60
 249 0022 0139     		subs	r1, r1, #1
 250              	.LVL17:
 115:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     }while((--timeout > 0U) && ((uint32_t)RESET != flag_status));
 251              		.loc 1 115 21 discriminator 2 view .LVU61
 252 0024 03F00203 		and	r3, r3, #2
 253              	.LVL18:
 254              		.loc 1 116 11 is_stmt 1 discriminator 2 view .LVU62
 255              		.loc 1 116 5 is_stmt 0 discriminator 2 view .LVU63
 256 0028 0DD0     		beq	.L25
 257              	.LVL19:
 258              		.loc 1 116 29 discriminator 1 view .LVU64
 259 002a 002B     		cmp	r3, #0
 260 002c F8D1     		bne	.L26
 261              	.LVL20:
 262              	.L27:
 117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****    
 118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     if ((uint32_t)RESET != flag_status){
 119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return ERROR;
 120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     }
 121:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
 122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     FWDGT_RLD = RLD_RLD(reload_value);
 263              		.loc 1 122 5 is_stmt 1 view .LVU65
 123:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
 124:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     /* reload the counter */
 125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     FWDGT_CTL = FWDGT_KEY_RELOAD;
 264              		.loc 1 125 15 is_stmt 0 view .LVU66
 265 002e 4AF6AA23 		movw	r3, #43690
 266              	.LVL21:
 122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
 267              		.loc 1 122 17 view .LVU67
 268 0032 C0F30B00 		ubfx	r0, r0, #0, #12
 269              	.LVL22:
 122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
 270              		.loc 1 122 15 view .LVU68
 271 0036 9060     		str	r0, [r2, #8]
ARM GAS  /tmp/ccRC5JhS.s 			page 8


 272              		.loc 1 125 5 is_stmt 1 view .LVU69
 126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
 127:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     return SUCCESS;
 273              		.loc 1 127 12 is_stmt 0 view .LVU70
 274 0038 0120     		movs	r0, #1
 125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
 275              		.loc 1 125 15 view .LVU71
 276 003a 1360     		str	r3, [r2]
 277              		.loc 1 127 5 is_stmt 1 view .LVU72
 278              		.loc 1 127 12 is_stmt 0 view .LVU73
 279 003c 02E0     		b	.L24
 280              	.LVL23:
 281              	.L21:
 105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return ERROR;
 282              		.loc 1 105 5 is_stmt 1 view .LVU74
 105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return ERROR;
 283              		.loc 1 105 8 is_stmt 0 view .LVU75
 284 003e 002B     		cmp	r3, #0
 285 0040 EBD0     		beq	.L23
 286              	.LVL24:
 287              	.L28:
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     }
 288              		.loc 1 106 16 view .LVU76
 289 0042 0020     		movs	r0, #0
 290              	.LVL25:
 291              	.L24:
 128:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** }
 292              		.loc 1 128 1 view .LVU77
 293 0044 10BD     		pop	{r4, pc}
 294              	.LVL26:
 295              	.L25:
 118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return ERROR;
 296              		.loc 1 118 5 is_stmt 1 view .LVU78
 118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return ERROR;
 297              		.loc 1 118 8 is_stmt 0 view .LVU79
 298 0046 002B     		cmp	r3, #0
 299 0048 FBD1     		bne	.L28
 300 004a F0E7     		b	.L27
 301              	.L37:
 302              		.align	2
 303              	.L36:
 304 004c 00300040 		.word	1073754112
 305 0050 FFFF0F00 		.word	1048575
 306              		.cfi_endproc
 307              	.LFE60:
 309              		.section	.text.fwdgt_flag_get,"ax",%progbits
 310              		.align	1
 311              		.global	fwdgt_flag_get
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu softvfp
 317              	fwdgt_flag_get:
 318              	.LVL27:
 319              	.LFB61:
 129:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** 
 130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** /*!
ARM GAS  /tmp/ccRC5JhS.s 			page 9


 131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \brief      get flag state of FWDGT
 132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[in]  flag: flag to get 
 133:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_FLAG_PUD: a write operation to FWDGT_PSC register is on going
 134:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_FLAG_RUD: a write operation to FWDGT_RLD register is on going
 135:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****       \arg        FWDGT_FLAG_WUD: a write operation to FWDGT_WND register is on going
 136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \param[out] none
 137:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     \retval     FlagStatus: SET or RESET
 138:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** */
 139:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** FlagStatus fwdgt_flag_get(uint16_t flag)
 140:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** {
 320              		.loc 1 140 1 is_stmt 1 view -0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324              		@ link register save eliminated.
 141:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     if(FWDGT_STAT & flag){
 325              		.loc 1 141 5 view .LVU81
 326              		.loc 1 141 8 is_stmt 0 view .LVU82
 327 0000 034B     		ldr	r3, .L39
 328 0002 DB68     		ldr	r3, [r3, #12]
 329              		.loc 1 141 7 view .LVU83
 330 0004 1842     		tst	r0, r3
 142:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****         return SET;
 143:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     }
 144:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     
 145:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c ****     return RESET;
 146:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_fwdgt.c **** }
 331              		.loc 1 146 1 view .LVU84
 332 0006 14BF     		ite	ne
 333 0008 0120     		movne	r0, #1
 334              	.LVL28:
 335              		.loc 1 146 1 view .LVU85
 336 000a 0020     		moveq	r0, #0
 337 000c 7047     		bx	lr
 338              	.L40:
 339 000e 00BF     		.align	2
 340              	.L39:
 341 0010 00300040 		.word	1073754112
 342              		.cfi_endproc
 343              	.LFE61:
 345              		.text
 346              	.Letext0:
 347              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 348              		.file 3 "Drivers/CMSIS/Include/gd32f1x0.h"
ARM GAS  /tmp/ccRC5JhS.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f1x0_fwdgt.c
     /tmp/ccRC5JhS.s:16     .text.fwdgt_write_disable:0000000000000000 $t
     /tmp/ccRC5JhS.s:24     .text.fwdgt_write_disable:0000000000000000 fwdgt_write_disable
     /tmp/ccRC5JhS.s:42     .text.fwdgt_write_disable:0000000000000008 $d
     /tmp/ccRC5JhS.s:47     .text.fwdgt_counter_reload:0000000000000000 $t
     /tmp/ccRC5JhS.s:54     .text.fwdgt_counter_reload:0000000000000000 fwdgt_counter_reload
     /tmp/ccRC5JhS.s:71     .text.fwdgt_counter_reload:000000000000000c $d
     /tmp/ccRC5JhS.s:76     .text.fwdgt_enable:0000000000000000 $t
     /tmp/ccRC5JhS.s:83     .text.fwdgt_enable:0000000000000000 fwdgt_enable
     /tmp/ccRC5JhS.s:100    .text.fwdgt_enable:000000000000000c $d
     /tmp/ccRC5JhS.s:105    .text.fwdgt_window_value_config:0000000000000000 $t
     /tmp/ccRC5JhS.s:112    .text.fwdgt_window_value_config:0000000000000000 fwdgt_window_value_config
     /tmp/ccRC5JhS.s:175    .text.fwdgt_window_value_config:000000000000002c $d
     /tmp/ccRC5JhS.s:181    .text.fwdgt_config:0000000000000000 $t
     /tmp/ccRC5JhS.s:188    .text.fwdgt_config:0000000000000000 fwdgt_config
     /tmp/ccRC5JhS.s:304    .text.fwdgt_config:000000000000004c $d
     /tmp/ccRC5JhS.s:310    .text.fwdgt_flag_get:0000000000000000 $t
     /tmp/ccRC5JhS.s:317    .text.fwdgt_flag_get:0000000000000000 fwdgt_flag_get
     /tmp/ccRC5JhS.s:341    .text.fwdgt_flag_get:0000000000000010 $d

NO UNDEFINED SYMBOLS
