// Testbench
../00_TESTBED/testbench.v

// Design files
./top.v
/share1/tech/ADFP/Executable_Package/Collaterals/IP/sram/N16ADFP_SRAM/VERILOG/N16ADFP_SRAM_100a.v

// If SRAMs are used, add this flag
+notimingcheck
