{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 21:56:24 2015 " "Info: Processing started: Tue May 12 21:56:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off casovac -c casovac " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off casovac -c casovac" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "casovac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file casovac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 casovac-Behavioral " "Info: Found design unit 1: casovac-Behavioral" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 casovac " "Info: Found entity 1: casovac" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "casovac " "Info: Elaborating entity \"casovac\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause casovac.vhd(91) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(91): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause casovac.vhd(115) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(115): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_dom0 casovac.vhd(129) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(129): signal \"b_dom0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_dom1 casovac.vhd(129) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(129): signal \"b_dom1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause casovac.vhd(132) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(132): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_dom1 casovac.vhd(133) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(133): signal \"b_dom1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_dom1 casovac.vhd(134) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(134): signal \"b_dom1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_dom0 casovac.vhd(136) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(136): signal \"b_dom0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_hst0 casovac.vhd(142) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(142): signal \"b_hst0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_hst1 casovac.vhd(142) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(142): signal \"b_hst1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause casovac.vhd(145) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(145): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_hst1 casovac.vhd(146) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(146): signal \"b_hst1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_hst1 casovac.vhd(147) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(147): signal \"b_hst1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_hst0 casovac.vhd(149) " "Warning (10492): VHDL Process Statement warning at casovac.vhd(149): signal \"b_hst0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_dom0 casovac.vhd(120) " "Warning (10631): VHDL Process Statement warning at casovac.vhd(120): inferring latch(es) for signal or variable \"b_dom0\", which holds its previous value in one or more paths through the process" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_dom1 casovac.vhd(120) " "Warning (10631): VHDL Process Statement warning at casovac.vhd(120): inferring latch(es) for signal or variable \"b_dom1\", which holds its previous value in one or more paths through the process" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_hst0 casovac.vhd(120) " "Warning (10631): VHDL Process Statement warning at casovac.vhd(120): inferring latch(es) for signal or variable \"b_hst0\", which holds its previous value in one or more paths through the process" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_hst1 casovac.vhd(120) " "Warning (10631): VHDL Process Statement warning at casovac.vhd(120): inferring latch(es) for signal or variable \"b_hst1\", which holds its previous value in one or more paths through the process" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_hst1\[0\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_hst1\[0\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_hst1\[1\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_hst1\[1\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_hst1\[2\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_hst1\[2\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_hst1\[3\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_hst1\[3\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_hst0\[0\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_hst0\[0\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_hst0\[1\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_hst0\[1\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_hst0\[2\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_hst0\[2\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_hst0\[3\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_hst0\[3\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dom1\[0\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_dom1\[0\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dom1\[1\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_dom1\[1\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dom1\[2\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_dom1\[2\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dom1\[3\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_dom1\[3\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dom0\[0\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_dom0\[0\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dom0\[1\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_dom0\[1\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dom0\[2\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_dom0\[2\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dom0\[3\] casovac.vhd(120) " "Info (10041): Inferred latch for \"b_dom0\[3\]\" at casovac.vhd(120)" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_dom0\[1\] " "Warning: Latch b_dom0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_dom0\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_dom0\[1\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_dom0\[2\] " "Warning: Latch b_dom0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_dom0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_dom0\[2\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_dom0\[3\] " "Warning: Latch b_dom0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_dom0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_dom0\[3\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_hst0\[1\] " "Warning: Latch b_hst0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_hst0\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_hst0\[1\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_hst0\[2\] " "Warning: Latch b_hst0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_hst0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_hst0\[2\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_hst0\[3\] " "Warning: Latch b_hst0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_hst0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_hst0\[3\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_dom1\[1\] " "Warning: Latch b_dom1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_dom1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_dom1\[1\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_dom1\[2\] " "Warning: Latch b_dom1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_dom1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_dom1\[2\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_dom1\[3\] " "Warning: Latch b_dom1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_dom1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_dom1\[1\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_hst1\[1\] " "Warning: Latch b_hst1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_hst1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_hst1\[3\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_hst1\[2\] " "Warning: Latch b_hst1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_hst1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_hst1\[2\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b_hst1\[3\] " "Warning: Latch b_hst1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b_hst1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal b_hst1\[3\]" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 91 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "pause pause~_emulated pause~latch " "Warning (13310): Register \"pause\" is converted into an equivalent circuit using register \"pause~_emulated\" and latch \"pause~latch\"" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segmenty\[0\] VCC " "Warning (13410): Pin \"segmenty\[0\]\" is stuck at VCC" {  } { { "casovac.vhd" "" { Text "Z:/CST - hokej/casovac.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Info: Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Info: Implemented 278 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 21:56:45 2015 " "Info: Processing ended: Tue May 12 21:56:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
