# four_bit_adder
This repository contain verilog code for a four bit adder

I implemented it from scratch in gate level modelling by coding half adder then full adder and then 4 bit adder.
