#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 20 15:05:26 2023
# Process ID: 7520
# Current directory: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5400 B:\Vivado_Projects\EEX7436_NEW5\EEX7436_Project\EEX7436_Project.xpr
# Log file: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/vivado.log
# Journal file: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.xpr
INFO: [Project 1-313] Project file moved from 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 702.254 ; gain = 68.398
update_compile_order -fileset sources_1
import_files -norecurse {B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/oledControl.v B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/charROM.v B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/delayGen.v B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/top.v B:/Vivado_Projects/IP_cores/ZynqOLED-master/ZynqOLED-master/src/spiControl.v}
update_compile_order -fileset sources_1
open_bd_design {B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:module_ref:sensor_val:1.0 - sensor_val_0
Adding component instance block -- xilinx.com:module_ref:RAM:1.0 - RAM_0
Adding component instance block -- xilinx.com:module_ref:Processor:1.0 - Processor_0
Successfully read diagram <design_1> from BD file <B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 854.492 ; gain = 94.457
create_bd_cell -type module -reference top top_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'oled_spi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'oled_spi_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'oled_spi_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_ports clk_0] [get_bd_pins top_0/clock]
connect_bd_net [get_bd_ports ctr_rst_0] [get_bd_pins top_0/reset]
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_spi_clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_spi_data]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_vdd]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_vbat]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_reset_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins top_0/oled_dc_n]
endgroup
save_bd_design
Wrote  : <B:\Vivado_Projects\EEX7436_NEW5\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'oled_spi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'oled_spi_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'oled_spi_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_0_0 from top_v1_0 1.0 to top_v1_0 1.0
Wrote  : <B:\Vivado_Projects\EEX7436_NEW5\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 865.695 ; gain = 4.082
regenerate_bd_layout
close_bd_design [get_bd_designs design_1]
Wrote  : <B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <B:\Vivado_Projects\EEX7436_NEW5\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Dec 20 15:16:56 2023] Launched design_1_top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_0_0_synth_1: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.runs/design_1_top_0_0_synth_1/runme.log
synth_1: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.runs/synth_1/runme.log
[Wed Dec 20 15:16:57 2023] Launched impl_1...
Run output will be captured here: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 996.176 ; gain = 129.191
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 20 15:31:15 2023] Launched synth_1...
Run output will be captured here: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.runs/synth_1/runme.log
[Wed Dec 20 15:31:15 2023] Launched impl_1...
Run output will be captured here: B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.runs/impl_1/runme.log
open_project {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.xpr}
INFO: [Project 1-313] Project file moved from 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1943.742 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'B:/Vivado_Projects/EEX7436_NEW4'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'B:/Vivado_Projects/EEX7436_NEW4'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts} -ip_user_files_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files} -ipstatic_source_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <B:\Vivado_Projects\EEX7436_NEW4 - Copy\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Sensor_val.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sensor_val'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Input_rdr'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Timer'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/tri_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tri_buf'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compare'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Speed_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Speed_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Read_addr_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Read_addr_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/flg_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flg_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/proc_no_ctr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'proc_no_ctr'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_RAM_0_0/sim/design_1_RAM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_sensor_val_0_0/sim/design_1_sensor_val_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sensor_val_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_Processor_0_0/sim/design_1_Processor_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.742 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd, line 43. Unresolved signal "current_state" is multiply driven.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1943.742 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1943.742 ; gain = 0.000
close_project
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B77F24
open_hw_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2403.680 ; gain = 459.938
set_property PROGRAM.FILE {B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/imports/src/charROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module charROM
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/imports/src/delayGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayGen
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/imports/src/oledControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oledControl
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/imports/src/spiControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiControl
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/imports/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Sensor_val.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sensor_val'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Input_rdr'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Timer'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/tri_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tri_buf'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compare'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Speed_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Speed_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Read_addr_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Read_addr_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/flg_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flg_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/proc_no_ctr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'proc_no_ctr'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_RAM_0_0/sim/design_1_RAM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_sensor_val_0_0/sim/design_1_sensor_val_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sensor_val_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_Processor_0_0/sim/design_1_Processor_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_top_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2414.430 ; gain = 0.133
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <oled_spi_clk_0> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
ERROR: [VRFC 10-718] formal port <oled_spi_data_0> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
ERROR: [VRFC 10-718] formal port <oled_vdd_0> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:42]
ERROR: [VRFC 10-718] formal port <oled_vbat_0> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:43]
ERROR: [VRFC 10-718] formal port <oled_reset_n_0> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:44]
ERROR: [VRFC 10-718] formal port <oled_dc_n_0> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2414.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'B:/Vivado_Projects/EEX7436_NEW5/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2414.430 ; gain = 0.176
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_hw_manager
close_project
open_project B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_0_0' generated file not found 'b:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2438.980 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Sensor_val.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sensor_val'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Input_rdr'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Timer'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/tri_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tri_buf'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compare'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Speed_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Speed_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Read_addr_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Read_addr_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/flg_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flg_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/proc_no_ctr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'proc_no_ctr'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_RAM_0_0/sim/design_1_RAM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_sensor_val_0_0/sim/design_1_sensor_val_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sensor_val_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_Processor_0_0/sim/design_1_Processor_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2438.980 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2551] failed to open VHDL file 'initialRAM2.txt' in mode 'r' [B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/RAM.vhd:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit design_1_wrapper in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'B:/Vivado_Projects/EEX7436_NEW3/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2438.980 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2438.980 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2479.992 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture pc_arch of entity xil_defaultlib.PC [pc_default]
Compiling architecture reg_arch of entity xil_defaultlib.reg [reg_default]
Compiling architecture timer_arch of entity xil_defaultlib.Timer [timer_default]
Compiling architecture reg_arch of entity xil_defaultlib.reg [\reg(width=13)\]
Compiling architecture reg_arch of entity xil_defaultlib.reg [\reg(width=8)\]
Compiling architecture tri_buf_arch of entity xil_defaultlib.tri_buf [tri_buf_default]
Compiling architecture compare_arch of entity xil_defaultlib.compare [compare_default]
Compiling architecture input_rdr_arch of entity xil_defaultlib.Input_rdr [input_rdr_default]
Compiling architecture speed_reg_arch of entity xil_defaultlib.Speed_reg [speed_reg_default]
Compiling architecture read_addr_gen_arch of entity xil_defaultlib.Read_addr_gen [read_addr_gen_default]
Compiling architecture flg_mem_arch of entity xil_defaultlib.flg_mem [flg_mem_default]
Compiling architecture proc_no_ctr_arch of entity xil_defaultlib.proc_no_ctr [proc_no_ctr_default]
Compiling architecture control_arch of entity xil_defaultlib.control [control_default]
Compiling architecture processor_arch of entity xil_defaultlib.Processor [processor_default]
Compiling architecture design_1_processor_0_0_arch of entity xil_defaultlib.design_1_Processor_0_0 [design_1_processor_0_0_default]
Compiling architecture ram_arch of entity xil_defaultlib.RAM [ram_default]
Compiling architecture design_1_ram_0_0_arch of entity xil_defaultlib.design_1_RAM_0_0 [design_1_ram_0_0_default]
Compiling architecture sensor_val_arch of entity xil_defaultlib.sensor_val [sensor_val_default]
Compiling architecture design_1_sensor_val_0_0_arch of entity xil_defaultlib.design_1_sensor_val_0_0 [design_1_sensor_val_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2479.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/Block_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/Block_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2488.023 ; gain = 8.031
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2488.023 ; gain = 23.941
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/design_1_wrapper/clk_0} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/design_1_wrapper/ctr_rst_0} -radix hex {1 0ns} -cancel_after 30
add_force {/design_1_wrapper/rd_0} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.160 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'B:/Vivado_Projects/EEX7436_NEW4'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'B:/Vivado_Projects/EEX7436_NEW4'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts} -ip_user_files_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files} -ipstatic_source_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2815.160 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd, line 43. Unresolved signal "current_state" is multiply driven.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 2815.160 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_Processor_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ctr_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:sensor_val:1.0 - sensor_val_0
Adding component instance block -- xilinx.com:module_ref:RAM:1.0 - RAM_0
Adding component instance block -- xilinx.com:module_ref:Processor:1.0 - Processor_0
Successfully read diagram <design_1> from BD file <B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Processor_0_0 from Processor_v1_0 1.0 to Processor_v1_0 1.0
Wrote  : <B:\Vivado_Projects\EEX7436_NEW4 - Copy\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2815.160 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 2815.160 ; gain = 0.000
generate_target Simulation [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'B:/Vivado_Projects/EEX7436_NEW4'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'B:/Vivado_Projects/EEX7436_NEW4'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts} -ip_user_files_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files} -ipstatic_source_dir {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <B:\Vivado_Projects\EEX7436_NEW4 - Copy\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2815.160 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture pc_arch of entity xil_defaultlib.PC [pc_default]
Compiling architecture reg_arch of entity xil_defaultlib.reg [reg_default]
Compiling architecture timer_arch of entity xil_defaultlib.Timer [timer_default]
Compiling architecture reg_arch of entity xil_defaultlib.reg [\reg(width=13)\]
Compiling architecture reg_arch of entity xil_defaultlib.reg [\reg(width=8)\]
Compiling architecture tri_buf_arch of entity xil_defaultlib.tri_buf [tri_buf_default]
Compiling architecture compare_arch of entity xil_defaultlib.compare [compare_default]
Compiling architecture input_rdr_arch of entity xil_defaultlib.Input_rdr [input_rdr_default]
Compiling architecture speed_reg_arch of entity xil_defaultlib.Speed_reg [speed_reg_default]
Compiling architecture read_addr_gen_arch of entity xil_defaultlib.Read_addr_gen [read_addr_gen_default]
Compiling architecture flg_mem_arch of entity xil_defaultlib.flg_mem [flg_mem_default]
Compiling architecture proc_no_ctr_arch of entity xil_defaultlib.proc_no_ctr [proc_no_ctr_default]
Compiling architecture control_arch of entity xil_defaultlib.control [control_default]
Compiling architecture processor_arch of entity xil_defaultlib.Processor [processor_default]
Compiling architecture design_1_processor_0_0_arch of entity xil_defaultlib.design_1_Processor_0_0 [design_1_processor_0_0_default]
Compiling architecture ram_arch of entity xil_defaultlib.RAM [ram_default]
Compiling architecture design_1_ram_0_0_arch of entity xil_defaultlib.design_1_RAM_0_0 [design_1_ram_0_0_default]
Compiling architecture sensor_val_arch of entity xil_defaultlib.sensor_val [sensor_val_default]
Compiling architecture design_1_sensor_val_0_0_arch of entity xil_defaultlib.design_1_sensor_val_0_0 [design_1_sensor_val_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2815.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {{B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/Block_1_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/Block_1_wrapper_behav.wcfg}
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 2815.160 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/design_1_wrapper/clk_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/ctr_rst_0} -radix hex {1 0ns} -cancel_after 30ns
add_force {/design_1_wrapper/rd_0} -radix hex {0 0ns}
run 10000 ns
add_force {/design_1_wrapper/actuator_rd_item_0} -radix hex {0 0ns}
add_force {/design_1_wrapper/actuator_rd_index_0} -radix hex {1 0ns}
run 10000 ns
add_force {/design_1_wrapper/actuator_rd_index_0} -radix hex {2 0ns}
run 10000 ns
open_bd_design {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
save_wave_config {B:/Vivado_Projects/EEX7436_NEW4 - Copy/EEX7436_Project/Block_1_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.160 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 19:07:35 2023...
