{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491488096180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 11:14:55 2017 " "Processing started: Thu Apr  6 11:14:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491488096185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=../verilog/FA.v --source=../verilog/Adder.v --source=../verilog/Mux2_1.v --source=../verilog/BehavioralAdder.v --source=../verilog/ml505top.v ml505top " "Command: quartus_map --read_settings_files=on --source=../verilog/FA.v --source=../verilog/Adder.v --source=../verilog/Mux2_1.v --source=../verilog/BehavioralAdder.v --source=../verilog/ml505top.v ml505top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491488096189 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491488096835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/FA.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Área de trabalho/Lab1/Lab0/verilog/FA.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../verilog/FA.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/FA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491488097128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491488097128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Área de trabalho/Lab1/Lab0/verilog/Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../verilog/Adder.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/Adder.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491488097134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491488097134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Mux2_1.v(8) " "Verilog HDL Declaration information at Mux2_1.v(8): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../verilog/Mux2_1.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/Mux2_1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491488097137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Mux2_1.v(9) " "Verilog HDL Declaration information at Mux2_1.v(9): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../verilog/Mux2_1.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/Mux2_1.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491488097137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Mux2_1.v(12) " "Verilog HDL Declaration information at Mux2_1.v(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "../verilog/Mux2_1.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/Mux2_1.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491488097137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/Mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Área de trabalho/Lab1/Lab0/verilog/Mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "../verilog/Mux2_1.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/Mux2_1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491488097138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491488097138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/BehavioralAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Área de trabalho/Lab1/Lab0/verilog/BehavioralAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BehavioralAdder " "Found entity 1: BehavioralAdder" {  } { { "../verilog/BehavioralAdder.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/BehavioralAdder.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491488097140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491488097140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ml505top " "Found entity 1: ml505top" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491488097144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491488097144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ml505top " "Elaborating entity \"ml505top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491488097348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux2_1:gpio_mux " "Elaborating entity \"Mux2_1\" for hierarchy \"Mux2_1:gpio_mux\"" {  } { { "../verilog/ml505top.v" "gpio_mux" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491488097405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA:fullAdder " "Elaborating entity \"FA\" for hierarchy \"FA:fullAdder\"" {  } { { "../verilog/ml505top.v" "fullAdder" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491488097419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:CUT " "Elaborating entity \"Adder\" for hierarchy \"Adder:CUT\"" {  } { { "../verilog/ml505top.v" "CUT" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491488097430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BehavioralAdder BehavioralAdder:Solution " "Elaborating entity \"BehavioralAdder\" for hierarchy \"BehavioralAdder:Solution\"" {  } { { "../verilog/ml505top.v" "Solution" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491488097470 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[0\] GND " "Pin \"LEDM_R\[0\]\" is stuck at GND" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491488099688 "|ml505top|LEDM_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[1\] VCC " "Pin \"LEDM_R\[1\]\" is stuck at VCC" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491488099688 "|ml505top|LEDM_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[2\] VCC " "Pin \"LEDM_R\[2\]\" is stuck at VCC" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491488099688 "|ml505top|LEDM_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[3\] VCC " "Pin \"LEDM_R\[3\]\" is stuck at VCC" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491488099688 "|ml505top|LEDM_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[4\] VCC " "Pin \"LEDM_R\[4\]\" is stuck at VCC" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491488099688 "|ml505top|LEDM_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[5\] VCC " "Pin \"LEDM_R\[5\]\" is stuck at VCC" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491488099688 "|ml505top|LEDM_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[6\] VCC " "Pin \"LEDM_R\[6\]\" is stuck at VCC" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491488099688 "|ml505top|LEDM_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[7\] VCC " "Pin \"LEDM_R\[7\]\" is stuck at VCC" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491488099688 "|ml505top|LEDM_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B GND " "Pin \"LED_B\" is stuck at GND" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491488099688 "|ml505top|LED_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491488099688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491488100361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Área de trabalho/Lab1/Lab0/fpga/ml505top.map.smsg " "Generated suppressed messages file /home/aluno/Área de trabalho/Lab1/Lab0/fpga/ml505top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1491488101400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491488101795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101795 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[3\] " "No output dependent on input pin \"Switch\[3\]\"" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101984 "|ml505top|Switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101984 "|ml505top|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101984 "|ml505top|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101984 "|ml505top|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101984 "|ml505top|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101984 "|ml505top|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101984 "|ml505top|KEY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[10\] " "No output dependent on input pin \"KEY\[10\]\"" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101984 "|ml505top|KEY[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[11\] " "No output dependent on input pin \"KEY\[11\]\"" {  } { { "../verilog/ml505top.v" "" { Text "/home/aluno/Área de trabalho/Lab1/Lab0/verilog/ml505top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491488101984 "|ml505top|KEY[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1491488101984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491488101987 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491488101987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491488101987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491488101987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491488102022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 11:15:02 2017 " "Processing ended: Thu Apr  6 11:15:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491488102022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491488102022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491488102022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491488102022 ""}
