set tool_name "Custom Verilog HDL"
set corner_file_list {
	{{"Slow Model"} {cse460_project.vo cse460_project_v.sdo}}
}
