CPUsystem
clock,input,user_entered
enter,input,user_entered
from_dm_data_sig,bus,user_entered
input_indicator_sys,output,user_entered
output_indicator_sys,output,user_entered
reset,input,user_entered
show_addr_dm,bus,user_entered
show_addr_dm[0],output,user_entered
show_addr_dm[1],output,user_entered
show_addr_dm[2],output,user_entered
show_addr_dm[3],output,user_entered
show_addr_dm[4],output,user_entered
show_addr_dm[5],output,user_entered
show_addr_dm[6],output,user_entered
show_addr_dm[7],output,user_entered
show_addr_dm[8],output,user_entered
show_addr_dm[9],output,user_entered
show_addr_dm[10],output,user_entered
show_addr_dm[11],output,user_entered
show_addr_dm[12],output,user_entered
show_addr_dm[13],output,user_entered
show_addr_dm[14],output,user_entered
show_addr_dm[15],output,user_entered
show_inst,bus,user_entered
show_inst[0],output,user_entered
show_inst[1],output,user_entered
show_inst[2],output,user_entered
show_inst[3],output,user_entered
show_inst[4],output,user_entered
show_inst[5],output,user_entered
show_inst[6],output,user_entered
show_inst[7],output,user_entered
show_inst[8],output,user_entered
show_inst[9],output,user_entered
show_inst[10],output,user_entered
show_inst[11],output,user_entered
show_inst[12],output,user_entered
show_inst[13],output,user_entered
show_inst[14],output,user_entered
show_inst[15],output,user_entered
system_input_bus,bus,user_entered
system_input_bus[0],input,user_entered
system_input_bus[1],input,user_entered
system_input_bus[2],input,user_entered
system_input_bus[3],input,user_entered
system_input_bus[4],input,user_entered
system_input_bus[5],input,user_entered
system_input_bus[6],input,user_entered
system_input_bus[7],input,user_entered
system_input_bus[8],input,user_entered
system_input_bus[9],input,user_entered
system_input_bus[10],input,user_entered
system_input_bus[11],input,user_entered
system_input_bus[12],input,user_entered
system_input_bus[13],input,user_entered
system_input_bus[14],input,user_entered
system_input_bus[15],input,user_entered
system_output_bus,bus,user_entered
system_output_bus[0],output,user_entered
system_output_bus[1],output,user_entered
system_output_bus[2],output,user_entered
system_output_bus[3],output,user_entered
system_output_bus[4],output,user_entered
system_output_bus[5],output,user_entered
system_output_bus[6],output,user_entered
system_output_bus[7],output,user_entered
system_output_bus[8],output,user_entered
system_output_bus[9],output,user_entered
system_output_bus[10],output,user_entered
system_output_bus[11],output,user_entered
system_output_bus[12],output,user_entered
system_output_bus[13],output,user_entered
system_output_bus[14],output,user_entered
system_output_bus[15],output,user_entered
to_dm_addr_sig,bus,user_entered
to_dm_data_sig,bus,user_entered
ula_a_s,bus,user_entered
ula_a_s[0],output,user_entered
ula_a_s[1],output,user_entered
ula_a_s[2],output,user_entered
ula_a_s[3],output,user_entered
ula_a_s[4],output,user_entered
ula_a_s[5],output,user_entered
ula_a_s[6],output,user_entered
ula_a_s[7],output,user_entered
ula_a_s[8],output,user_entered
ula_a_s[9],output,user_entered
ula_a_s[10],output,user_entered
ula_a_s[11],output,user_entered
ula_a_s[12],output,user_entered
ula_a_s[13],output,user_entered
ula_a_s[14],output,user_entered
ula_a_s[15],output,user_entered
ula_b_s,bus,user_entered
ula_b_s[0],output,user_entered
ula_b_s[1],output,user_entered
ula_b_s[2],output,user_entered
ula_b_s[3],output,user_entered
ula_b_s[4],output,user_entered
ula_b_s[5],output,user_entered
ula_b_s[6],output,user_entered
ula_b_s[7],output,user_entered
ula_b_s[8],output,user_entered
ula_b_s[9],output,user_entered
ula_b_s[10],output,user_entered
ula_b_s[11],output,user_entered
ula_b_s[12],output,user_entered
ula_b_s[13],output,user_entered
ula_b_s[14],output,user_entered
ula_b_s[15],output,user_entered
zero_ot,output,user_entered
fullCPU:CPU|alu_control_sig,bus,user_entered
fullCPU:CPU|alu_out_reg_data_sig,bus,user_entered
fullCPU:CPU|clock,comb,user_entered
fullCPU:CPU|dm_data,bus,user_entered
fullCPU:CPU|dm_data[0],comb,user_entered
fullCPU:CPU|dm_data[1],comb,user_entered
fullCPU:CPU|dm_data[2],comb,user_entered
fullCPU:CPU|dm_data[3],comb,user_entered
fullCPU:CPU|dm_data[4],comb,user_entered
fullCPU:CPU|dm_data[5],comb,user_entered
fullCPU:CPU|dm_data[6],comb,user_entered
fullCPU:CPU|dm_data[7],comb,user_entered
fullCPU:CPU|dm_data[8],comb,user_entered
fullCPU:CPU|dm_data[9],comb,user_entered
fullCPU:CPU|dm_data[10],comb,user_entered
fullCPU:CPU|dm_data[11],comb,user_entered
fullCPU:CPU|dm_data[12],comb,user_entered
fullCPU:CPU|dm_data[13],comb,user_entered
fullCPU:CPU|dm_data[14],comb,user_entered
fullCPU:CPU|dm_data[15],comb,user_entered
fullCPU:CPU|enter,comb,user_entered
fullCPU:CPU|from_dmr_data_sig,bus,user_entered
fullCPU:CPU|from_ir_inst_sig,bus,user_entered
fullCPU:CPU|from_pc_data_sig,bus,user_entered
fullCPU:CPU|input_bus,bus,user_entered
fullCPU:CPU|input_bus[0],comb,user_entered
fullCPU:CPU|input_bus[1],comb,user_entered
fullCPU:CPU|input_bus[2],comb,user_entered
fullCPU:CPU|input_bus[3],comb,user_entered
fullCPU:CPU|input_bus[4],comb,user_entered
fullCPU:CPU|input_bus[5],comb,user_entered
fullCPU:CPU|input_bus[6],comb,user_entered
fullCPU:CPU|input_bus[7],comb,user_entered
fullCPU:CPU|input_bus[8],comb,user_entered
fullCPU:CPU|input_bus[9],comb,user_entered
fullCPU:CPU|input_bus[10],comb,user_entered
fullCPU:CPU|input_bus[11],comb,user_entered
fullCPU:CPU|input_bus[12],comb,user_entered
fullCPU:CPU|input_bus[13],comb,user_entered
fullCPU:CPU|input_bus[14],comb,user_entered
fullCPU:CPU|input_bus[15],comb,user_entered
fullCPU:CPU|input_indicator_cpu,comb,user_entered
fullCPU:CPU|mux4_ctr_a_sig,bus,user_entered
fullCPU:CPU|mux4_ctr_b_sig,bus,user_entered
fullCPU:CPU|mux4_ctr_r_sig,bus,user_entered
fullCPU:CPU|output_bus,bus,user_entered
fullCPU:CPU|output_bus[0],comb,user_entered
fullCPU:CPU|output_bus[1],comb,user_entered
fullCPU:CPU|output_bus[2],comb,user_entered
fullCPU:CPU|output_bus[3],comb,user_entered
fullCPU:CPU|output_bus[4],comb,user_entered
fullCPU:CPU|output_bus[5],comb,user_entered
fullCPU:CPU|output_bus[6],comb,user_entered
fullCPU:CPU|output_bus[7],comb,user_entered
fullCPU:CPU|output_bus[8],comb,user_entered
fullCPU:CPU|output_bus[9],comb,user_entered
fullCPU:CPU|output_bus[10],comb,user_entered
fullCPU:CPU|output_bus[11],comb,user_entered
fullCPU:CPU|output_bus[12],comb,user_entered
fullCPU:CPU|output_bus[13],comb,user_entered
fullCPU:CPU|output_bus[14],comb,user_entered
fullCPU:CPU|output_bus[15],comb,user_entered
fullCPU:CPU|output_indicator_cpu,comb,user_entered
fullCPU:CPU|reset,comb,user_entered
fullCPU:CPU|to_dm_addr,bus,user_entered
fullCPU:CPU|to_dm_addr[0],comb,user_entered
fullCPU:CPU|to_dm_addr[1],comb,user_entered
fullCPU:CPU|to_dm_addr[2],comb,user_entered
fullCPU:CPU|to_dm_addr[3],comb,user_entered
fullCPU:CPU|to_dm_addr[4],comb,user_entered
fullCPU:CPU|to_dm_addr[5],comb,user_entered
fullCPU:CPU|to_dm_addr[6],comb,user_entered
fullCPU:CPU|to_dm_addr[7],comb,user_entered
fullCPU:CPU|to_dm_addr[8],comb,user_entered
fullCPU:CPU|to_dm_addr[9],comb,user_entered
fullCPU:CPU|to_dm_addr[10],comb,user_entered
fullCPU:CPU|to_dm_addr[11],comb,user_entered
fullCPU:CPU|to_dm_addr[12],comb,user_entered
fullCPU:CPU|to_dm_addr[13],comb,user_entered
fullCPU:CPU|to_dm_addr[14],comb,user_entered
fullCPU:CPU|to_dm_addr[15],comb,user_entered
fullCPU:CPU|to_dm_data,bus,user_entered
fullCPU:CPU|to_dm_data[0],comb,user_entered
fullCPU:CPU|to_dm_data[1],comb,user_entered
fullCPU:CPU|to_dm_data[2],comb,user_entered
fullCPU:CPU|to_dm_data[3],comb,user_entered
fullCPU:CPU|to_dm_data[4],comb,user_entered
fullCPU:CPU|to_dm_data[5],comb,user_entered
fullCPU:CPU|to_dm_data[6],comb,user_entered
fullCPU:CPU|to_dm_data[7],comb,user_entered
fullCPU:CPU|to_dm_data[8],comb,user_entered
fullCPU:CPU|to_dm_data[9],comb,user_entered
fullCPU:CPU|to_dm_data[10],comb,user_entered
fullCPU:CPU|to_dm_data[11],comb,user_entered
fullCPU:CPU|to_dm_data[12],comb,user_entered
fullCPU:CPU|to_dm_data[13],comb,user_entered
fullCPU:CPU|to_dm_data[14],comb,user_entered
fullCPU:CPU|to_dm_data[15],comb,user_entered
fullCPU:CPU|to_dm_we,comb,user_entered
fullCPU:CPU|ula_a_c,bus,user_entered
fullCPU:CPU|ula_a_c[0],comb,user_entered
fullCPU:CPU|ula_a_c[1],comb,user_entered
fullCPU:CPU|ula_a_c[2],comb,user_entered
fullCPU:CPU|ula_a_c[3],comb,user_entered
fullCPU:CPU|ula_a_c[4],comb,user_entered
fullCPU:CPU|ula_a_c[5],comb,user_entered
fullCPU:CPU|ula_a_c[6],comb,user_entered
fullCPU:CPU|ula_a_c[7],comb,user_entered
fullCPU:CPU|ula_a_c[8],comb,user_entered
fullCPU:CPU|ula_a_c[9],comb,user_entered
fullCPU:CPU|ula_a_c[10],comb,user_entered
fullCPU:CPU|ula_a_c[11],comb,user_entered
fullCPU:CPU|ula_a_c[12],comb,user_entered
fullCPU:CPU|ula_a_c[13],comb,user_entered
fullCPU:CPU|ula_a_c[14],comb,user_entered
fullCPU:CPU|ula_a_c[15],comb,user_entered
fullCPU:CPU|ula_b_c,bus,user_entered
fullCPU:CPU|ula_b_c[0],comb,user_entered
fullCPU:CPU|ula_b_c[1],comb,user_entered
fullCPU:CPU|ula_b_c[2],comb,user_entered
fullCPU:CPU|ula_b_c[3],comb,user_entered
fullCPU:CPU|ula_b_c[4],comb,user_entered
fullCPU:CPU|ula_b_c[5],comb,user_entered
fullCPU:CPU|ula_b_c[6],comb,user_entered
fullCPU:CPU|ula_b_c[7],comb,user_entered
fullCPU:CPU|ula_b_c[8],comb,user_entered
fullCPU:CPU|ula_b_c[9],comb,user_entered
fullCPU:CPU|ula_b_c[10],comb,user_entered
fullCPU:CPU|ula_b_c[11],comb,user_entered
fullCPU:CPU|ula_b_c[12],comb,user_entered
fullCPU:CPU|ula_b_c[13],comb,user_entered
fullCPU:CPU|ula_b_c[14],comb,user_entered
fullCPU:CPU|ula_b_c[15],comb,user_entered
fullCPU:CPU|zero_ot,comb,user_entered
dm:DataMemory|addr,bus,user_entered
dm:DataMemory|addr[0],comb,user_entered
dm:DataMemory|addr[1],comb,user_entered
dm:DataMemory|addr[2],comb,user_entered
dm:DataMemory|addr[3],comb,user_entered
dm:DataMemory|addr[4],comb,user_entered
dm:DataMemory|addr[5],comb,user_entered
dm:DataMemory|addr[6],comb,user_entered
dm:DataMemory|addr[7],comb,user_entered
dm:DataMemory|addr[8],comb,user_entered
dm:DataMemory|addr[9],comb,user_entered
dm:DataMemory|addr[10],comb,user_entered
dm:DataMemory|addr[11],comb,user_entered
dm:DataMemory|clk,comb,user_entered
dm:DataMemory|data,bus,user_entered
dm:DataMemory|data[0],comb,user_entered
dm:DataMemory|data[1],comb,user_entered
dm:DataMemory|data[2],comb,user_entered
dm:DataMemory|data[3],comb,user_entered
dm:DataMemory|data[4],comb,user_entered
dm:DataMemory|data[5],comb,user_entered
dm:DataMemory|data[6],comb,user_entered
dm:DataMemory|data[7],comb,user_entered
dm:DataMemory|data[8],comb,user_entered
dm:DataMemory|data[9],comb,user_entered
dm:DataMemory|data[10],comb,user_entered
dm:DataMemory|data[11],comb,user_entered
dm:DataMemory|data[12],comb,user_entered
dm:DataMemory|data[13],comb,user_entered
dm:DataMemory|data[14],comb,user_entered
dm:DataMemory|data[15],comb,user_entered
dm:DataMemory|md,comb,user_entered
dm:DataMemory|md.data_a,bus,user_entered
dm:DataMemory|md.q_a,bus,user_entered
dm:DataMemory|md.raddr_a,bus,user_entered
dm:DataMemory|md.waddr_a,bus,user_entered
dm:DataMemory|md~0,reg,compiler_generated
dm:DataMemory|md~1,reg,compiler_generated
dm:DataMemory|md~2,reg,compiler_generated
dm:DataMemory|md~3,reg,compiler_generated
dm:DataMemory|md~4,reg,compiler_generated
dm:DataMemory|md~5,reg,compiler_generated
dm:DataMemory|md~6,reg,compiler_generated
dm:DataMemory|md~7,reg,compiler_generated
dm:DataMemory|md~8,reg,compiler_generated
dm:DataMemory|md~9,reg,compiler_generated
dm:DataMemory|md~10,reg,compiler_generated
dm:DataMemory|md~11,reg,compiler_generated
dm:DataMemory|md~12,reg,compiler_generated
dm:DataMemory|md~13,reg,compiler_generated
dm:DataMemory|md~14,reg,compiler_generated
dm:DataMemory|md~15,reg,compiler_generated
dm:DataMemory|md~16,reg,compiler_generated
dm:DataMemory|md~17,reg,compiler_generated
dm:DataMemory|md~18,reg,compiler_generated
dm:DataMemory|md~19,reg,compiler_generated
dm:DataMemory|md~20,reg,compiler_generated
dm:DataMemory|md~21,reg,compiler_generated
dm:DataMemory|md~22,reg,compiler_generated
dm:DataMemory|md~23,reg,compiler_generated
dm:DataMemory|md~24,reg,compiler_generated
dm:DataMemory|md~25,reg,compiler_generated
dm:DataMemory|md~26,reg,compiler_generated
dm:DataMemory|md~27,reg,compiler_generated
dm:DataMemory|md~28,reg,compiler_generated
dm:DataMemory|md~DATAOUT1,comb,compiler_generated
dm:DataMemory|md~DATAOUT2,comb,compiler_generated
dm:DataMemory|md~DATAOUT3,comb,compiler_generated
dm:DataMemory|md~DATAOUT4,comb,compiler_generated
dm:DataMemory|md~DATAOUT5,comb,compiler_generated
dm:DataMemory|md~DATAOUT6,comb,compiler_generated
dm:DataMemory|md~DATAOUT7,comb,compiler_generated
dm:DataMemory|md~DATAOUT8,comb,compiler_generated
dm:DataMemory|md~DATAOUT9,comb,compiler_generated
dm:DataMemory|md~DATAOUT10,comb,compiler_generated
dm:DataMemory|md~DATAOUT11,comb,compiler_generated
dm:DataMemory|md~DATAOUT12,comb,compiler_generated
dm:DataMemory|md~DATAOUT13,comb,compiler_generated
dm:DataMemory|md~DATAOUT14,comb,compiler_generated
dm:DataMemory|md~DATAOUT15,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT0,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT1,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT2,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT3,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT4,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT5,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT6,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT7,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT8,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT9,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT10,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT11,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT12,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT13,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT14,comb,compiler_generated
dm:DataMemory|md~PORTBDATAOUT15,comb,compiler_generated
dm:DataMemory|q,bus,user_entered
dm:DataMemory|q[0],comb,user_entered
dm:DataMemory|q[0]~reg0,reg,compiler_generated
dm:DataMemory|q[1],comb,user_entered
dm:DataMemory|q[1]~reg0,reg,compiler_generated
dm:DataMemory|q[2],comb,user_entered
dm:DataMemory|q[2]~reg0,reg,compiler_generated
dm:DataMemory|q[3],comb,user_entered
dm:DataMemory|q[3]~reg0,reg,compiler_generated
dm:DataMemory|q[4],comb,user_entered
dm:DataMemory|q[4]~reg0,reg,compiler_generated
dm:DataMemory|q[5],comb,user_entered
dm:DataMemory|q[5]~reg0,reg,compiler_generated
dm:DataMemory|q[6],comb,user_entered
dm:DataMemory|q[6]~reg0,reg,compiler_generated
dm:DataMemory|q[7],comb,user_entered
dm:DataMemory|q[7]~reg0,reg,compiler_generated
dm:DataMemory|q[8],comb,user_entered
dm:DataMemory|q[8]~reg0,reg,compiler_generated
dm:DataMemory|q[9],comb,user_entered
dm:DataMemory|q[9]~reg0,reg,compiler_generated
dm:DataMemory|q[10],comb,user_entered
dm:DataMemory|q[10]~reg0,reg,compiler_generated
dm:DataMemory|q[11],comb,user_entered
dm:DataMemory|q[11]~reg0,reg,compiler_generated
dm:DataMemory|q[12],comb,user_entered
dm:DataMemory|q[12]~reg0,reg,compiler_generated
dm:DataMemory|q[13],comb,user_entered
dm:DataMemory|q[13]~reg0,reg,compiler_generated
dm:DataMemory|q[14],comb,user_entered
dm:DataMemory|q[14]~reg0,reg,compiler_generated
dm:DataMemory|q[15],comb,user_entered
dm:DataMemory|q[15]~reg0,reg,compiler_generated
dm:DataMemory|reset,comb,user_entered
dm:DataMemory|we,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_ctr,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_ctr[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_ctr[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_ctr[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_out_data[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|alu_zero_i,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|clock,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_addr[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dm_we,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_output_data[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|dmr_we_ot,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|enter,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|from_dm_data[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|input_indicator_cb,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|ir_output_data_sig,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_2_2_ctr,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_4_A_ctr,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_4_A_ctr[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_4_A_ctr[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_4_B_ctr,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_4_B_ctr[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_4_B_ctr[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_4_R_ctr,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_4_R_ctr[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux_4_R_ctr[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|output_indicator_cb,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_count_ot,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_out_data_sig,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_output_data[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|pc_we_ot,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|reg_bank_we,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|reset,comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_control,bus,user_entered
fullCPU:CPU|Datapath2:dpth|alu_control[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_control[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_control[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data,bus,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_data[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_sig,bus,user_entered
fullCPU:CPU|Datapath2:dpth|alu_out_zero,comb,user_entered
fullCPU:CPU|Datapath2:dpth|clock,comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data,bus,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_dmr_data[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data,bus,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_pc_data[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst,bus,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_ri_inst[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|from_s_ext6_to_mux_2,bus,user_entered
fullCPU:CPU|Datapath2:dpth|from_s_ext12_to_mux_2,bus,user_entered
fullCPU:CPU|Datapath2:dpth|input,bus,user_entered
fullCPU:CPU|Datapath2:dpth|input[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|input[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2_ctr_2,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4_ctr_a,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4_ctr_a[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4_ctr_a[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4_ctr_b,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4_ctr_b[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4_ctr_b[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4_ctr_r,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4_ctr_r[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4_ctr_r[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux_2_out_sig,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux_a_out_sig,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux_b_out_sig,bus,user_entered
fullCPU:CPU|Datapath2:dpth|output,bus,user_entered
fullCPU:CPU|Datapath2:dpth|output[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|output[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|RA_out_data_sig,bus,user_entered
fullCPU:CPU|Datapath2:dpth|RB_out_data_sig,bus,user_entered
fullCPU:CPU|Datapath2:dpth|RC_out_data_sig,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank_data_in_sig,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank_write_enable,comb,user_entered
fullCPU:CPU|Datapath2:dpth|reset,comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data,bus,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|to_dm_data[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a,bus,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_a[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b,bus,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula_b[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|_,comb,
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_zero,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.decodificar,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_ADDI,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_3,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_3,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_MOVE,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual~0,comb,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual~1,comb,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual~2,comb,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual~3,comb,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|clock,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|dm_write,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|dmr_we,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|enter,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|input_indicator,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|inst_funct,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|inst_funct[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|inst_funct[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|inst_funct[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|inst_opcode,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|inst_opcode[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|inst_opcode[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|inst_opcode[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|inst_opcode[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|ir_we,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux0,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux3,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux4,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux5,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux6,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux7,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux8,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux9,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_alu_a,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_alu_a[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_alu_a[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_alu_b,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_alu_b[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_alu_b[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_r,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_r[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_r[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|output_indicator,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|pc_count,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|pc_reset,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|pc_we,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.decodificar,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.iniciar,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_ADDI,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_BEQ_1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_BEQ_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_BEQ_3,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_INPUT_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_JUMP,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_JUMP_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_LOAD_1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_LOAD_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_LOAD_3,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_MOVE,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_OUTPUT_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_RO_ops,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_STORE_1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_STORE_2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|rb_we,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|reset,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector3,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr0,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr1,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr2,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr3,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr4,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr5,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr6,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr8,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_in[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|Data_out[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[0],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[2],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[3],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[6],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[7],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[8],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[10],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[11],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[12],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[14],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|R_clock,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|R_reset,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|R_WriteEnable,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUX_ctr,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_0[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXent_1[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|saida_aux,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Add0,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_in[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]~reg0,reg,compiler_generated
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|R_clock,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|R_count,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|R_reset,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|R_WriteEnable,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_in[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[0],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[1],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[2],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[3],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[4],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[5],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[6],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[7],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[8],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[9],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[10],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[11],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[12],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[13],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[14],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|Data_out[15],comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp,bus,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[4],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[7],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[9],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[10],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[11],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[12],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[13],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[14],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15],reg,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|R_clock,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|R_reset,comb,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|R_WriteEnable,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Add0,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Add1,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Add2,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALU_ctr,bus,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALU_ctr[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALU_ctr[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALU_ctr[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0,bus,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_0[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1,bus,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUin_1[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result,bus,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_result[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_zero,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_zero$latch,reg,
fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux,bus,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux5,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux6,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux19,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|Mux20,comb,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux,bus,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14],reg,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUX_ctr,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_0[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXent_1[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|MUXsai[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2|saida_aux,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux0,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux1,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux2,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux3,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux4,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux5,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux6,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux7,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux8,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux9,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux11,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux12,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux13,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux14,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux15,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUX_ctr,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUX_ctr[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUX_ctr[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_0[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_1[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_2[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXent_3[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|MUXsai[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|saida_aux,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUX_ctr,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUX_ctr[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUX_ctr[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_0[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_1[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_2[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXent_3[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|MUXsai[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux0,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux1,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux2,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux3,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux4,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux5,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux6,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux7,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux8,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux9,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux10,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux11,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux12,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux13,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux14,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux15,comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUX_ctr,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUX_ctr[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUX_ctr[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_0[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_1[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_2[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXent_3[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai,bus,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|MUXsai[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0],bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1],bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][2],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][4],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][7],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][12],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][13],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][14],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2],bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][2],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][3],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][4],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][5],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][6],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][7],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][8],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][9],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][10],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][11],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][12],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][13],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][14],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3],bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][3],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][4],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][8],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][9],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][13],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][14],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4],bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][1],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][8],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][12],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][13],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5],bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][1],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][7],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][8],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][9],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][11],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][12],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][13],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][14],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6],bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][7],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][8],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][12],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][13],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7],bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][7],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][8],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15],reg,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|clock,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|data_in[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux32,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux33,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux34,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux35,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux36,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux37,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux38,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux39,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux40,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux41,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux42,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux43,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux44,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux45,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux46,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux47,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|R7_out_data[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_addr,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_addr[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_addr[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_addr[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RA_out_data[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_addr,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_addr[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_addr[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_addr[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RB_out_data[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_addr,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_addr[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_addr[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_addr[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data,bus,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|RC_out_data[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|reset,comb,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|write_enable,comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_in,bus,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_in[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_in[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_in[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_in[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_in[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_in[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out,bus,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16|signal_extent_out[15],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in,bus,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_in[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out,bus,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[0],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[1],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[2],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[3],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[4],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[5],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[6],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[7],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[8],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[9],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[10],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[11],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[12],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[13],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[14],comb,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16|signal_extent_out[15],comb,user_entered
,hierarchy,user_entered
fullCPU:CPU,hierarchy,user_entered
dm:DataMemory,hierarchy,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk,hierarchy,user_entered
fullCPU:CPU|Datapath2:dpth,hierarchy,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler,hierarchy,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg,hierarchy,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1,hierarchy,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC,hierarchy,user_entered
fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI,hierarchy,user_entered
fullCPU:CPU|Datapath2:dpth|ula:alu,hierarchy,user_entered
fullCPU:CPU|Datapath2:dpth|mux2X1:mux2,hierarchy,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a,hierarchy,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b,hierarchy,user_entered
fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R,hierarchy,user_entered
fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank,hierarchy,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent6to16:s_ext_6to16,hierarchy,user_entered
fullCPU:CPU|Datapath2:dpth|signal_extent12to16:s_ext_12to16,hierarchy,user_entered
