# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../../Downloads/02203_A1_code/task1/gcd_top.vhd" \
"../../../../../../../../../Downloads/02203_A1_code/task1/gcd_tb.vhd" \

# Do not sort compile order
nosort
