Time resolution is 1 ps
$finish called at time : 240 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab5/5_0/sar/sar.srcs/sim_1/new/sar_tb.v" Line 41
