##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Encoder_24Mhz
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPIM_IntClock
		4.4::Critical Path Report for UART_PCB_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_Encoder_24Mhz:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PCB_LOG_IntClock:R)
		5.3::Critical Path Report for (Clock_Encoder_24Mhz:R vs. Clock_Encoder_24Mhz:R)
		5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.5::Critical Path Report for (UART_PCB_LOG_IntClock:R vs. UART_PCB_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_Encoder_24Mhz          | Frequency: 34.39 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK                    | Frequency: 76.60 MHz  | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 48.00 MHz  | 
Clock: PWM_CLK                      | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_CLK(fixed-function)      | N/A                   | Target: 24.00 MHz  | 
Clock: SPIM_IntClock                | Frequency: 60.10 MHz  | Target: 2.00 MHz   | 
Clock: UART_PCB_LOG_IntClock        | Frequency: 53.36 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 24.00 MHz  | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Encoder_24Mhz    Clock_Encoder_24Mhz    41666.7          12587       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_Encoder_24Mhz    20833.3          12370       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_PCB_LOG_IntClock  20833.3          7778        N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock          SPIM_IntClock          500000           483362      N/A              N/A         N/A              N/A         N/A              N/A         
UART_PCB_LOG_IntClock  UART_PCB_LOG_IntClock  1.08333e+006     1064591     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase       
----------------------  ------------  ---------------------  
Pin_Encoder_T_A(0)_PAD  14376         Clock_Encoder_24Mhz:R  
Pin_Encoder_T_B(0)_PAD  15782         Clock_Encoder_24Mhz:R  
Pin_OptDec_X_A(0)_PAD   17507         Clock_Encoder_24Mhz:R  
Pin_OptDec_X_B(0)_PAD   18041         Clock_Encoder_24Mhz:R  
Pin_OptDec_Y_A(0)_PAD   18044         Clock_Encoder_24Mhz:R  
Pin_OptDec_Y_B(0)_PAD   17347         Clock_Encoder_24Mhz:R  
Pin_OptDec_Z_A(0)_PAD   14981         Clock_Encoder_24Mhz:R  
Pin_OptDec_Z_B(0)_PAD   15818         Clock_Encoder_24Mhz:R  
Pin_SDO(0)_PAD          20408         SPIM_IntClock:R        


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase             
-----------------------  ------------  ---------------------------  
Pin_BC_LED(0)_PAD        20696         PWM_CLK(fixed-function):R    
Pin_Buzzer(0)_PAD        21247         PWM_CLK(fixed-function):R    
Pin_CondenserLED(0)_PAD  20156         PWM_CLK(fixed-function):R    
Pin_SCK(0)_PAD           22949         SPIM_IntClock:R              
Pin_SDI(0)_PAD           23572         SPIM_IntClock:R              
SCL_1(0)_PAD:out         22626         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out         21857         CyBUS_CLK(fixed-function):R  
UART_TX(0)_PAD           35074         UART_PCB_LOG_IntClock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Encoder_24Mhz
*************************************************
Clock: Clock_Encoder_24Mhz
Frequency: 34.39 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 12587p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24850
-------------------------------------   ----- 
End-of-path arrival time (ps)           24850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7467   8717  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12067  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   7653  19720  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  24850  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  24850  12587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 76.60 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7778  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      2922   3942   7778  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7292   7778  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2293   9585   7778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 60.10 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483362p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13788
-------------------------------------   ----- 
End-of-path arrival time (ps)           13788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell      1940   1940  483362  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell23     4659   6599  483362  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23     3350   9949  483362  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3839  13788  483362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_PCB_LOG_IntClock
***************************************************
Clock: UART_PCB_LOG_IntClock
Frequency: 53.36 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064591p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12552
-------------------------------------   ----- 
End-of-path arrival time (ps)           12552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q                      macrocell107    1250   1250  1064591  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/main_1           macrocell28     5053   6303  1064591  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/q                macrocell28     3350   9653  1064591  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2899  12552  1064591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_Encoder_24Mhz:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 12370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  12370  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1  macrocell36    2903   4953  12370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PCB_LOG_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7778  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      2922   3942   7778  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7292   7778  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2293   9585   7778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (Clock_Encoder_24Mhz:R vs. Clock_Encoder_24Mhz:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 12587p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24850
-------------------------------------   ----- 
End-of-path arrival time (ps)           24850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7467   8717  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12067  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   7653  19720  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  24850  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  24850  12587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483362p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13788
-------------------------------------   ----- 
End-of-path arrival time (ps)           13788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell      1940   1940  483362  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell23     4659   6599  483362  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23     3350   9949  483362  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3839  13788  483362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (UART_PCB_LOG_IntClock:R vs. UART_PCB_LOG_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064591p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12552
-------------------------------------   ----- 
End-of-path arrival time (ps)           12552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q                      macrocell107    1250   1250  1064591  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/main_1           macrocell28     5053   6303  1064591  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/q                macrocell28     3350   9653  1064591  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2899  12552  1064591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7778  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      2922   3942   7778  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7292   7778  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2293   9585   7778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 12370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  12370  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1  macrocell36    2903   4953  12370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 12370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  12370  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/main_1  macrocell39    2903   4953  12370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 12470p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7778  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_7  macrocell120   3833   4853  12470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_last\/clock_0
Path slack     : 12470p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                  synccell       1020   1020   7778  RISE       1
\UART_PCB_LOG:BUART:rx_last\/main_0  macrocell121   3833   4853  12470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_last\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 12587p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24850
-------------------------------------   ----- 
End-of-path arrival time (ps)           24850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7467   8717  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12067  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   7653  19720  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  24850  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  24850  12587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 13355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7778  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_10  macrocell111   2949   3969  13355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 13355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                     synccell       1020   1020   7778  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_9  macrocell114   2949   3969  13355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 13381p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7778  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_4  macrocell117   2922   3942  13381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 13381p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7778  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_3  macrocell118   2922   3942  13381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15883p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19723
-------------------------------------   ----- 
End-of-path arrival time (ps)           19723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7467   8717  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12067  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   7656  19723  15883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 15887p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19720
-------------------------------------   ----- 
End-of-path arrival time (ps)           19720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7467   8717  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  12067  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   7653  19720  15887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 16054p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21383
-------------------------------------   ----- 
End-of-path arrival time (ps)           21383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_1                macrocell2      4791   8291  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11641  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4612  16253  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21383  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21383  16054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1251\/main_7
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 17003p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21154
-------------------------------------   ----- 
End-of-path arrival time (ps)           21154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q     macrocell94    1250   1250  17003  RISE       1
\QuadDec_Y:Net_1251_split\/main_5  macrocell119  10556  11806  17003  RISE       1
\QuadDec_Y:Net_1251_split\/q       macrocell119   3350  15156  17003  RISE       1
\QuadDec_Y:Net_1251\/main_7        macrocell82    5997  21154  17003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 17136p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20300
-------------------------------------   ----- 
End-of-path arrival time (ps)           20300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                                    macrocell92     1250   1250  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_0                macrocell16     7943   9193  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12543  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2627  15170  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  20300  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  20300  17136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18794p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16812
-------------------------------------   ----- 
End-of-path arrival time (ps)           16812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_1                macrocell2      4791   8291  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11641  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   5171  16812  18794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16253
-------------------------------------   ----- 
End-of-path arrival time (ps)           16253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_1                macrocell2      4791   8291  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11641  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4612  16253  19354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1203\/main_5
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 20130p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18027
-------------------------------------   ----- 
End-of-path arrival time (ps)           18027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q     macrocell95    1250   1250  20130  RISE       1
\QuadDec_Y:Net_1203_split\/main_6  macrocell104  11125  12375  20130  RISE       1
\QuadDec_Y:Net_1203_split\/q       macrocell104   3350  15725  20130  RISE       1
\QuadDec_Y:Net_1203\/main_5        macrocell89    2302  18027  20130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 20314p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20853
-------------------------------------   ----- 
End-of-path arrival time (ps)           20853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_3\/main_0            macrocell12     8017  11517  20314  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  14867  20314  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    5986  20853  20314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20433p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15174
-------------------------------------   ----- 
End-of-path arrival time (ps)           15174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                                    macrocell92     1250   1250  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_0                macrocell16     7943   9193  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12543  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2631  15174  20433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 20436p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15170
-------------------------------------   ----- 
End-of-path arrival time (ps)           15170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                                    macrocell92     1250   1250  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_0                macrocell16     7943   9193  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12543  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2627  15170  20436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21950p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13657
-------------------------------------   ----- 
End-of-path arrival time (ps)           13657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                                    macrocell61     1250   1250  19205  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3905   5155  19205  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8505  19205  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   5152  13657  21950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22075p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13531
-------------------------------------   ----- 
End-of-path arrival time (ps)           13531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  18776  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      6381   7631  18776  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10981  18776  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2550  13531  22075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22076p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13531
-------------------------------------   ----- 
End-of-path arrival time (ps)           13531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  18776  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      6381   7631  18776  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10981  18776  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2550  13531  22076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_7
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 22097p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16060
-------------------------------------   ----- 
End-of-path arrival time (ps)           16060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  22097  RISE       1
\QuadDec_TZ:Net_1251_split\/main_2   macrocell59   8569   9819  22097  RISE       1
\QuadDec_TZ:Net_1251_split\/q        macrocell59   3350  13169  22097  RISE       1
\QuadDec_TZ:Net_1251\/main_7         macrocell54   2890  16060  22097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22505p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13102
-------------------------------------   ----- 
End-of-path arrival time (ps)           13102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                                    macrocell61     1250   1250  19205  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3905   5155  19205  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8505  19205  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   4598  13102  22505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 22601p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18565
-------------------------------------   ----- 
End-of-path arrival time (ps)           18565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                macrocell82    1250   1250  20648  RISE       1
\QuadDec_Y:Net_611\/main_1            macrocell22    7633   8883  22601  RISE       1
\QuadDec_Y:Net_611\/q                 macrocell22    3350  12233  22601  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_1  statusicell6   6333  18565  22601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 22800p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18366
-------------------------------------   ----- 
End-of-path arrival time (ps)           18366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                macrocell82    1250   1250  20648  RISE       1
\QuadDec_Y:Net_530\/main_1            macrocell21    7633   8883  22800  RISE       1
\QuadDec_Y:Net_530\/q                 macrocell21    3350  12233  22800  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_0  statusicell6   6133  18366  22800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23598p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12009
-------------------------------------   ----- 
End-of-path arrival time (ps)           12009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                                    macrocell89     1250   1250  20298  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/main_2          macrocell20     4167   5417  20298  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   8767  20298  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   3242  12009  23598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23607p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12000
-------------------------------------   ----- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                                    macrocell89     1250   1250  20298  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/main_2          macrocell20     4167   5417  20298  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   8767  20298  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   3233  12000  23607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1203\/main_5
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 24465p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13692
-------------------------------------   ----- 
End-of-path arrival time (ps)           13692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q       macrocell79   1250   1250  24465  RISE       1
\QuadDec_X:Net_1203_split\/main_4  macrocell1    6192   7442  24465  RISE       1
\QuadDec_X:Net_1203_split\/q       macrocell1    3350  10792  24465  RISE       1
\QuadDec_X:Net_1203\/main_5        macrocell75   2899  13692  24465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_5
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 24510p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13647
-------------------------------------   ----- 
End-of-path arrival time (ps)           13647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  22097  RISE       1
\QuadDec_TZ:Net_1203_split\/main_2   macrocell73   6809   8059  24510  RISE       1
\QuadDec_TZ:Net_1203_split\/q        macrocell73   3350  11409  24510  RISE       1
\QuadDec_TZ:Net_1203\/main_5         macrocell61   2238  13647  24510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 24593p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16574
-------------------------------------   ----- 
End-of-path arrival time (ps)           16574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_3\/main_0            macrocell19     6075   9575  24593  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_3\/q                 macrocell19     3350  12925  24593  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5    3649  16574  24593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 25006p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16160
-------------------------------------   ----- 
End-of-path arrival time (ps)           16160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                macrocell68    1250   1250  24569  RISE       1
\QuadDec_X:Net_530\/main_1            macrocell14    9312  10562  25006  RISE       1
\QuadDec_X:Net_530\/q                 macrocell14    3350  13912  25006  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_0  statusicell4   2248  16160  25006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 25015p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16152
-------------------------------------   ----- 
End-of-path arrival time (ps)           16152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                macrocell68    1250   1250  24569  RISE       1
\QuadDec_X:Net_611\/main_1            macrocell15    9312  10562  25015  RISE       1
\QuadDec_X:Net_611\/q                 macrocell15    3350  13912  25015  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_1  statusicell4   2240  16152  25015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25069p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16098
-------------------------------------   ----- 
End-of-path arrival time (ps)           16098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  25069  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  25069  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  25069  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_0\/main_0             macrocell10     3881   7511  25069  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350  10861  25069  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    5237  16098  25069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1251\/main_7
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 25175p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12982
-------------------------------------   ----- 
End-of-path arrival time (ps)           12982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q             macrocell78   1250   1250  18776  RISE       1
\QuadDec_X:Net_1251_split\/main_1  macrocell87   6078   7328  25175  RISE       1
\QuadDec_X:Net_1251_split\/q       macrocell87   3350  10678  25175  RISE       1
\QuadDec_X:Net_1251\/main_7        macrocell68   2304  12982  25175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1203\/main_4
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 25226p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12931
-------------------------------------   ----- 
End-of-path arrival time (ps)           12931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  20130  RISE       1
\QuadDec_Y:Net_1203\/main_4     macrocell89  11681  12931  25226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26085p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15082
-------------------------------------   ----- 
End-of-path arrival time (ps)           15082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_3\/main_0            macrocell5      5305   8805  26085  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12155  26085  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2927  15082  26085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 26397p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                                    macrocell82     1250   1250  20648  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   7960   9210  26397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26400p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                                    macrocell82     1250   1250  20648  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   7956   9206  26400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26493p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14674
-------------------------------------   ----- 
End-of-path arrival time (ps)           14674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  26493  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  26493  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  26493  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_0\/main_0             macrocell3      4756   8386  26493  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  11736  26493  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2938  14674  26493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 26649p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11507
-------------------------------------   ----- 
End-of-path arrival time (ps)           11507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell70     8007  11507  26649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell70         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_2
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 27437p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  22097  RISE       1
\QuadDec_TZ:Net_1251\/main_2         macrocell54   9470  10720  27437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 27664p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  23402  RISE       1
\QuadDec_Y:bQuadDec:error\/main_1   macrocell93   9243  10493  27664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 27664p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  23402  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_1  macrocell94   9243  10493  27664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 27868p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7739
-------------------------------------   ---- 
End-of-path arrival time (ps)           7739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                                    macrocell68     1250   1250  24569  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   6489   7739  27868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 27869p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7738
-------------------------------------   ---- 
End-of-path arrival time (ps)           7738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                                    macrocell68     1250   1250  24569  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   6488   7738  27869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28021p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13146
-------------------------------------   ----- 
End-of-path arrival time (ps)           13146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell83         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/q         macrocell83    1250   1250  28021  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_2\/main_1          macrocell18    6227   7477  28021  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_2\/q               macrocell18    3350  10827  28021  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2  statusicell5   2318  13146  28021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1251\/main_5
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 28022p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  17003  RISE       1
\QuadDec_Y:Net_1251\/main_5     macrocell82   8885  10135  28022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1260\/main_2
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 28022p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  17003  RISE       1
\QuadDec_Y:Net_1260\/main_2     macrocell92   8885  10135  28022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 28031p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10125
-------------------------------------   ----- 
End-of-path arrival time (ps)           10125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q       macrocell94   1250   1250  17003  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_4  macrocell95   8875  10125  28031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 28189p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9967
-------------------------------------   ---- 
End-of-path arrival time (ps)           9967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  19173  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  19173  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  19173  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell83     6577   9967  28189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell83         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28260p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12907
-------------------------------------   ----- 
End-of-path arrival time (ps)           12907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  17108  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  17108  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  17108  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3846   7236  28260  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  10586  28260  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2320  12907  28260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 28402p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12765
-------------------------------------   ----- 
End-of-path arrival time (ps)           12765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q          macrocell79    1250   1250  24465  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_3  statusicell4  11515  12765  28402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 28582p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9575
-------------------------------------   ---- 
End-of-path arrival time (ps)           9575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell84     6075   9575  28582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell84         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 28799p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9358
-------------------------------------   ---- 
End-of-path arrival time (ps)           9358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  17366  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_2  macrocell95   8108   9358  28799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:Net_1203\/main_1
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 28968p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  25578  RISE       1
\QuadDec_X:Net_1203\/main_1         macrocell75   7938   9188  28968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 28968p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q   macrocell77   1250   1250  25578  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_2  macrocell80   7938   9188  28968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1251\/main_4
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 29037p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  17391  RISE       1
\QuadDec_Y:Net_1251\/main_4   macrocell82   7870   9120  29037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1260\/main_1
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 29037p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  17391  RISE       1
\QuadDec_Y:Net_1260\/main_1   macrocell92   7870   9120  29037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 29047p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q         macrocell93   1250   1250  17391  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_3  macrocell95   7860   9110  29047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 29251p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8905
-------------------------------------   ---- 
End-of-path arrival time (ps)           8905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  22097  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_1   macrocell65   7655   8905  29251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 29251p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8905
-------------------------------------   ---- 
End-of-path arrival time (ps)           8905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q   macrocell62   1250   1250  22097  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_1  macrocell66   7655   8905  29251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 29318p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                                    macrocell54     1250   1250  26568  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5039   6289  29318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_3
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 29325p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8832
-------------------------------------   ---- 
End-of-path arrival time (ps)           8832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  17366  RISE       1
\QuadDec_Y:Net_1251\/main_3         macrocell82   7582   8832  29325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29352p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8805
-------------------------------------   ---- 
End-of-path arrival time (ps)           8805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell56     5305   8805  29352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell56         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1251\/main_4
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 29457p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  24465  RISE       1
\QuadDec_X:Net_1251\/main_4   macrocell68   7449   8699  29457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1260\/main_1
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 29457p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  24465  RISE       1
\QuadDec_X:Net_1260\/main_1   macrocell78   7449   8699  29457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1203\/main_3
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 29464p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  17003  RISE       1
\QuadDec_Y:Net_1203\/main_3     macrocell89   7443   8693  29464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 29537p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  25578  RISE       1
\QuadDec_X:bQuadDec:error\/main_2   macrocell79   7369   8619  29537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 29537p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q   macrocell77   1250   1250  25578  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_2  macrocell81   7369   8619  29537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1251\/main_4
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 29546p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  26951  RISE       1
\QuadDec_TZ:Net_1251\/main_4   macrocell54   7360   8610  29546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_0
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 29549p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  23402  RISE       1
\QuadDec_Y:Net_1203\/main_0         macrocell89   7358   8608  29549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29552p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11614
-------------------------------------   ----- 
End-of-path arrival time (ps)           11614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  29552  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  29552  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  29552  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_0\/main_0             macrocell17     2320   5950  29552  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_0\/q                  macrocell17     3350   9300  29552  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2314  11614  29552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_2
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 29610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  23402  RISE       1
\QuadDec_Y:Net_1251\/main_2         macrocell82   7297   8547  29610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 29615p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  23402  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_1  macrocell95   7292   8542  29615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 29662p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                macrocell64    1250   1250  18884  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_2  statusicell2  10255  11505  29662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 29665p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11502
-------------------------------------   ----- 
End-of-path arrival time (ps)           11502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q          macrocell65    1250   1250  26951  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_3  statusicell2  10252  11502  29665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 29783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8374
-------------------------------------   ---- 
End-of-path arrival time (ps)           8374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  29783  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   7124   8374  29783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_1
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 29837p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  17366  RISE       1
\QuadDec_Y:Net_1203\/main_1         macrocell89   7070   8320  29837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1203\/main_2
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 29851p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  17391  RISE       1
\QuadDec_Y:Net_1203\/main_2   macrocell89   7056   8306  29851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 29868p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                                    macrocell54     1250   1250  26568  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4489   5739  29868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29909p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11257
-------------------------------------   ----- 
End-of-path arrival time (ps)           11257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  20770  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  20770  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  20770  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_2\/main_0            macrocell11     2247   5637  29909  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   8987  29909  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2270  11257  29909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Net_1251\/main_1
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 30009p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8147
-------------------------------------   ---- 
End-of-path arrival time (ps)           8147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q       macrocell64   1250   1250  18884  RISE       1
\QuadDec_TZ:Net_1251\/main_1  macrocell54   6897   8147  30009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_0
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 30105p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  22097  RISE       1
\QuadDec_TZ:Net_1203\/main_0         macrocell61   6801   8051  30105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 30105p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q   macrocell62   1250   1250  22097  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_1  macrocell67   6801   8051  30105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 30289p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q     macrocell95   1250   1250  20130  RISE       1
\QuadDec_Y:bQuadDec:error\/main_5  macrocell93   6618   7868  30289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 30289p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q       macrocell95   1250   1250  20130  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_5  macrocell94   6618   7868  30289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Net_1275\/main_0
Capture Clock  : \QuadDec_Y:Net_1275\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7867
-------------------------------------   ---- 
End-of-path arrival time (ps)           7867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  18463  RISE       1
\QuadDec_Y:Net_1275\/main_0                             macrocell85     4367   7867  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 30358p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                              macrocell75   1250   1250  12587  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell74   6548   7798  30358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell74         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 30378p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q             macrocell92   1250   1250  17136  RISE       1
\QuadDec_Y:bQuadDec:error\/main_0  macrocell93   6529   7779  30378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 30378p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q               macrocell92   1250   1250  17136  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_0  macrocell94   6529   7779  30378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 30517p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10650
-------------------------------------   ----- 
End-of-path arrival time (ps)           10650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                macrocell78    1250   1250  18776  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_2  statusicell4   9400  10650  30517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Net_1251\/main_0
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 30525p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q       macrocell68   1250   1250  24569  RISE       1
\QuadDec_X:Net_1251\/main_0  macrocell68   6382   7632  30525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30706p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  29783  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_0  macrocell63   6201   7451  30706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 30730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q             macrocell78   1250   1250  18776  RISE       1
\QuadDec_X:bQuadDec:error\/main_0  macrocell79   6177   7427  30730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 30730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q               macrocell78   1250   1250  18776  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_0  macrocell81   6177   7427  30730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 30750p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7407
-------------------------------------   ---- 
End-of-path arrival time (ps)           7407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q               macrocell78   1250   1250  18776  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_0  macrocell80   6157   7407  30750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 30921p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  17108  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  17108  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  17108  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell55     3846   7236  30921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell55         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:Net_1251\/main_2
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 30935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  25641  RISE       1
\QuadDec_X:Net_1251\/main_2         macrocell68   5972   7222  30935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Net_1275\/main_1
Capture Clock  : \QuadDec_Y:Net_1275\/clock_0
Path slack     : 31000p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  19173  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  19173  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  19173  RISE       1
\QuadDec_Y:Net_1275\/main_1                             macrocell85     3766   7156  31000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Net_1275\/main_0
Capture Clock  : \QuadDec_X:Net_1275\/clock_0
Path slack     : 31045p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  19295  RISE       1
\QuadDec_X:Net_1275\/main_0                             macrocell71     3611   7111  31045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1275\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1251\/main_6
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 31163p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  25877  RISE       1
\QuadDec_X:Net_1251\/main_6     macrocell68   5743   6993  31163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1260\/main_3
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 31163p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  25877  RISE       1
\QuadDec_X:Net_1260\/main_3     macrocell78   5743   6993  31163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1251\/main_5
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 31253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6903
-------------------------------------   ---- 
End-of-path arrival time (ps)           6903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  26324  RISE       1
\QuadDec_TZ:Net_1251\/main_5     macrocell54   5653   6903  31253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31289p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  26493  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  26493  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  26493  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/main_0          macrocell58     3238   6868  31289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell58         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1251\/main_6
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 31469p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  26127  RISE       1
\QuadDec_TZ:Net_1251\/main_6     macrocell54   5438   6688  31469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 31589p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q     macrocell94   1250   1250  17003  RISE       1
\QuadDec_Y:bQuadDec:error\/main_4  macrocell93   5317   6567  31589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 31589p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q       macrocell94   1250   1250  17003  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_4  macrocell94   5317   6567  31589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 31609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                macrocell54    1250   1250  26568  RISE       1
\QuadDec_TZ:Net_611\/main_1            macrocell8     2633   3883  31609  RISE       1
\QuadDec_TZ:Net_611\/q                 macrocell8     3350   7233  31609  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_1  statusicell2   2324   9557  31609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 31618p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                macrocell54    1250   1250  26568  RISE       1
\QuadDec_TZ:Net_530\/main_1            macrocell7     2633   3883  31618  RISE       1
\QuadDec_TZ:Net_530\/q                 macrocell7     3350   7233  31618  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_0  statusicell2   2315   9549  31618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Net_1275\/main_0
Capture Clock  : \QuadDec_TZ:Net_1275\/clock_0
Path slack     : 31743p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  16054  RISE       1
\QuadDec_TZ:Net_1275\/main_0                             macrocell57     2914   6414  31743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1275\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 31753p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9414
-------------------------------------   ---- 
End-of-path arrival time (ps)           9414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q          macrocell93    1250   1250  17391  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_3  statusicell6   8164   9414  31753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1203\/main_3
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 31788p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6368
-------------------------------------   ---- 
End-of-path arrival time (ps)           6368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  26324  RISE       1
\QuadDec_TZ:Net_1203\/main_3     macrocell61   5118   6368  31788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 31788p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6368
-------------------------------------   ---- 
End-of-path arrival time (ps)           6368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q       macrocell66   1250   1250  26324  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_4  macrocell67   5118   6368  31788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31828p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  18463  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    5839   9339  31828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Net_1275\/main_1
Capture Clock  : \QuadDec_TZ:Net_1275\/clock_0
Path slack     : 31850p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  17108  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  17108  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  17108  RISE       1
\QuadDec_TZ:Net_1275\/main_1                             macrocell57     2917   6307  31850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1275\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31875p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  19295  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5792   9292  31875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1203\/main_4
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 32096p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  25877  RISE       1
\QuadDec_X:Net_1203\/main_4     macrocell75   4811   6061  32096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 32096p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q       macrocell81   1250   1250  25877  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_5  macrocell80   4811   6061  32096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1251\/main_1
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 32196p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q       macrocell78   1250   1250  18776  RISE       1
\QuadDec_X:Net_1251\/main_1  macrocell68   4711   5961  32196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1260\/main_0
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 32196p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q       macrocell78   1250   1250  18776  RISE       1
\QuadDec_X:Net_1260\/main_0  macrocell78   4711   5961  32196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 32207p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  29552  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  29552  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  29552  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/main_0          macrocell86     2320   5950  32207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell86         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_3
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 32264p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  26198  RISE       1
\QuadDec_TZ:Net_1251\/main_3         macrocell54   4643   5893  32264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32278p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  16054  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5389   8889  32278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 32289p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  25069  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  25069  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  25069  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/main_0          macrocell72     2238   5868  32289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell72         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q       macrocell63   1250   1250  26198  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_3  macrocell63   4530   5780  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32453p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                             macrocell92    1250   1250  17136  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   7964   9214  32453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:Net_1251\/main_3
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 32516p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5641
-------------------------------------   ---- 
End-of-path arrival time (ps)           5641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  25578  RISE       1
\QuadDec_X:Net_1251\/main_3         macrocell68   4391   5641  32516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  20770  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  20770  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  20770  RISE       1
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell69     2247   5637  32520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell69         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Net_1275\/main_1
Capture Clock  : \QuadDec_X:Net_1275\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  20770  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  20770  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  20770  RISE       1
\QuadDec_X:Net_1275\/main_1                             macrocell71     2247   5637  32520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1275\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 32740p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                              macrocell89   1250   1250  20298  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell88   4167   5417  32740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell88         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32740p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q       macrocell95   1250   1250  20130  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_5  macrocell95   4166   5416  32740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_1
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 32855p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  26198  RISE       1
\QuadDec_TZ:Net_1203\/main_1         macrocell61   4052   5302  32855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 32855p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q   macrocell63   1250   1250  26198  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_2  macrocell67   4052   5302  32855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32879p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q               macrocell92   1250   1250  17136  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_0  macrocell95   4027   5277  32879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Net_1251\/main_1
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 32893p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q       macrocell92   1250   1250  17136  RISE       1
\QuadDec_Y:Net_1251\/main_1  macrocell82   4014   5264  32893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Net_1260\/main_0
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 32893p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q       macrocell92   1250   1250  17136  RISE       1
\QuadDec_Y:Net_1260\/main_0  macrocell92   4014   5264  32893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 32931p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  26198  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_2   macrocell65   3975   5225  32931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 32931p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q   macrocell63   1250   1250  26198  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_2  macrocell66   3975   5225  32931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 33002p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                              macrocell61   1250   1250  19205  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell60   3905   5155  33002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell60         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1251\/main_5
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 33055p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  26955  RISE       1
\QuadDec_X:Net_1251\/main_5     macrocell68   3851   5101  33055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1260\/main_2
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 33055p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  26955  RISE       1
\QuadDec_X:Net_1260\/main_2     macrocell78   3851   5101  33055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 33068p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q     macrocell81   1250   1250  25877  RISE       1
\QuadDec_X:bQuadDec:error\/main_5  macrocell79   3839   5089  33068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 33068p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q       macrocell81   1250   1250  25877  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_5  macrocell81   3839   5089  33068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 33201p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q               macrocell64   1250   1250  18884  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_0  macrocell67   3705   4955  33201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1203\/main_2
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 33236p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  26951  RISE       1
\QuadDec_TZ:Net_1203\/main_2   macrocell61   3671   4921  33236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 33236p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q         macrocell65   1250   1250  26951  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_3  macrocell67   3671   4921  33236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 33246p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_0\/q       macrocell45   1250   1250  33246  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/main_0  macrocell46   3661   4911  33246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33246p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_0\/q  macrocell45   1250   1250  33246  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_0  macrocell77   3661   4911  33246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 33282p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q     macrocell67   1250   1250  26127  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_5  macrocell65   3625   4875  33282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 33282p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q       macrocell67   1250   1250  26127  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_5  macrocell66   3625   4875  33282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1260\/main_3
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 33298p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  26127  RISE       1
\QuadDec_TZ:Net_1260\/main_3     macrocell64   3608   4858  33298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33344p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q       macrocell91   1250   1250  17366  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_3  macrocell91   3563   4813  33344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  17366  RISE       1
\QuadDec_Y:bQuadDec:error\/main_2   macrocell93   3560   4810  33347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  17366  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_2  macrocell94   3560   4810  33347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 33354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  25641  RISE       1
\QuadDec_X:bQuadDec:error\/main_1   macrocell79   3553   4803  33354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 33354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q   macrocell76   1250   1250  25641  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_1  macrocell81   3553   4803  33354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1251\/main_6
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 33426p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  20130  RISE       1
\QuadDec_Y:Net_1251\/main_6     macrocell82   3481   4731  33426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1260\/main_3
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 33426p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  20130  RISE       1
\QuadDec_Y:Net_1260\/main_3     macrocell92   3481   4731  33426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 33455p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q       macrocell93   1250   1250  17391  RISE       1
\QuadDec_Y:bQuadDec:error\/main_3  macrocell93   3451   4701  33455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 33455p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q         macrocell93   1250   1250  17391  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_3  macrocell94   3451   4701  33455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:Net_1203\/main_0
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 33509p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  25641  RISE       1
\QuadDec_X:Net_1203\/main_0         macrocell75   3398   4648  33509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 33509p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q   macrocell76   1250   1250  25641  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_1  macrocell80   3398   4648  33509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Net_1251\/main_0
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 33568p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q       macrocell82   1250   1250  20648  RISE       1
\QuadDec_Y:Net_1251\/main_0  macrocell82   3338   4588  33568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 33717p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_1\/q       macrocell46   1250   1250  33717  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/main_0  macrocell47   3190   4440  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0              macrocell47         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33738p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q       macrocell62   1250   1250  22097  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_3  macrocell62   3169   4419  33738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 33979p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  33979  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2927   4177  33979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33979p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  33979  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_1  macrocell63   2927   4177  33979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Net_1260\/main_0
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 33981p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q       macrocell64   1250   1250  18884  RISE       1
\QuadDec_TZ:Net_1260\/main_0  macrocell64   2926   4176  33981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 33983p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q             macrocell64   1250   1250  18884  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_0  macrocell65   2924   4174  33983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 33983p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q               macrocell64   1250   1250  18884  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_0  macrocell66   2924   4174  33983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33990p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_2\/q  macrocell47   1250   1250  33990  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_2  macrocell77   2917   4167  33990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34021p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_0\/q       macrocell42   1250   1250  34021  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/main_0  macrocell43   2886   4136  34021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34021p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_0\/q  macrocell42   1250   1250  34021  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_0  macrocell76   2886   4136  34021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34059p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                             macrocell78    1250   1250  18776  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   6358   7608  34059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q     macrocell66   1250   1250  26324  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_4  macrocell65   2802   4052  34104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q       macrocell66   1250   1250  26324  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_4  macrocell66   2802   4052  34104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1260\/main_2
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 34106p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  26324  RISE       1
\QuadDec_TZ:Net_1260\/main_2     macrocell64   2801   4051  34106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q       macrocell65   1250   1250  26951  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_3  macrocell65   2798   4048  34108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q         macrocell65   1250   1250  26951  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_3  macrocell66   2798   4048  34108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1203\/main_3
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  26955  RISE       1
\QuadDec_X:Net_1203\/main_3     macrocell75   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q       macrocell80   1250   1250  26955  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_4  macrocell80   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1260\/main_1
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 34135p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  26951  RISE       1
\QuadDec_TZ:Net_1260\/main_1   macrocell64   2772   4022  34135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q     macrocell80   1250   1250  26955  RISE       1
\QuadDec_X:bQuadDec:error\/main_4  macrocell79   2767   4017  34140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q       macrocell80   1250   1250  26955  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_4  macrocell81   2767   4017  34140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34266p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q       macrocell76   1250   1250  25641  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_3  macrocell76   2640   3890  34266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Net_1251\/main_0
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 34273p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q       macrocell54   1250   1250  26568  RISE       1
\QuadDec_TZ:Net_1251\/main_0  macrocell54   2633   3883  34273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34277p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q       macrocell90   1250   1250  23402  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_3  macrocell90   2630   3880  34277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q       macrocell79   1250   1250  24465  RISE       1
\QuadDec_X:bQuadDec:error\/main_3  macrocell79   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q         macrocell79   1250   1250  24465  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_3  macrocell81   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1203\/main_2
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  24465  RISE       1
\QuadDec_X:Net_1203\/main_2   macrocell75   2580   3830  34327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q         macrocell79   1250   1250  24465  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_3  macrocell80   2580   3830  34327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1203\/main_4
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 34358p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  26127  RISE       1
\QuadDec_TZ:Net_1203\/main_4     macrocell61   2548   3798  34358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 34358p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q       macrocell67   1250   1250  26127  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_5  macrocell67   2548   3798  34358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34592p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_2\/q  macrocell44   1250   1250  34592  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_2  macrocell76   2314   3564  34592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/q  macrocell53   1250   1250  34597  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_2  macrocell91   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/q       macrocell52   1250   1250  34599  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/main_0  macrocell53   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0              macrocell53         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/q  macrocell52   1250   1250  34599  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_1  macrocell91   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_1\/q       macrocell43   1250   1250  34600  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/main_0  macrocell44   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0              macrocell44         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_1\/q  macrocell43   1250   1250  34600  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_1  macrocell76   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/q  macrocell50   1250   1250  34607  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_2  macrocell90   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/q       macrocell51   1250   1250  34609  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/main_0  macrocell52   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/q  macrocell51   1250   1250  34609  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_0  macrocell91   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/q       macrocell49   1250   1250  34610  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/main_0  macrocell50   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0              macrocell50         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/q  macrocell49   1250   1250  34610  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_1  macrocell90   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  34610  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_2  macrocell63   2296   3546  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_1\/q  macrocell46   1250   1250  33717  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_1  macrocell77   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q       macrocell77   1250   1250  25578  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_3  macrocell77   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/q       macrocell48   1250   1250  34622  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/main_0  macrocell49   2285   3535  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/q  macrocell48   1250   1250  34622  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_0  macrocell90   2285   3535  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34666p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  34666  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   2241   3491  34666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34666p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  34666  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_0  macrocell62   2241   3491  34666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34667p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  34667  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2239   3489  34667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34667p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  34667  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_1  macrocell62   2239   3489  34667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34670p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  34670  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_2  macrocell62   2237   3487  34670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35188p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                             macrocell64    1250   1250  18884  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5229   6479  35188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 35770p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                macrocell92    1250   1250  17136  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_2  statusicell6   4147   5397  35770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483362p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13788
-------------------------------------   ----- 
End-of-path arrival time (ps)           13788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell      1940   1940  483362  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell23     4659   6599  483362  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23     3350   9949  483362  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3839  13788  483362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483561p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell98     1250   1250  483561  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   6709   7959  483561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 483912p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15588
-------------------------------------   ----- 
End-of-path arrival time (ps)           15588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  483912  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell26     3787   7367  483912  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell26     3350  10717  483912  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell8    4870  15588  483912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell8        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 485144p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14356
-------------------------------------   ----- 
End-of-path arrival time (ps)           14356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell     1940   1940  483362  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell23    4659   6599  483362  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23    3350   9949  483362  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell7   4407  14356  485144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486386p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell99     1250   1250  486386  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   3884   5134  486386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486594p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell100    1250   1250  486594  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   3676   4926  486594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 486603p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           12897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell98    1250   1250  483561  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell24    5385   6635  486603  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell24    3350   9985  486603  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell7   2912  12897  486603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 487303p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9187
-------------------------------------   ---- 
End-of-path arrival time (ps)           9187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  487303  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell98     5607   9187  487303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 487303p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9187
-------------------------------------   ---- 
End-of-path arrival time (ps)           9187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  487303  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell99     5607   9187  487303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_6749/main_4
Capture Clock  : Net_6749/clock_0
Path slack     : 487476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  487476  RISE       1
Net_6749/main_4                 macrocell97     3654   9014  487476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 487853p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8637
-------------------------------------   ---- 
End-of-path arrival time (ps)           8637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  487303  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell100    5057   8637  487853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_6749/main_1
Capture Clock  : Net_6749/clock_0
Path slack     : 488531p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  483561  RISE       1
Net_6749/main_1         macrocell97   6709   7959  488531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 488531p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell98    1250   1250  483561  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell103   6709   7959  488531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_9517/main_0
Capture Clock  : Net_9517/clock_0
Path slack     : 488534p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98    1250   1250  483561  RISE       1
Net_9517/main_0         macrocell101   6706   7956  488534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488534p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell98    1250   1250  483561  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell102   6706   7956  488534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488915p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7575
-------------------------------------   ---- 
End-of-path arrival time (ps)           7575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  483831  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell102   5635   7575  488915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 489174p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -4060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  489174  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell     5516   6766  489174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_6050/main_0
Capture Clock  : Net_6050/clock_0
Path slack     : 489303p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  483561  RISE       1
Net_6050/main_0         macrocell96   5937   7187  489303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489303p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  483561  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell98   5937   7187  489303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489303p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  483561  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell99   5937   7187  489303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489334p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483362  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell98   5216   7156  489334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489334p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483362  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell99   5216   7156  489334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 489713p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  489174  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell103   5527   6777  489713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483831  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell98   4746   6686  489804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483831  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell99   4746   6686  489804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489855p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98    1250   1250  483561  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell100   5385   6635  489855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489891p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  483362  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell100   4659   6599  489891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490359p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  483831  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell100   4191   6131  490359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490657p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484141  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell98   3893   5833  490657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490657p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484141  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell99   3893   5833  490657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  484141  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell100   3880   5820  490670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490825p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484309  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell98   3725   5665  490825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490825p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484309  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell99   3725   5665  490825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490830p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484313  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell98   3720   5660  490830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490830p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484313  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell99   3720   5660  490830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490838p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  484309  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell100   3712   5652  490838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490842p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5648
-------------------------------------   ---- 
End-of-path arrival time (ps)           5648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  484313  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell100   3708   5648  490842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_6749/main_2
Capture Clock  : Net_6749/clock_0
Path slack     : 491238p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  486386  RISE       1
Net_6749/main_2         macrocell97   4002   5252  491238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491238p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell99    1250   1250  486386  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell103   4002   5252  491238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_9517/main_1
Capture Clock  : Net_9517/clock_0
Path slack     : 491363p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99    1250   1250  486386  RISE       1
Net_9517/main_1         macrocell101   3877   5127  491363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491363p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell99    1250   1250  486386  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell102   3877   5127  491363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_6749/main_3
Capture Clock  : Net_6749/clock_0
Path slack     : 491393p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  486594  RISE       1
Net_6749/main_3         macrocell97    3847   5097  491393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491393p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell100   1250   1250  486594  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell103   3847   5097  491393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_9517/main_2
Capture Clock  : Net_9517/clock_0
Path slack     : 491413p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  486594  RISE       1
Net_9517/main_2         macrocell101   3827   5077  491413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491413p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell100   1250   1250  486594  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell102   3827   5077  491413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491741p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  484141  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell102   2809   4749  491741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491750p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  483362  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell103   2800   4740  491750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491758p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  483362  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell102   2792   4732  491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491762p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  484141  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell103   2788   4728  491762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6749/q
Path End       : Net_6749/main_0
Capture Clock  : Net_6749/clock_0
Path slack     : 491781p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_6749/q       macrocell97   1250   1250  491781  RISE       1
Net_6749/main_0  macrocell97   3459   4709  491781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491923p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  484309  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell102   2627   4567  491923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491931p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  484313  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell102   2619   4559  491931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491936p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  484309  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell103   2614   4554  491936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491944p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  484313  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell103   2606   4546  491944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_6050/main_1
Capture Clock  : Net_6050/clock_0
Path slack     : 492125p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  486386  RISE       1
Net_6050/main_1         macrocell96   3115   4365  492125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492125p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  486386  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell98   3115   4365  492125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492125p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  486386  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell99   3115   4365  492125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 492152p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99    1250   1250  486386  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell100   3088   4338  492152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 492222p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  483831  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell103   2328   4268  492222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_6050/main_2
Capture Clock  : Net_6050/clock_0
Path slack     : 492441p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  486594  RISE       1
Net_6050/main_2         macrocell96    2799   4049  492441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492441p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  486594  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell98    2799   4049  492441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492441p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  486594  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell99    2799   4049  492441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 492469p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  486594  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell100   2771   4021  492469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_9517/q
Path End       : Net_9517/main_3
Capture Clock  : Net_9517/clock_0
Path slack     : 492932p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_9517/q       macrocell101   1250   1250  492932  RISE       1
Net_9517/main_3  macrocell101   2308   3558  492932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell102   1250   1250  492936  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell102   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064591p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12552
-------------------------------------   ----- 
End-of-path arrival time (ps)           12552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q                      macrocell107    1250   1250  1064591  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/main_1           macrocell28     5053   6303  1064591  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/q                macrocell28     3350   9653  1064591  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2899  12552  1064591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065497p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12476
-------------------------------------   ----- 
End-of-path arrival time (ps)           12476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q            macrocell114   1250   1250  1065497  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_3  macrocell31    5565   6815  1065497  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350  10165  1065497  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2312  12476  1065497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1068637p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14197
-------------------------------------   ----- 
End-of-path arrival time (ps)           14197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1068637  RISE       1
\UART_PCB_LOG:BUART:tx_status_0\/main_3                 macrocell29     4365   7945  1068637  RISE       1
\UART_PCB_LOG:BUART:tx_status_0\/q                      macrocell29     3350  11295  1068637  RISE       1
\UART_PCB_LOG:BUART:sTX:TxSts\/status_0                 statusicell9    2902  14197  1068637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxSts\/clock                       statusicell9        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069313p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q                macrocell106    1250   1250  1066043  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   6760   8010  1069313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070143p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q         macrocell110     1250   1250  1065617  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   5931   7181  1070143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070321p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1065139  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   6813   7003  1070321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070453p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q                macrocell111     1250   1250  1065507  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   5620   6870  1070453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_PCB_LOG:BUART:txn\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1071057p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  1071057  RISE       1
\UART_PCB_LOG:BUART:txn\/main_3                macrocell105    4397   8767  1071057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071209p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q                macrocell107    1250   1250  1064591  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   4864   6114  1071209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1071287p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT    slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  1071287  RISE       1
\UART_PCB_LOG:BUART:rx_status_4\/main_1                 macrocell33      2306   5886  1071287  RISE       1
\UART_PCB_LOG:BUART:rx_status_4\/q                      macrocell33      3350   9236  1071287  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/status_4                 statusicell10    2311  11546  1071287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1071878p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1068637  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_3                  macrocell107    4365   7945  1071878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072034p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q               macrocell111   1250   1250  1065507  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell116   6540   7790  1072034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072527p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q          macrocell115     1250   1250  1072527  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   3547   4797  1072527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1072724p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7100
-------------------------------------   ---- 
End-of-path arrival time (ps)           7100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1066043  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_0  macrocell107   5850   7100  1072724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1072817p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1065969  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_4  macrocell107   5757   7007  1072817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072939p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1072527  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_2   macrocell111   5634   6884  1072939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072939p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1072527  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_2   macrocell113   5634   6884  1072939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072939p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1072527  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_2   macrocell114   5634   6884  1072939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072958p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1072958  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_7         macrocell111   4925   6865  1072958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072958p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1072958  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_7         macrocell113   4925   6865  1072958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072958p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1072958  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_7         macrocell114   4925   6865  1072958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072964p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072964  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_6         macrocell111   4919   6859  1072964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072964p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072964  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_6         macrocell113   4919   6859  1072964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072964p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072964  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_6         macrocell114   4919   6859  1072964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073009p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q         macrocell114   1250   1250  1065497  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_4  macrocell112   5565   6815  1073009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073009p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q        macrocell114   1250   1250  1065497  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_4  macrocell120   5565   6815  1073009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073019p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6805
-------------------------------------   ---- 
End-of-path arrival time (ps)           6805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q         macrocell111   1250   1250  1065507  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_1  macrocell112   5555   6805  1073019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073019p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6805
-------------------------------------   ---- 
End-of-path arrival time (ps)           6805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q        macrocell111   1250   1250  1065507  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_1  macrocell120   5555   6805  1073019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073079p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1065497  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_4  macrocell111   5495   6745  1073079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073079p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1065497  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_4  macrocell113   5495   6745  1073079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073079p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1065497  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_4  macrocell114   5495   6745  1073079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073128p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065617  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_0  macrocell112   5445   6695  1073128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073128p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065617  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_0   macrocell120   5445   6695  1073128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073148p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073148  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_5         macrocell111   4736   6676  1073148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073148p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073148  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_5         macrocell113   4736   6676  1073148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073148p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073148  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_5         macrocell114   4736   6676  1073148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1073503p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q  macrocell107   1250   1250  1064591  RISE       1
\UART_PCB_LOG:BUART:txn\/main_2    macrocell105   5070   6320  1073503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073503p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1064591  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_1  macrocell106   5070   6320  1073503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073506p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1065139  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_2               macrocell106    6128   6318  1073506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1073520p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1064591  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_1  macrocell108   5053   6303  1073520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073520p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q      macrocell107   1250   1250  1064591  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_1  macrocell109   5053   6303  1073520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073689p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q               macrocell114   1250   1250  1065497  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell116   4884   6134  1073689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073701p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q         macrocell113   1250   1250  1066189  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_3  macrocell112   4872   6122  1073701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073701p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q        macrocell113   1250   1250  1066189  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_3  macrocell120   4872   6122  1073701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073729p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1065139  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_2               macrocell107    5904   6094  1073729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074068p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1065139  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_2               macrocell108    5566   5756  1074068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074068p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1065139  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_2                macrocell109    5566   5756  1074068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074146p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_last\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_last\/q          macrocell121   1250   1250  1074146  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_8  macrocell114   4427   5677  1074146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074309p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1074309  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_5  macrocell107   4264   5514  1074309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1074380p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q  macrocell106   1250   1250  1066043  RISE       1
\UART_PCB_LOG:BUART:txn\/main_1    macrocell105   4193   5443  1074380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074380p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1066043  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_0  macrocell106   4193   5443  1074380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074400p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q      macrocell117   1250   1250  1070351  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_8  macrocell111   4173   5423  1074400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074471p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_load_fifo\/q            macrocell112     1250   1250  1072010  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   4482   5732  1074471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074613p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q      macrocell118   1250   1250  1070679  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_9  macrocell111   3961   5211  1074613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074817p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q   macrocell115   1250   1250  1072527  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_2  macrocell112   3757   5007  1074817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074817p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1072527  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_2  macrocell120   3757   5007  1074817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1065969  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_3  macrocell108   3676   4926  1074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q      macrocell108   1250   1250  1065969  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_3  macrocell109   3676   4926  1074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074953  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_1   macrocell115   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074953  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_1        macrocell117   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074953  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_1        macrocell118   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074958p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074958  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_0   macrocell115   2926   4866  1074958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074958p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074958  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_0        macrocell117   2926   4866  1074958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074958p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074958  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_0        macrocell118   2926   4866  1074958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074961p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1074961  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_2   macrocell115   2923   4863  1074961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074972p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1066043  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_0  macrocell108   3601   4851  1074972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074972p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q      macrocell106   1250   1250  1066043  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_0  macrocell109   3601   4851  1074972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075023p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065617  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_0    macrocell111   3550   4800  1075023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075023p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065617  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_0    macrocell113   3550   4800  1075023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075023p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065617  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_0    macrocell114   3550   4800  1075023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q       macrocell117   1250   1250  1070351  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_5  macrocell120   3534   4784  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1072958  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_7       macrocell112   2642   4582  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075244p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072964  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_6       macrocell112   2640   4580  1075244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075361p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1064591  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_1  macrocell107   3213   4463  1075361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075367p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1070679  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_6  macrocell120   3207   4457  1075367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075373p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q               macrocell113   1250   1250  1066189  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell116   3200   4450  1075373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075456p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q  macrocell108   1250   1250  1065969  RISE       1
\UART_PCB_LOG:BUART:txn\/main_4    macrocell105   3117   4367  1075456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075456p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1065969  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_3  macrocell106   3117   4367  1075456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073148  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_5       macrocell112   2313   4253  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1065507  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_1  macrocell111   2630   3880  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1065507  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_1  macrocell113   2630   3880  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1065507  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_1  macrocell114   2630   3880  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075950p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q        macrocell110   1250   1250  1065617  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell116   2623   3873  1075950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q       macrocell117   1250   1250  1070351  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_2  macrocell117   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075981p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q  macrocell109   1250   1250  1074309  RISE       1
\UART_PCB_LOG:BUART:txn\/main_6   macrocell105   2592   3842  1075981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075981p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1074309  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_5  macrocell106   2592   3842  1075981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075984p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1074309  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_5  macrocell108   2589   3839  1075984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:txn\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:txn\/q       macrocell105   1250   1250  1076274  RISE       1
\UART_PCB_LOG:BUART:txn\/main_0  macrocell105   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1066189  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_3  macrocell111   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1066189  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_3  macrocell113   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1066189  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_3  macrocell114   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1070679  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_3  macrocell117   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1070679  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_2  macrocell118   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:txn\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1076561p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3263
-------------------------------------   ---- 
End-of-path arrival time (ps)           3263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076561  RISE       1
\UART_PCB_LOG:BUART:txn\/main_5                      macrocell105    3073   3263  1076561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076561p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3263
-------------------------------------   ---- 
End-of-path arrival time (ps)           3263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076561  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_4               macrocell106    3073   3263  1076561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076571p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3253
-------------------------------------   ---- 
End-of-path arrival time (ps)           3253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076561  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_4               macrocell108    3063   3253  1076571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_status_3\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1078669p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_status_3\/q       macrocell120    1250   1250  1078669  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/status_3  statusicell10   2914   4164  1078669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

