{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690560892439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690560892439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 18:14:52 2023 " "Processing started: Fri Jul 28 18:14:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690560892439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560892439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560892439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690560893007 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1690560893007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/counter_up.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/counter_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_up " "Found entity 1: counter_up" {  } { { "../blocks/counter_up.v" "" { Text "C:/FPGA/Projects/blocks/counter_up.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../blocks/seven_segment.v" "" { Text "C:/FPGA/Projects/blocks/seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_4bit " "Found entity 1: regularization_4bit" {  } { { "../blocks/regularization_4bit.v" "" { Text "C:/FPGA/Projects/blocks/regularization_4bit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization " "Found entity 1: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/frequency_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/frequency_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_control " "Found entity 1: frequency_control" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dec2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dec2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2seg " "Found entity 1: dec2seg" {  } { { "../blocks/dec2seg.v" "" { Text "C:/FPGA/Projects/blocks/dec2seg.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_extended " "Found entity 1: debounce_extended" {  } { { "../blocks/debounce_extended.v" "" { Text "C:/FPGA/Projects/blocks/debounce_extended.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_4bit " "Found entity 1: debounce_4bit" {  } { { "../blocks/debounce_4bit.v" "" { Text "C:/FPGA/Projects/blocks/debounce_4bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901434 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../blocks/debounce.v " "Can't analyze file -- file ../blocks/debounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1690560901437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_4bit " "Found entity 1: dead_time_4bit" {  } { { "../blocks/dead_time_4bit.v" "" { Text "C:/FPGA/Projects/blocks/dead_time_4bit.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time " "Found entity 1: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button TOP_test_LLC_tank_rectifier.v(82) " "Verilog HDL Declaration information at TOP_test_LLC_tank_rectifier.v(82): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690560901443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_test_llc_tank_rectifier.v 1 1 " "Found 1 design units, including 1 entities, in source file top_test_llc_tank_rectifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_test_LLC_tank_rectifier " "Found entity 1: TOP_test_LLC_tank_rectifier" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_test_llc.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_test_llc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_test_LLC " "Found entity 1: PLL_test_LLC" {  } { { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_test_LLC_tank_rectifier " "Elaborating entity \"TOP_test_LLC_tank_rectifier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690560901510 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_A TOP_test_LLC_tank_rectifier.v(117) " "Verilog HDL or VHDL warning at TOP_test_LLC_tank_rectifier.v(117): object \"ADC_A\" assigned a value but never read" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690560901513 "|TOP_test_LLC_tank_rectifier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_B TOP_test_LLC_tank_rectifier.v(118) " "Verilog HDL or VHDL warning at TOP_test_LLC_tank_rectifier.v(118): object \"ADC_B\" assigned a value but never read" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690560901513 "|TOP_test_LLC_tank_rectifier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_test_LLC PLL_test_LLC:PLL_inst " "Elaborating entity \"PLL_test_LLC\" for hierarchy \"PLL_test_LLC:PLL_inst\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "PLL_inst" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_test_LLC:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL_test_LLC.v" "altpll_component" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_test_LLC:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_test_LLC:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 500 " "Parameter \"clk3_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5000 " "Parameter \"clk4_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 10 " "Parameter \"clk4_duty_cycle\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690560901605 ""}  } { { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690560901605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690560901661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560901661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_control frequency_control:frequency_control_inst " "Elaborating entity \"frequency_control\" for hierarchy \"frequency_control:frequency_control_inst\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "frequency_control_inst" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2seg frequency_control:frequency_control_inst\|dec2seg:dec2seg_inst " "Elaborating entity \"dec2seg\" for hierarchy \"frequency_control:frequency_control_inst\|dec2seg:dec2seg_inst\"" {  } { { "../blocks/frequency_control.v" "dec2seg_inst" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment frequency_control:frequency_control_inst\|seven_segment:seven_segment_0_inst " "Elaborating entity \"seven_segment\" for hierarchy \"frequency_control:frequency_control_inst\|seven_segment:seven_segment_0_inst\"" {  } { { "../blocks/frequency_control.v" "seven_segment_0_inst" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_4bit dead_time_4bit:dead_time_inst " "Elaborating entity \"dead_time_4bit\" for hierarchy \"dead_time_4bit:dead_time_inst\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "dead_time_inst" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time_4bit:dead_time_inst\|dead_time:dead_time_1_inst " "Elaborating entity \"dead_time\" for hierarchy \"dead_time_4bit:dead_time_inst\|dead_time:dead_time_1_inst\"" {  } { { "../blocks/dead_time_4bit.v" "dead_time_1_inst" { Text "C:/FPGA/Projects/blocks/dead_time_4bit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_4bit debounce_4bit:debounce_4bit_inst " "Elaborating entity \"debounce_4bit\" for hierarchy \"debounce_4bit:debounce_4bit_inst\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "debounce_4bit_inst" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_extended debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_1_inst " "Elaborating entity \"debounce_extended\" for hierarchy \"debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_1_inst\"" {  } { { "../blocks/debounce_4bit.v" "debounce_1_inst" { Text "C:/FPGA/Projects/blocks/debounce_4bit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560901682 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1690560902680 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1690560902692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1690560902692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1690560902692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1690560902692 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1690560902692 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1690560902693 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO GND pin " "The pin \"AD_SDIO\" is fed by GND" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1690560902693 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1690560902693 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560902879 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560902879 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560902879 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560902879 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560902879 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1690560902879 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX\[6\] GND " "Pin \"EX\[6\]\" is stuck at GND" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|EX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX\[7\] GND " "Pin \"EX\[7\]\" is stuck at GND" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|EX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX\[8\] GND " "Pin \"EX\[8\]\" is stuck at GND" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|EX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX\[9\] GND " "Pin \"EX\[9\]\" is stuck at GND" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|EX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX\[10\] GND " "Pin \"EX\[10\]\" is stuck at GND" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|EX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX\[11\] GND " "Pin \"EX\[11\]\" is stuck at GND" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690560902879 "|TOP_test_LLC_tank_rectifier|EX[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1690560902879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690560903078 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency_control:frequency_control_inst\|frequency\[2\] Low " "Register frequency_control:frequency_control_inst\|frequency\[2\] will power up to Low" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1690560903535 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency_control:frequency_control_inst\|frequency\[3\] High " "Register frequency_control:frequency_control_inst\|frequency\[3\] will power up to High" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1690560903535 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency_control:frequency_control_inst\|frequency\[6\] Low " "Register frequency_control:frequency_control_inst\|frequency\[6\] will power up to Low" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1690560903535 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1690560903535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/test_LLC_tank_rectifier/output_files/TOP_test_LLC_tank_rectifier.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/test_LLC_tank_rectifier/output_files/TOP_test_LLC_tank_rectifier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560904256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690560904502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690560904502 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1690560904540 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1690560904540 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADA_OR " "No output dependent on input pin \"ADA_OR\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560904586 "|TOP_test_LLC_tank_rectifier|ADA_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_OR " "No output dependent on input pin \"ADB_OR\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560904586 "|TOP_test_LLC_tank_rectifier|ADB_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560904586 "|TOP_test_LLC_tank_rectifier|BUTTON[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560904586 "|TOP_test_LLC_tank_rectifier|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690560904586 "|TOP_test_LLC_tank_rectifier|BUTTON[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690560904586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "530 " "Implemented 530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690560904591 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690560904591 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1690560904591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "388 " "Implemented 388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690560904591 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1690560904591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690560904591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690560904624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 18:15:04 2023 " "Processing ended: Fri Jul 28 18:15:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690560904624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690560904624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690560904624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690560904624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1690560906251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690560906252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 18:15:05 2023 " "Processing started: Fri Jul 28 18:15:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690560906252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1690560906252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1690560906252 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1690560906361 ""}
{ "Info" "0" "" "Project  = test_LLC_tank_rectifier" {  } {  } 0 0 "Project  = test_LLC_tank_rectifier" 0 0 "Fitter" 0 0 1690560906362 ""}
{ "Info" "0" "" "Revision = TOP_test_LLC_tank_rectifier" {  } {  } 0 0 "Revision = TOP_test_LLC_tank_rectifier" 0 0 "Fitter" 0 0 1690560906362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1690560906527 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1690560906528 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP_test_LLC_tank_rectifier EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"TOP_test_LLC_tank_rectifier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1690560906577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690560906648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690560906648 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has been set to clock2" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1690560906745 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1690560907351 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690560907566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690560907566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690560907566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690560907566 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1690560907566 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 1510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690560907569 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1690560907569 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1690560907570 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Left/Right PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] 10% 49% " "Can't achieve requested value 10% for clock output PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] of parameter duty cycle -- achieved value of 49%" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1690560909535 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690560909535 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690560909535 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690560909535 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690560909535 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1690560909535 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_test_LLC_tank_rectifier.sdc " "Synopsys Design Constraints File file not found: 'TOP_test_LLC_tank_rectifier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1690560909958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1690560909959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1690560909961 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690560909963 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1690560909963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1690560909965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1690560909966 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1690560909966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_R3) " "Automatically promoted node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690560910118 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690560910118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_R3) " "Automatically promoted node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690560910119 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690560910119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_R3) " "Automatically promoted node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690560910119 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690560910119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C5 of PLL_R3) " "Automatically promoted node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C5 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R32 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R32" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] Regional Clock 60 0 119 48 " "Assigned fan-out of node PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] to Regional Clock region from (60, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1690560910119 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690560910119 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690560910119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p)) " "Automatically promoted node ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690560910119 ""}  } { { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 1451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690560910119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "Automatically promoted node debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690560910119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state~8 " "Destination node debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state~8" {  } { { "../blocks/debounce_extended.v" "" { Text "C:/FPGA/Projects/blocks/debounce_extended.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690560910119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|always0~0 " "Destination node debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690560910119 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1690560910119 ""}  } { { "../blocks/debounce_extended.v" "" { Text "C:/FPGA/Projects/blocks/debounce_extended.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690560910119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1690560910625 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690560910625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690560910625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690560910627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690560910628 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1690560910629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1690560910629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1690560910630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1690560910672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1690560910672 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1690560910672 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_P~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 60 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690560911054 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_N~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 59 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690560911055 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_N~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 61 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690560911055 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_P~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 62 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690560911055 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[3\] EX\[3\]~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"EX\[3\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 79 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690560911055 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[3\] ADC_BAT_I_CONVST~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"ADC_BAT_I_CONVST~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 70 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690560911055 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[3\] ADC_BAT_V_CONVST~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"ADC_BAT_V_CONVST~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 67 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690560911055 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[4\] FAN_CTRL~output " "PLL \"PLL_test_LLC:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"FAN_CTRL~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_test_LLC.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/PLL_test_LLC.v" 117 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 231 0 0 } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 45 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690560911055 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[0\] " "Node \"GPIO0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[10\] " "Node \"GPIO0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[11\] " "Node \"GPIO0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[12\] " "Node \"GPIO0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[13\] " "Node \"GPIO0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[14\] " "Node \"GPIO0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[15\] " "Node \"GPIO0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[16\] " "Node \"GPIO0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[17\] " "Node \"GPIO0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[18\] " "Node \"GPIO0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[19\] " "Node \"GPIO0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[1\] " "Node \"GPIO0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[20\] " "Node \"GPIO0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[21\] " "Node \"GPIO0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[22\] " "Node \"GPIO0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[23\] " "Node \"GPIO0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[24\] " "Node \"GPIO0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[25\] " "Node \"GPIO0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[26\] " "Node \"GPIO0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[27\] " "Node \"GPIO0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[28\] " "Node \"GPIO0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[29\] " "Node \"GPIO0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[2\] " "Node \"GPIO0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[30\] " "Node \"GPIO0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[31\] " "Node \"GPIO0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[32\] " "Node \"GPIO0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[33\] " "Node \"GPIO0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[34\] " "Node \"GPIO0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[35\] " "Node \"GPIO0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[3\] " "Node \"GPIO0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[4\] " "Node \"GPIO0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[5\] " "Node \"GPIO0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[6\] " "Node \"GPIO0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[7\] " "Node \"GPIO0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[8\] " "Node \"GPIO0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0\[9\] " "Node \"GPIO0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1690560911062 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1690560911062 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690560911063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1690560916822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690560917788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1690560918029 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1690560937902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690560937903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1690560939259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X96_Y36 X107_Y47 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X96_Y36 to location X107_Y47" {  } { { "loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X96_Y36 to location X107_Y47"} { { 12 { 0 ""} 96 36 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1690560959065 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1690560959065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1690560965684 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1690560965684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690560965696 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.49 " "Total time spent on timing analysis during the Fitter is 1.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1690560970146 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690560970195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690560971871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690560972233 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690560973512 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690560975658 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1690560980285 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690560980367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690560980367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690560980367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690560980367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690560980367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "TOP_test_LLC_tank_rectifier.v" "" { Text "C:/FPGA/Projects/test_LLC_tank_rectifier/TOP_test_LLC_tank_rectifier.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/test_LLC_tank_rectifier/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690560980367 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1690560980367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/test_LLC_tank_rectifier/output_files/TOP_test_LLC_tank_rectifier.fit.smsg " "Generated suppressed messages file C:/FPGA/Projects/test_LLC_tank_rectifier/output_files/TOP_test_LLC_tank_rectifier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1690560980677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6412 " "Peak virtual memory: 6412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690560982302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 18:16:22 2023 " "Processing ended: Fri Jul 28 18:16:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690560982302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690560982302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690560982302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1690560982302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1690560983749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690560983750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 18:16:23 2023 " "Processing started: Fri Jul 28 18:16:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690560983750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1690560983750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1690560983750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1690560984197 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1690560988791 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1690560989312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690560991056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 18:16:31 2023 " "Processing ended: Fri Jul 28 18:16:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690560991056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690560991056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690560991056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1690560991056 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1690560992583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1690560993329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690560993330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 18:16:32 2023 " "Processing started: Fri Jul 28 18:16:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690560993330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1690560993330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier " "Command: quartus_sta test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1690560993330 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1690560993434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1690560993686 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1690560993687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560993792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560993792 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_test_LLC_tank_rectifier.sdc " "Synopsys Design Constraints File file not found: 'TOP_test_LLC_tank_rectifier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1690560994414 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560994414 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690560994417 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690560994417 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690560994417 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690560994417 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690560994417 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690560994417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560994417 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690560994418 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_BAT_V_EOC ADC_BAT_V_EOC " "create_clock -period 1.000 -name ADC_BAT_V_EOC ADC_BAT_V_EOC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690560994418 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_BAT_I_EOC ADC_BAT_I_EOC " "create_clock -period 1.000 -name ADC_BAT_I_EOC ADC_BAT_I_EOC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690560994418 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADA_DCO ADA_DCO " "create_clock -period 1.000 -name ADA_DCO ADA_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690560994418 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADB_DCO ADB_DCO " "create_clock -period 1.000 -name ADB_DCO ADB_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690560994418 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690560994418 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690560994422 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690560994422 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1690560994424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690560994425 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1690560994427 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1690560994447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690560994494 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690560994494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.693 " "Worst-case setup slack is -5.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.693            -300.136 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.693            -300.136 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.970             -67.526 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -4.970             -67.526 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744             -23.601 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.744             -23.601 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -0.873 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.269              -0.873 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560994498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.282               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.359               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.359               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.155               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.155               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560994506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690560994513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690560994519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.250 " "Worst-case minimum pulse width slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -4.392 ADA_DCO  " "   -0.250              -4.392 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -4.200 ADB_DCO  " "   -0.250              -4.200 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.429 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.250              -2.429 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.404 ADC_BAT_I_EOC  " "   -0.250              -2.404 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.162 ADC_BAT_V_EOC  " "   -0.250              -2.162 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.464               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.464               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.959               0.000 OSC  " "    9.959               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.457               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.457               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560994524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560994524 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690560994552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690560994606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690560995298 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690560995384 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690560995384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690560995384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690560995396 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690560995396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.436 " "Worst-case setup slack is -5.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.436            -286.741 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.436            -286.741 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.749             -64.668 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -4.749             -64.668 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718             -22.870 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.718             -22.870 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.617 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.234              -0.617 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560995398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.303               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.350               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.350               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.000               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.000               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560995403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690560995408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690560995412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.250 " "Worst-case minimum pulse width slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -4.366 ADA_DCO  " "   -0.250              -4.366 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.780 ADB_DCO  " "   -0.250              -3.780 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.788 ADC_BAT_I_EOC  " "   -0.250              -2.788 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.638 ADC_BAT_V_EOC  " "   -0.250              -2.638 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.445 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.250              -2.445 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.459               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.459               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.979               0.000 OSC  " "    9.979               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.440               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.440               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560995414 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690560995428 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690560995577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690560995577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690560995578 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690560995581 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690560995581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.067 " "Worst-case setup slack is -3.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.067            -161.098 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.067            -161.098 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.857             -38.625 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.857             -38.625 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -7.824 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.254              -7.824 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.275               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560995585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.127               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.200               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.201               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.675               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560995592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690560995596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690560995599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.145 " "Worst-case minimum pulse width slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -2.030 ADB_DCO  " "   -0.145              -2.030 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -1.936 ADA_DCO  " "   -0.139              -1.936 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132              -1.002 ADC_BAT_V_EOC  " "   -0.132              -1.002 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121              -0.848 ADC_BAT_I_EOC  " "   -0.121              -0.848 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.130               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.650               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.650               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 OSC  " "    9.698               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690560995602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690560995602 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690560996366 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690560996367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5062 " "Peak virtual memory: 5062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690560996430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 18:16:36 2023 " "Processing ended: Fri Jul 28 18:16:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690560996430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690560996430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690560996430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1690560996430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1690560997917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690560997918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 18:16:37 2023 " "Processing started: Fri Jul 28 18:16:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690560997918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1690560997918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1690560997918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1690560998584 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TOP_test_LLC_tank_rectifier.vo C:/FPGA/Projects/test_LLC_tank_rectifier/simulation/modelsim/ simulation " "Generated file TOP_test_LLC_tank_rectifier.vo in folder \"C:/FPGA/Projects/test_LLC_tank_rectifier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1690560998755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690560998858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 18:16:38 2023 " "Processing ended: Fri Jul 28 18:16:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690560998858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690560998858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690560998858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1690560998858 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1690560999743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690561063298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690561063299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 18:17:43 2023 " "Processing started: Fri Jul 28 18:17:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690561063299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1690561063299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier --netlist_type=sgate " "Command: quartus_npp test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1690561063299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1690561063472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690561063571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 18:17:43 2023 " "Processing ended: Fri Jul 28 18:17:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690561063571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690561063571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690561063571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1690561063571 ""}
