\hypertarget{is42s32800j__conf_8h}{}\doxysection{Core/\+Inc/is42s32800j\+\_\+conf.h File Reference}
\label{is42s32800j__conf_8h}\index{Core/Inc/is42s32800j\_conf.h@{Core/Inc/is42s32800j\_conf.h}}


This file contains some configurations required for the IS42\+S32800J SDRAM memory.  


{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries REFRESH\+\_\+\+COUNT}~((uint32\+\_\+t)0x0603)   /$\ast$ SDRAM refresh counter (100\+Mhz SD clock) $\ast$/
\item 
\#define {\bfseries IS42\+S32800\+J\+\_\+\+TIMEOUT}~((uint32\+\_\+t)0x\+FFFF)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains some configurations required for the IS42\+S32800J SDRAM memory. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2018 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 