; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_convolution_leaky_relu_15(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %5 = shl i32 %4, 9, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 2, !dbg !12
  %8 = and i32 %7, 508, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = icmp slt i32 %9, 50176, !dbg !14
  %11 = sdiv i32 %9, 196, !dbg !15
  %12 = srem i32 %11, 64, !dbg !16
  %13 = sext i32 %9 to i64, !dbg !17
  %14 = getelementptr float, ptr addrspace(1) %0, i64 %13, !dbg !17
  %15 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %14, i1 %10) #1, !dbg !18
  %16 = extractvalue { i32, i32, i32, i32 } %15, 0, !dbg !18
  %17 = extractvalue { i32, i32, i32, i32 } %15, 1, !dbg !18
  %18 = extractvalue { i32, i32, i32, i32 } %15, 2, !dbg !18
  %19 = extractvalue { i32, i32, i32, i32 } %15, 3, !dbg !18
  %20 = sext i32 %12 to i64, !dbg !19
  %21 = getelementptr float, ptr addrspace(1) %1, i64 %20, !dbg !19
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %10) #1, !dbg !20
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %10) #1, !dbg !20
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %10) #1, !dbg !20
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %10) #1, !dbg !20
  %26 = insertelement <4 x i32> poison, i32 %19, i64 0, !dbg !18
  %27 = insertelement <4 x i32> %26, i32 %18, i64 1, !dbg !18
  %28 = insertelement <4 x i32> %27, i32 %17, i64 2, !dbg !18
  %29 = insertelement <4 x i32> %28, i32 %16, i64 3, !dbg !18
  %30 = bitcast <4 x i32> %29 to <4 x float>, !dbg !18
  %31 = insertelement <4 x i32> poison, i32 %25, i64 0, !dbg !20
  %32 = insertelement <4 x i32> %31, i32 %24, i64 1, !dbg !20
  %33 = insertelement <4 x i32> %32, i32 %23, i64 2, !dbg !20
  %34 = insertelement <4 x i32> %33, i32 %22, i64 3, !dbg !20
  %35 = bitcast <4 x i32> %34 to <4 x float>, !dbg !20
  %36 = fadd <4 x float> %30, %35, !dbg !21
  %37 = fcmp ogt <4 x float> %36, zeroinitializer, !dbg !22
  %38 = extractelement <4 x float> %36, i64 3, !dbg !23
  %39 = fmul float %38, 0x3FC99999A0000000, !dbg !24
  %40 = extractelement <4 x float> %36, i64 2, !dbg !23
  %41 = fmul float %40, 0x3FC99999A0000000, !dbg !24
  %42 = extractelement <4 x float> %36, i64 1, !dbg !23
  %43 = fmul float %42, 0x3FC99999A0000000, !dbg !24
  %44 = extractelement <4 x float> %36, i64 0, !dbg !23
  %45 = fmul float %44, 0x3FC99999A0000000, !dbg !24
  %46 = extractelement <4 x i1> %37, i64 3, !dbg !23
  %47 = select i1 %46, float %38, float %39, !dbg !23
  %48 = extractelement <4 x i1> %37, i64 2, !dbg !23
  %49 = select i1 %48, float %40, float %41, !dbg !23
  %50 = extractelement <4 x i1> %37, i64 1, !dbg !23
  %51 = select i1 %50, float %42, float %43, !dbg !23
  %52 = extractelement <4 x i1> %37, i64 0, !dbg !23
  %53 = select i1 %52, float %44, float %45, !dbg !23
  %54 = bitcast float %47 to i32, !dbg !25
  %55 = bitcast float %49 to i32, !dbg !25
  %56 = bitcast float %51 to i32, !dbg !25
  %57 = bitcast float %53 to i32, !dbg !25
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %54, i32 %55, i32 %56, i32 %57, ptr addrspace(1) %14, i1 %10) #1, !dbg !25
  ret void, !dbg !26
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cfsyj53bj2rbaqri5744yi3pnn5wclc7szds7ahz5ysrzdbvjmh2.py", directory: "inductor_cache/fs")
!4 = !{ptr @triton_poi_fused_convolution_leaky_relu_15, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_leaky_relu_15, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_leaky_relu_15", linkageName: "triton_poi_fused_convolution_leaky_relu_15", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 28, scope: !7)
!17 = !DILocation(line: 26, column: 34, scope: !7)
!18 = !DILocation(line: 26, column: 39, scope: !7)
!19 = !DILocation(line: 27, column: 30, scope: !7)
!20 = !DILocation(line: 27, column: 35, scope: !7)
!21 = !DILocation(line: 28, column: 18, scope: !7)
!22 = !DILocation(line: 30, column: 18, scope: !7)
!23 = !DILocation(line: 33, column: 32, scope: !7)
!24 = !DILocation(line: 32, column: 18, scope: !7)
!25 = !DILocation(line: 34, column: 39, scope: !7)
!26 = !DILocation(line: 34, column: 4, scope: !7)
