# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Lab3_TeamX_Multi_Bank_Memory.v" \
"../../../../Lab3_BankMemory.srcs/sources_1/new/Multi_Bank_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
