{"Source Block": ["oh/elink/hdl/erx_io.v@49:59@HdlIdDef", "   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   wire     rx_ref_clk_idlyctrl;\n\n   //############\n   //# REGS\n   //############\n   reg [7:0] \t data_even_reg;   \n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@46:56", "   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   wire     rx_ref_clk_idlyctrl;\n\n   //############\n"], ["oh/elink/hdl/erx_io.v@45:55", "   //############\n   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   wire     rx_ref_clk_idlyctrl;\n\n"], ["oh/elink/hdl/erx_io.v@47:57", "   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   wire     rx_ref_clk_idlyctrl;\n\n   //############\n   //# REGS\n"], ["oh/elink/hdl/erx_io.v@43:53", "   input           rx_rd_wait;\n\n   //############\n   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n"], ["oh/elink/hdl/erx_io.v@44:54", "\n   //############\n   //# WIRES\n   //############\n   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   wire     rx_ref_clk_idlyctrl;\n"], ["oh/elink/hdl/erx_io.v@48:58", "   wire [7:0]    rxi_data;\n   wire          rxi_frame;\n   wire \t rxi_lclk;\n   wire \t access_wide;\n   reg \t\t valid_packet;\n   wire [15:0]   rx_word;\n   wire     rx_ref_clk_idlyctrl;\n\n   //############\n   //# REGS\n   //############\n"]], "Diff Content": {"Delete": [[54, "   wire     rx_ref_clk_idlyctrl;\n"]], "Add": [[54, "   reg [15:0] \t rx_word_sync;\n"]]}}