;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ss
ss__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
ss__0__MASK EQU 0x10
ss__0__PC EQU CYREG_PRT2_PC4
ss__0__PORT EQU 2
ss__0__SHIFT EQU 4
ss__AG EQU CYREG_PRT2_AG
ss__AMUX EQU CYREG_PRT2_AMUX
ss__BIE EQU CYREG_PRT2_BIE
ss__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ss__BYP EQU CYREG_PRT2_BYP
ss__CTL EQU CYREG_PRT2_CTL
ss__DM0 EQU CYREG_PRT2_DM0
ss__DM1 EQU CYREG_PRT2_DM1
ss__DM2 EQU CYREG_PRT2_DM2
ss__DR EQU CYREG_PRT2_DR
ss__INP_DIS EQU CYREG_PRT2_INP_DIS
ss__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ss__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ss__LCD_EN EQU CYREG_PRT2_LCD_EN
ss__MASK EQU 0x10
ss__PORT EQU 2
ss__PRT EQU CYREG_PRT2_PRT
ss__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ss__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ss__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ss__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ss__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ss__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ss__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ss__PS EQU CYREG_PRT2_PS
ss__SHIFT EQU 4
ss__SLW EQU CYREG_PRT2_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; SPI_1
SPI_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPI_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPI_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPI_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPI_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPI_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPI_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPI_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPI_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPI_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPI_1_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
SPI_1_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_1_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
SPI_1_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_1_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
SPI_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPI_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPI_1_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
SPI_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPI_1_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_1_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
SPI_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_1_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPI_1_BSPIS_RxStsReg__3__MASK EQU 0x08
SPI_1_BSPIS_RxStsReg__3__POS EQU 3
SPI_1_BSPIS_RxStsReg__4__MASK EQU 0x10
SPI_1_BSPIS_RxStsReg__4__POS EQU 4
SPI_1_BSPIS_RxStsReg__5__MASK EQU 0x20
SPI_1_BSPIS_RxStsReg__5__POS EQU 5
SPI_1_BSPIS_RxStsReg__6__MASK EQU 0x40
SPI_1_BSPIS_RxStsReg__6__POS EQU 6
SPI_1_BSPIS_RxStsReg__MASK EQU 0x78
SPI_1_BSPIS_RxStsReg__MASK_REG EQU CYREG_B1_UDB09_MSK
SPI_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_1_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B1_UDB09_ST
SPI_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SPI_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SPI_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SPI_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SPI_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPI_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SPI_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SPI_1_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SPI_1_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
SPI_1_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
SPI_1_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SPI_1_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
SPI_1_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
SPI_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPI_1_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SPI_1_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
SPI_1_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1
SPI_1_BSPIS_TxStsReg__0__MASK EQU 0x01
SPI_1_BSPIS_TxStsReg__0__POS EQU 0
SPI_1_BSPIS_TxStsReg__1__MASK EQU 0x02
SPI_1_BSPIS_TxStsReg__1__POS EQU 1
SPI_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPI_1_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPI_1_BSPIS_TxStsReg__2__MASK EQU 0x04
SPI_1_BSPIS_TxStsReg__2__POS EQU 2
SPI_1_BSPIS_TxStsReg__6__MASK EQU 0x40
SPI_1_BSPIS_TxStsReg__6__POS EQU 6
SPI_1_BSPIS_TxStsReg__MASK EQU 0x47
SPI_1_BSPIS_TxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPI_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPI_1_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPI_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_1_IntClock__INDEX EQU 0x00
SPI_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_1_IntClock__PM_ACT_MSK EQU 0x01
SPI_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_1_IntClock__PM_STBY_MSK EQU 0x01
SPI_1_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_1_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_1_RxInternalInterrupt__INTC_MASK EQU 0x04
SPI_1_RxInternalInterrupt__INTC_NUMBER EQU 2
SPI_1_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPI_1_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SPI_1_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_1_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

; SPI_ISR
SPI_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_ISR__INTC_MASK EQU 0x01
SPI_ISR__INTC_NUMBER EQU 0
SPI_ISR__INTC_PRIOR_NUM EQU 2
SPI_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SPI_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Slave_clk
Slave_clk__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Slave_clk__0__MASK EQU 0x08
Slave_clk__0__PC EQU CYREG_PRT2_PC3
Slave_clk__0__PORT EQU 2
Slave_clk__0__SHIFT EQU 3
Slave_clk__AG EQU CYREG_PRT2_AG
Slave_clk__AMUX EQU CYREG_PRT2_AMUX
Slave_clk__BIE EQU CYREG_PRT2_BIE
Slave_clk__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Slave_clk__BYP EQU CYREG_PRT2_BYP
Slave_clk__CTL EQU CYREG_PRT2_CTL
Slave_clk__DM0 EQU CYREG_PRT2_DM0
Slave_clk__DM1 EQU CYREG_PRT2_DM1
Slave_clk__DM2 EQU CYREG_PRT2_DM2
Slave_clk__DR EQU CYREG_PRT2_DR
Slave_clk__INP_DIS EQU CYREG_PRT2_INP_DIS
Slave_clk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Slave_clk__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Slave_clk__LCD_EN EQU CYREG_PRT2_LCD_EN
Slave_clk__MASK EQU 0x08
Slave_clk__PORT EQU 2
Slave_clk__PRT EQU CYREG_PRT2_PRT
Slave_clk__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Slave_clk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Slave_clk__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Slave_clk__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Slave_clk__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Slave_clk__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Slave_clk__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Slave_clk__PS EQU CYREG_PRT2_PS
Slave_clk__SHIFT EQU 3
Slave_clk__SLW EQU CYREG_PRT2_SLW

; Slave_Miso
Slave_Miso__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Slave_Miso__0__MASK EQU 0x40
Slave_Miso__0__PC EQU CYREG_PRT2_PC6
Slave_Miso__0__PORT EQU 2
Slave_Miso__0__SHIFT EQU 6
Slave_Miso__AG EQU CYREG_PRT2_AG
Slave_Miso__AMUX EQU CYREG_PRT2_AMUX
Slave_Miso__BIE EQU CYREG_PRT2_BIE
Slave_Miso__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Slave_Miso__BYP EQU CYREG_PRT2_BYP
Slave_Miso__CTL EQU CYREG_PRT2_CTL
Slave_Miso__DM0 EQU CYREG_PRT2_DM0
Slave_Miso__DM1 EQU CYREG_PRT2_DM1
Slave_Miso__DM2 EQU CYREG_PRT2_DM2
Slave_Miso__DR EQU CYREG_PRT2_DR
Slave_Miso__INP_DIS EQU CYREG_PRT2_INP_DIS
Slave_Miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Slave_Miso__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Slave_Miso__LCD_EN EQU CYREG_PRT2_LCD_EN
Slave_Miso__MASK EQU 0x40
Slave_Miso__PORT EQU 2
Slave_Miso__PRT EQU CYREG_PRT2_PRT
Slave_Miso__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Slave_Miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Slave_Miso__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Slave_Miso__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Slave_Miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Slave_Miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Slave_Miso__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Slave_Miso__PS EQU CYREG_PRT2_PS
Slave_Miso__SHIFT EQU 6
Slave_Miso__SLW EQU CYREG_PRT2_SLW

; Slave_mosi
Slave_mosi__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Slave_mosi__0__MASK EQU 0x20
Slave_mosi__0__PC EQU CYREG_PRT2_PC5
Slave_mosi__0__PORT EQU 2
Slave_mosi__0__SHIFT EQU 5
Slave_mosi__AG EQU CYREG_PRT2_AG
Slave_mosi__AMUX EQU CYREG_PRT2_AMUX
Slave_mosi__BIE EQU CYREG_PRT2_BIE
Slave_mosi__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Slave_mosi__BYP EQU CYREG_PRT2_BYP
Slave_mosi__CTL EQU CYREG_PRT2_CTL
Slave_mosi__DM0 EQU CYREG_PRT2_DM0
Slave_mosi__DM1 EQU CYREG_PRT2_DM1
Slave_mosi__DM2 EQU CYREG_PRT2_DM2
Slave_mosi__DR EQU CYREG_PRT2_DR
Slave_mosi__INP_DIS EQU CYREG_PRT2_INP_DIS
Slave_mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Slave_mosi__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Slave_mosi__LCD_EN EQU CYREG_PRT2_LCD_EN
Slave_mosi__MASK EQU 0x20
Slave_mosi__PORT EQU 2
Slave_mosi__PRT EQU CYREG_PRT2_PRT
Slave_mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Slave_mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Slave_mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Slave_mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Slave_mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Slave_mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Slave_mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Slave_mosi__PS EQU CYREG_PRT2_PS
Slave_mosi__SHIFT EQU 5
Slave_mosi__SLW EQU CYREG_PRT2_SLW

; SPI_read_req
SPI_read_req__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SPI_read_req__0__MASK EQU 0x80
SPI_read_req__0__PC EQU CYREG_PRT2_PC7
SPI_read_req__0__PORT EQU 2
SPI_read_req__0__SHIFT EQU 7
SPI_read_req__AG EQU CYREG_PRT2_AG
SPI_read_req__AMUX EQU CYREG_PRT2_AMUX
SPI_read_req__BIE EQU CYREG_PRT2_BIE
SPI_read_req__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_read_req__BYP EQU CYREG_PRT2_BYP
SPI_read_req__CTL EQU CYREG_PRT2_CTL
SPI_read_req__DM0 EQU CYREG_PRT2_DM0
SPI_read_req__DM1 EQU CYREG_PRT2_DM1
SPI_read_req__DM2 EQU CYREG_PRT2_DM2
SPI_read_req__DR EQU CYREG_PRT2_DR
SPI_read_req__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_read_req__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_read_req__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_read_req__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_read_req__MASK EQU 0x80
SPI_read_req__PORT EQU 2
SPI_read_req__PRT EQU CYREG_PRT2_PRT
SPI_read_req__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_read_req__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_read_req__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_read_req__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_read_req__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_read_req__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_read_req__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_read_req__PS EQU CYREG_PRT2_PS
SPI_read_req__SHIFT EQU 7
SPI_read_req__SLW EQU CYREG_PRT2_SLW

; UART_RX_interrupt
UART_RX_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RX_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RX_interrupt__INTC_MASK EQU 0x02
UART_RX_interrupt__INTC_NUMBER EQU 1
UART_RX_interrupt__INTC_PRIOR_NUM EQU 7
UART_RX_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_RX_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RX_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
