<stg><name>nn_fpga_top</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:2 %image_idx_read = read i4 @_ssdm_op_Read.ap_none.i4, i4 %image_idx

]]></Node>
<StgValue><ssdm name="image_idx_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="64">
<![CDATA[
entry:3 %max_idx_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_idx_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %acc_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_1_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %output = alloca i64 1

]]></Node>
<StgValue><ssdm name="output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="64">
<![CDATA[
entry:12 %image = alloca i64 1

]]></Node>
<StgValue><ssdm name="image"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %h1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="h1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="4">
<![CDATA[
entry:14 %zext_ln63 = zext i4 %image_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:15 %mul_ln63 = mul i13 %zext_ln63, i13 784

]]></Node>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:17 %store_ln29 = store i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %store_ln0 = store i16 0, i16 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="10" op_3_bw="10">
<![CDATA[
entry:16 %call_ln63 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_63_1, i13 %mul_ln63, i10 %image, i10 %test_images

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:5 %spectopmodule_ln86 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln86"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln86 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln86"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %image_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %image_idx, void @empty_1, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %led_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %led_out, void @empty_1, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="10" op_3_bw="10">
<![CDATA[
entry:16 %call_ln63 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_63_1, i13 %mul_ln63, i10 %image, i10 %test_images

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln29 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %phi_mul_load = load i16 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body.i.i:1 %i = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.i:2 %add_ln29_1 = add i16 %phi_mul_load, i16 784

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i.i:3 %icmp_ln29 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i.i:4 %add_ln29 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:5 %br_ln29 = br i1 %icmp_ln29, void %for.body.i.i.split, void %for.body4.i40.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.split:12 %store_ln29 = store i7 %add_ln29, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.split:13 %store_ln29 = store i16 %add_ln29_1, i16 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="7">
<![CDATA[
for.body4.i40.i.preheader:0 %call_ln0 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, i16 %h1, i16 %output, i9 %W2, i7 %B2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="7">
<![CDATA[
for.body.i.i.split:0 %zext_ln29 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="10" op_3_bw="16" op_4_bw="8" op_5_bw="0">
<![CDATA[
for.body.i.i.split:3 %call_ln29 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_32_2, i16 %phi_mul_load, i10 %image, i16 %acc_1_loc, i8 %W1

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.split:5 %B1_addr = getelementptr i5 %B1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="B1_addr"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="6">
<![CDATA[
for.body.i.i.split:6 %B1_load = load i6 %B1_addr

]]></Node>
<StgValue><ssdm name="B1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="10" op_3_bw="16" op_4_bw="8" op_5_bw="0">
<![CDATA[
for.body.i.i.split:3 %call_ln29 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_32_2, i16 %phi_mul_load, i10 %image, i16 %acc_1_loc, i8 %W1

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="6">
<![CDATA[
for.body.i.i.split:6 %B1_load = load i6 %B1_addr

]]></Node>
<StgValue><ssdm name="B1_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i.i.split:4 %acc_1_loc_load = load i16 %acc_1_loc

]]></Node>
<StgValue><ssdm name="acc_1_loc_load"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="5">
<![CDATA[
for.body.i.i.split:7 %sext_ln36 = sext i5 %B1_load

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.i.split:8 %acc = add i16 %sext_ln36, i16 %acc_1_loc_load

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.body.i.i.split:9 %ref_tmp12_i_i = call i16 @my_tanh, i16 %acc, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="ref_tmp12_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.i.split:1 %speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln29"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.i.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.body.i.i.split:9 %ref_tmp12_i_i = call i16 @my_tanh, i16 %acc, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="ref_tmp12_i_i"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.split:10 %h1_addr = getelementptr i16 %h1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="h1_addr"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.body.i.i.split:11 %store_ln40 = store i16 %ref_tmp12_i_i, i6 %h1_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.split:14 %br_ln29 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="61" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="7">
<![CDATA[
for.body4.i40.i.preheader:0 %call_ln0 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, i16 %h1, i16 %output, i9 %W2, i7 %B2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.i40.i.preheader:1 %out = getelementptr i16 %output, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body4.i40.i.preheader:2 %max_val = load i4 %out

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body4.i40.i.preheader:2 %max_val = load i4 %out

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body4.i40.i.preheader:3 %call_ln76 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_77_2, i16 %max_val, i16 %output, i4 %max_idx_loc

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="66" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body4.i40.i.preheader:3 %call_ln76 = call void @nn_fpga_top_Pipeline_VITIS_LOOP_77_2, i16 %max_val, i16 %output, i4 %max_idx_loc

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body4.i40.i.preheader:4 %max_idx_loc_load = load i4 %max_idx_loc

]]></Node>
<StgValue><ssdm name="max_idx_loc_load"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body4.i40.i.preheader:5 %write_ln96 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %led_out, i4 %max_idx_loc_load

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="69" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
for.body4.i40.i.preheader:6 %ret_ln97 = ret

]]></Node>
<StgValue><ssdm name="ret_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="image_idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="image_idx"/></StgValue>
</port>
<port id="87" name="led_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="led_out"/></StgValue>
</port>
<port id="88" name="test_images" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="test_images"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="W2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="W2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="B2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="B2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="W1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="W1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="B1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="B1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="97" from="StgValue_96" to="phi_mul" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_96" to="i_1" fromId="96" toId="16">
</dataflow>
<dataflow id="100" from="_ssdm_op_Read.ap_none.i4" to="image_idx_read" fromId="99" toId="17">
</dataflow>
<dataflow id="101" from="image_idx" to="image_idx_read" fromId="86" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="max_idx_loc" fromId="102" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_102" to="acc_1_loc" fromId="102" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_102" to="output" fromId="102" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_102" to="image" fromId="102" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_102" to="h1" fromId="102" toId="22">
</dataflow>
<dataflow id="108" from="image_idx_read" to="zext_ln63" fromId="17" toId="23">
</dataflow>
<dataflow id="109" from="zext_ln63" to="mul_ln63" fromId="23" toId="24">
</dataflow>
<dataflow id="111" from="StgValue_110" to="mul_ln63" fromId="110" toId="24">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln29" fromId="112" toId="25">
</dataflow>
<dataflow id="114" from="i_1" to="store_ln29" fromId="16" toId="25">
</dataflow>
<dataflow id="116" from="StgValue_115" to="store_ln0" fromId="115" toId="26">
</dataflow>
<dataflow id="117" from="phi_mul" to="store_ln0" fromId="15" toId="26">
</dataflow>
<dataflow id="119" from="nn_fpga_top_Pipeline_VITIS_LOOP_63_1" to="call_ln63" fromId="118" toId="27">
</dataflow>
<dataflow id="120" from="mul_ln63" to="call_ln63" fromId="24" toId="27">
</dataflow>
<dataflow id="121" from="image" to="call_ln63" fromId="21" toId="27">
</dataflow>
<dataflow id="122" from="test_images" to="call_ln63" fromId="88" toId="27">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln86" fromId="123" toId="28">
</dataflow>
<dataflow id="126" from="empty" to="spectopmodule_ln86" fromId="125" toId="28">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecInterface" to="specinterface_ln86" fromId="127" toId="29">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="132" from="empty_5" to="specinterface_ln86" fromId="131" toId="29">
</dataflow>
<dataflow id="133" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="134" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="136" from="empty_6" to="specinterface_ln86" fromId="135" toId="29">
</dataflow>
<dataflow id="137" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="138" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="139" from="empty_6" to="specinterface_ln86" fromId="135" toId="29">
</dataflow>
<dataflow id="140" from="empty_6" to="specinterface_ln86" fromId="135" toId="29">
</dataflow>
<dataflow id="141" from="empty_6" to="specinterface_ln86" fromId="135" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="143" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="144" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="145" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="146" from="empty_6" to="specinterface_ln86" fromId="135" toId="29">
</dataflow>
<dataflow id="147" from="empty_6" to="specinterface_ln86" fromId="135" toId="29">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln86" fromId="148" toId="29">
</dataflow>
<dataflow id="150" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="151" from="StgValue_129" to="specinterface_ln86" fromId="129" toId="29">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="152" toId="30">
</dataflow>
<dataflow id="154" from="image_idx" to="specbitsmap_ln0" fromId="86" toId="30">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="31">
</dataflow>
<dataflow id="156" from="image_idx" to="specinterface_ln0" fromId="86" toId="31">
</dataflow>
<dataflow id="158" from="empty_1" to="specinterface_ln0" fromId="157" toId="31">
</dataflow>
<dataflow id="159" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="31">
</dataflow>
<dataflow id="160" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="31">
</dataflow>
<dataflow id="161" from="empty_6" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="162" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="31">
</dataflow>
<dataflow id="163" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="31">
</dataflow>
<dataflow id="164" from="empty_6" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="165" from="empty_6" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="166" from="empty_6" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="167" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="31">
</dataflow>
<dataflow id="168" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="31">
</dataflow>
<dataflow id="169" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="31">
</dataflow>
<dataflow id="170" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="31">
</dataflow>
<dataflow id="171" from="empty_6" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="172" from="empty_6" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="173" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="31">
</dataflow>
<dataflow id="174" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="31">
</dataflow>
<dataflow id="175" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="31">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="152" toId="32">
</dataflow>
<dataflow id="177" from="led_out" to="specbitsmap_ln0" fromId="87" toId="32">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="33">
</dataflow>
<dataflow id="179" from="led_out" to="specinterface_ln0" fromId="87" toId="33">
</dataflow>
<dataflow id="180" from="empty_1" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="181" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="33">
</dataflow>
<dataflow id="182" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="33">
</dataflow>
<dataflow id="183" from="empty_6" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="184" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="185" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="186" from="empty_6" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="187" from="empty_6" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="188" from="empty_6" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="189" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="190" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="191" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="192" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="193" from="empty_6" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="194" from="empty_6" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="195" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="33">
</dataflow>
<dataflow id="196" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="197" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="198" from="nn_fpga_top_Pipeline_VITIS_LOOP_63_1" to="call_ln63" fromId="118" toId="34">
</dataflow>
<dataflow id="199" from="mul_ln63" to="call_ln63" fromId="24" toId="34">
</dataflow>
<dataflow id="200" from="image" to="call_ln63" fromId="21" toId="34">
</dataflow>
<dataflow id="201" from="test_images" to="call_ln63" fromId="88" toId="34">
</dataflow>
<dataflow id="202" from="phi_mul" to="phi_mul_load" fromId="15" toId="36">
</dataflow>
<dataflow id="203" from="i_1" to="i" fromId="16" toId="37">
</dataflow>
<dataflow id="204" from="phi_mul_load" to="add_ln29_1" fromId="36" toId="38">
</dataflow>
<dataflow id="206" from="StgValue_205" to="add_ln29_1" fromId="205" toId="38">
</dataflow>
<dataflow id="207" from="i" to="icmp_ln29" fromId="37" toId="39">
</dataflow>
<dataflow id="209" from="StgValue_208" to="icmp_ln29" fromId="208" toId="39">
</dataflow>
<dataflow id="210" from="i" to="add_ln29" fromId="37" toId="40">
</dataflow>
<dataflow id="212" from="StgValue_211" to="add_ln29" fromId="211" toId="40">
</dataflow>
<dataflow id="213" from="icmp_ln29" to="br_ln29" fromId="39" toId="41">
</dataflow>
<dataflow id="214" from="add_ln29" to="store_ln29" fromId="40" toId="42">
</dataflow>
<dataflow id="215" from="i_1" to="store_ln29" fromId="16" toId="42">
</dataflow>
<dataflow id="216" from="add_ln29_1" to="store_ln29" fromId="38" toId="43">
</dataflow>
<dataflow id="217" from="phi_mul" to="store_ln29" fromId="15" toId="43">
</dataflow>
<dataflow id="219" from="nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2" to="call_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="220" from="h1" to="call_ln0" fromId="22" toId="44">
</dataflow>
<dataflow id="221" from="output" to="call_ln0" fromId="20" toId="44">
</dataflow>
<dataflow id="222" from="W2" to="call_ln0" fromId="89" toId="44">
</dataflow>
<dataflow id="223" from="B2" to="call_ln0" fromId="90" toId="44">
</dataflow>
<dataflow id="224" from="i" to="zext_ln29" fromId="37" toId="45">
</dataflow>
<dataflow id="226" from="nn_fpga_top_Pipeline_VITIS_LOOP_32_2" to="call_ln29" fromId="225" toId="46">
</dataflow>
<dataflow id="227" from="phi_mul_load" to="call_ln29" fromId="36" toId="46">
</dataflow>
<dataflow id="228" from="image" to="call_ln29" fromId="21" toId="46">
</dataflow>
<dataflow id="229" from="acc_1_loc" to="call_ln29" fromId="19" toId="46">
</dataflow>
<dataflow id="230" from="W1" to="call_ln29" fromId="91" toId="46">
</dataflow>
<dataflow id="231" from="B1" to="B1_addr" fromId="92" toId="47">
</dataflow>
<dataflow id="233" from="StgValue_232" to="B1_addr" fromId="232" toId="47">
</dataflow>
<dataflow id="234" from="zext_ln29" to="B1_addr" fromId="45" toId="47">
</dataflow>
<dataflow id="235" from="B1_addr" to="B1_load" fromId="47" toId="48">
</dataflow>
<dataflow id="236" from="nn_fpga_top_Pipeline_VITIS_LOOP_32_2" to="call_ln29" fromId="225" toId="49">
</dataflow>
<dataflow id="237" from="phi_mul_load" to="call_ln29" fromId="36" toId="49">
</dataflow>
<dataflow id="238" from="image" to="call_ln29" fromId="21" toId="49">
</dataflow>
<dataflow id="239" from="acc_1_loc" to="call_ln29" fromId="19" toId="49">
</dataflow>
<dataflow id="240" from="W1" to="call_ln29" fromId="91" toId="49">
</dataflow>
<dataflow id="241" from="B1_addr" to="B1_load" fromId="47" toId="50">
</dataflow>
<dataflow id="242" from="acc_1_loc" to="acc_1_loc_load" fromId="19" toId="51">
</dataflow>
<dataflow id="243" from="B1_load" to="sext_ln36" fromId="50" toId="52">
</dataflow>
<dataflow id="244" from="sext_ln36" to="acc" fromId="52" toId="53">
</dataflow>
<dataflow id="245" from="acc_1_loc_load" to="acc" fromId="51" toId="53">
</dataflow>
<dataflow id="247" from="my_tanh" to="ref_tmp12_i_i" fromId="246" toId="54">
</dataflow>
<dataflow id="248" from="acc" to="ref_tmp12_i_i" fromId="53" toId="54">
</dataflow>
<dataflow id="249" from="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array" to="ref_tmp12_i_i" fromId="93" toId="54">
</dataflow>
<dataflow id="250" from="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" to="ref_tmp12_i_i" fromId="94" toId="54">
</dataflow>
<dataflow id="251" from="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" to="ref_tmp12_i_i" fromId="95" toId="54">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln29" fromId="252" toId="55">
</dataflow>
<dataflow id="255" from="StgValue_254" to="speclooptripcount_ln29" fromId="254" toId="55">
</dataflow>
<dataflow id="256" from="StgValue_254" to="speclooptripcount_ln29" fromId="254" toId="55">
</dataflow>
<dataflow id="257" from="StgValue_254" to="speclooptripcount_ln29" fromId="254" toId="55">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="258" toId="56">
</dataflow>
<dataflow id="261" from="empty_3" to="specloopname_ln29" fromId="260" toId="56">
</dataflow>
<dataflow id="262" from="my_tanh" to="ref_tmp12_i_i" fromId="246" toId="57">
</dataflow>
<dataflow id="263" from="acc" to="ref_tmp12_i_i" fromId="53" toId="57">
</dataflow>
<dataflow id="264" from="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array" to="ref_tmp12_i_i" fromId="93" toId="57">
</dataflow>
<dataflow id="265" from="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" to="ref_tmp12_i_i" fromId="94" toId="57">
</dataflow>
<dataflow id="266" from="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" to="ref_tmp12_i_i" fromId="95" toId="57">
</dataflow>
<dataflow id="267" from="h1" to="h1_addr" fromId="22" toId="58">
</dataflow>
<dataflow id="268" from="StgValue_232" to="h1_addr" fromId="232" toId="58">
</dataflow>
<dataflow id="269" from="zext_ln29" to="h1_addr" fromId="45" toId="58">
</dataflow>
<dataflow id="270" from="ref_tmp12_i_i" to="store_ln40" fromId="57" toId="59">
</dataflow>
<dataflow id="271" from="h1_addr" to="store_ln40" fromId="58" toId="59">
</dataflow>
<dataflow id="272" from="nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2" to="call_ln0" fromId="218" toId="61">
</dataflow>
<dataflow id="273" from="h1" to="call_ln0" fromId="22" toId="61">
</dataflow>
<dataflow id="274" from="output" to="call_ln0" fromId="20" toId="61">
</dataflow>
<dataflow id="275" from="W2" to="call_ln0" fromId="89" toId="61">
</dataflow>
<dataflow id="276" from="B2" to="call_ln0" fromId="90" toId="61">
</dataflow>
<dataflow id="277" from="output" to="out" fromId="20" toId="62">
</dataflow>
<dataflow id="278" from="StgValue_232" to="out" fromId="232" toId="62">
</dataflow>
<dataflow id="279" from="StgValue_232" to="out" fromId="232" toId="62">
</dataflow>
<dataflow id="280" from="out" to="max_val" fromId="62" toId="63">
</dataflow>
<dataflow id="281" from="out" to="max_val" fromId="62" toId="64">
</dataflow>
<dataflow id="283" from="nn_fpga_top_Pipeline_VITIS_LOOP_77_2" to="call_ln76" fromId="282" toId="65">
</dataflow>
<dataflow id="284" from="max_val" to="call_ln76" fromId="64" toId="65">
</dataflow>
<dataflow id="285" from="output" to="call_ln76" fromId="20" toId="65">
</dataflow>
<dataflow id="286" from="max_idx_loc" to="call_ln76" fromId="18" toId="65">
</dataflow>
<dataflow id="287" from="nn_fpga_top_Pipeline_VITIS_LOOP_77_2" to="call_ln76" fromId="282" toId="66">
</dataflow>
<dataflow id="288" from="max_val" to="call_ln76" fromId="64" toId="66">
</dataflow>
<dataflow id="289" from="output" to="call_ln76" fromId="20" toId="66">
</dataflow>
<dataflow id="290" from="max_idx_loc" to="call_ln76" fromId="18" toId="66">
</dataflow>
<dataflow id="291" from="max_idx_loc" to="max_idx_loc_load" fromId="18" toId="67">
</dataflow>
<dataflow id="293" from="_ssdm_op_Write.ap_none.i4P0A" to="write_ln96" fromId="292" toId="68">
</dataflow>
<dataflow id="294" from="led_out" to="write_ln96" fromId="87" toId="68">
</dataflow>
<dataflow id="295" from="max_idx_loc_load" to="write_ln96" fromId="67" toId="68">
</dataflow>
<dataflow id="296" from="icmp_ln29" to="StgValue_4" fromId="39" toId="4">
</dataflow>
</dataflows>


</stg>
