# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = work

# Define path to each design unit
WORK__top__struc = $(LIB_WORK)/top/struc.dat
WORK__top = $(LIB_WORK)/top/_primary.dat
WORK__tb_top__sim = $(LIB_WORK)/tb_top/sim.dat
WORK__tb_top = $(LIB_WORK)/tb_top/_primary.dat
WORK__prelayout = $(LIB_WORK)/prelayout/_primary.dat
WORK__postlayout = $(LIB_WORK)/postlayout/_primary.dat
WORK__lcd_fifo__beh = $(LIB_WORK)/lcd_fifo/beh.dat
WORK__lcd_fifo = $(LIB_WORK)/lcd_fifo/_primary.dat
WORK__lcd_display__rtl = $(LIB_WORK)/lcd_display/rtl.dat
WORK__lcd_display = $(LIB_WORK)/lcd_display/_primary.dat
WORK__lcd_core__rtl = $(LIB_WORK)/lcd_core/rtl.dat
WORK__lcd_core = $(LIB_WORK)/lcd_core/_primary.dat
WORK__comp_pack = $(LIB_WORK)/comp_pack/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__top__struc) \
    $(WORK__top) \
    $(WORK__tb_top__sim) \
    $(WORK__tb_top) \
    $(WORK__prelayout) \
    $(WORK__postlayout) \
    $(WORK__lcd_fifo__beh) \
    $(WORK__lcd_fifo) \
    $(WORK__lcd_display__rtl) \
    $(WORK__lcd_display) \
    $(WORK__lcd_core__rtl) \
    $(WORK__lcd_core) \
    $(WORK__comp_pack)

$(WORK__comp_pack) : ../vhd/comp_pack.vhd
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../vhd/comp_pack.vhd

$(WORK__lcd_core) : ../vhd/lcd_core_.vhd
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../vhd/lcd_core_.vhd

$(WORK__lcd_core__rtl) : ../vhd/lcd_core_rtl.vhd \
		$(WORK__lcd_core) \
		$(WORK__comp_pack)
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../vhd/lcd_core_rtl.vhd

$(WORK__lcd_display) : ../vhd/lcd_display_.vhd
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../vhd/lcd_display_.vhd

$(WORK__lcd_display__rtl) : ../vhd/lcd_display_rtl.vhd \
		$(WORK__lcd_display)
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../vhd/lcd_display_rtl.vhd

$(WORK__lcd_fifo) : ../vhd/lcd_fifo_.vhd
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../vhd/lcd_fifo_.vhd

$(WORK__lcd_fifo__beh) : ../vhd/lcd_fifo_rtl.vhd \
		$(WORK__lcd_fifo) \
		$(WORK__comp_pack)
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../vhd/lcd_fifo_rtl.vhd

$(WORK__postlayout) \
$(WORK__prelayout) : ../sim/tb_top_cfg.vhd \
		$(WORK__top) \
		$(WORK__comp_pack) \
		$(WORK__tb_top__sim) \
		$(WORK__tb_top)
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../sim/tb_top_cfg.vhd

$(WORK__tb_top) \
$(WORK__tb_top__sim) : ../sim/tb_top.vhd \
		$(WORK__comp_pack)
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../sim/tb_top.vhd

$(WORK__top) : ../vhd/top_.vhd
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../vhd/top_.vhd

$(WORK__top__struc) : ../vhd/top_struc.vhd \
		$(WORK__top) \
		$(WORK__comp_pack)
	$(VCOM) -work ./work -nologo -quiet \
		 -93 ../vhd/top_struc.vhd

