Loading plugins phase: Elapsed time ==> 0s.514ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.214ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.107ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC5_SPI_Master_DSP.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP.cyprj -dcpsoc3 PSoC5_SPI_Master_DSP.v -verilog
======================================================================

======================================================================
Compiling:  PSoC5_SPI_Master_DSP.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP.cyprj -dcpsoc3 PSoC5_SPI_Master_DSP.v -verilog
======================================================================

======================================================================
Compiling:  PSoC5_SPI_Master_DSP.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP.cyprj -dcpsoc3 -verilog PSoC5_SPI_Master_DSP.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jul 12 22:54:27 2016


======================================================================
Compiling:  PSoC5_SPI_Master_DSP.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC5_SPI_Master_DSP.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jul 12 22:54:27 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC5_SPI_Master_DSP.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 387, col 104):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 389, col 118):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 391, col 105):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 39):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 66):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC5_SPI_Master_DSP.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP.cyprj -dcpsoc3 -verilog PSoC5_SPI_Master_DSP.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jul 12 22:54:27 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\codegentemp\PSoC5_SPI_Master_DSP.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\codegentemp\PSoC5_SPI_Master_DSP.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC5_SPI_Master_DSP.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP.cyprj -dcpsoc3 -verilog PSoC5_SPI_Master_DSP.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jul 12 22:54:28 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\codegentemp\PSoC5_SPI_Master_DSP.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\codegentemp\PSoC5_SPI_Master_DSP.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\
	Net_407
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	\I2S_1:bI2S:dyn_data_width_1\
	\I2S_1:bI2S:dyn_data_width_0\
	\I2S_1:bI2S:rx_lch_active\
	\I2S_1:bI2S:rx_rch_active\
	\I2S_1:bI2S:rx_stereo_data\
	\I2S_1:bI2S:rx_lch_load_3\
	\I2S_1:bI2S:rx_lch_load_2\
	\I2S_1:bI2S:rx_lch_load_1\
	\I2S_1:bI2S:rx_lch_load_0\
	\I2S_1:bI2S:rx_rch_load_3\
	\I2S_1:bI2S:rx_rch_load_2\
	\I2S_1:bI2S:rx_rch_load_1\
	\I2S_1:bI2S:rx_rch_load_0\
	Net_718
	\I2S_1:tx_drq1_0\
	\I2S_1:bI2S:MODULE_1:g2:a0:lta_0\
	\I2S_1:bI2S:MODULE_2:g2:a0:gta_0\
	\I2S_1:rx_line_4\
	\I2S_1:rx_line_3\
	\I2S_1:rx_line_2\
	\I2S_1:rx_line_1\
	\I2S_1:rx_line_0\
	\I2S_1:sdo_4\
	\I2S_1:sdo_3\
	\I2S_1:sdo_2\
	\I2S_1:sdo_1\
	\I2S_1:rx_dma0_4\
	\I2S_1:rx_dma0_3\
	\I2S_1:rx_dma0_2\
	\I2S_1:rx_dma0_1\
	Net_714_0
	\I2S_1:rx_dma1_4\
	\I2S_1:rx_dma1_3\
	\I2S_1:rx_dma1_2\
	\I2S_1:rx_dma1_1\
	Net_715_0
	\I2S_1:tx_dma0_4\
	\I2S_1:tx_dma0_3\
	\I2S_1:tx_dma0_2\
	\I2S_1:tx_dma0_1\
	\I2S_1:tx_dma1_4\
	\I2S_1:tx_dma1_3\
	\I2S_1:tx_dma1_2\
	\I2S_1:tx_dma1_1\
	Net_716_0
	\I2S_1:clip_4\
	\I2S_1:clip_3\
	\I2S_1:clip_2\
	\I2S_1:clip_1\
	Net_719_0
	\SPIS:BSPIS:dpMISO_fifo_not_empty\
	\SPIS:BSPIS:control_7\
	\SPIS:BSPIS:control_6\
	\SPIS:BSPIS:control_5\
	\SPIS:BSPIS:control_4\
	\SPIS:BSPIS:control_3\
	\SPIS:BSPIS:control_2\
	\SPIS:BSPIS:control_1\
	\SPIS:BSPIS:control_0\
	\SPIS:Net_182\
	\SPIS:BSPIS:dpcounter_zero\
	Net_746
	\Timeout_timer:Net_260\
	Net_875
	\Timeout_timer:Net_53\
	\Timeout_timer:TimerUDB:ctrl_ten\
	\Timeout_timer:TimerUDB:ctrl_cmode_0\
	\Timeout_timer:TimerUDB:ctrl_tmode_1\
	\Timeout_timer:TimerUDB:ctrl_tmode_0\
	\Timeout_timer:TimerUDB:ctrl_ic_1\
	\Timeout_timer:TimerUDB:ctrl_ic_0\
	Net_874
	\Timeout_timer:Net_102\
	\Timeout_timer:Net_266\


Deleted 107 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPIM:BSPIM:pol_supprt\ to one
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_5\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIM:BSPIM:rx_status_3\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIM:BSPIM:rx_status_2\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIM:BSPIM:rx_status_1\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIM:BSPIM:rx_status_0\ to \SPIM:BSPIM:tx_status_6\
Aliasing zero to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIM:Net_289\ to \SPIM:BSPIM:tx_status_6\
Aliasing tmpOE__SCLK_net_0 to one
Aliasing \USBFS:tmpOE__Dm_net_0\ to one
Aliasing \USBFS:tmpOE__Dp_net_0\ to one
Aliasing tmpOE__SS_net_0 to one
Aliasing tmpOE__MISO_net_0 to one
Aliasing tmpOE__MOSI_net_0 to one
Aliasing tmpOE__DSP_reset_net_0 to one
Aliasing tmpOE__GND_net_0 to one
Aliasing Net_516 to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:tx_lch_active\ to one
Aliasing \I2S_1:bI2S:tx_rch_active\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:data_width_8\ to one
Aliasing \I2S_1:bI2S:data_width_16\ to one
Aliasing \I2S_1:bI2S:data_width_24\ to one
Aliasing \I2S_1:bI2S:data_width_32\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:Tx:STS[0]:status_2\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:Tx:STS[0]:status_5\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:Tx:STS[0]:status_4\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:Tx:STS[0]:status_3\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:tx_drq0_0\ to \I2S_1:bI2S:Tx:STS[0]:status_1\
Aliasing \I2S_1:bI2S:MODULE_1:g2:a0:newa_5\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:MODULE_1:g2:a0:newb_5\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:MODULE_1:g2:a0:newb_4\ to one
Aliasing \I2S_1:bI2S:MODULE_1:g2:a0:newb_3\ to one
Aliasing \I2S_1:bI2S:MODULE_1:g2:a0:newb_2\ to one
Aliasing \I2S_1:bI2S:MODULE_1:g2:a0:newb_1\ to one
Aliasing \I2S_1:bI2S:MODULE_1:g2:a0:newb_0\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:MODULE_2:g2:a0:newa_5\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:MODIN2_5\ to \I2S_1:bI2S:MODIN1_5\
Aliasing \I2S_1:bI2S:MODIN2_4\ to \I2S_1:bI2S:MODIN1_4\
Aliasing \I2S_1:bI2S:MODIN2_3\ to \I2S_1:bI2S:MODIN1_3\
Aliasing \I2S_1:bI2S:MODIN2_2\ to \I2S_1:bI2S:MODIN1_2\
Aliasing \I2S_1:bI2S:MODIN2_1\ to \I2S_1:bI2S:MODIN1_1\
Aliasing \I2S_1:bI2S:MODULE_2:g2:a0:newb_5\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:MODULE_2:g2:a0:newb_4\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:MODULE_2:g2:a0:newb_3\ to \SPIM:BSPIM:tx_status_6\
Aliasing \I2S_1:bI2S:MODULE_2:g2:a0:newb_2\ to one
Aliasing \I2S_1:bI2S:MODULE_2:g2:a0:newb_1\ to one
Aliasing \I2S_1:bI2S:MODULE_2:g2:a0:newb_0\ to one
Aliasing tmpOE__I2S_SDATA_OUT_net_0 to one
Aliasing tmpOE__I2S_BLCLK_net_0 to one
Aliasing tmpOE__I2S_LRCLK_net_0 to one
Aliasing tmpOE__MISO_S_net_0 to one
Aliasing tmpOE__MOSI_S_net_0 to one
Aliasing tmpOE__SCLK_S_net_0 to one
Aliasing Net_569 to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIS:BSPIS:tx_status_5\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIS:BSPIS:tx_status_4\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIS:BSPIS:tx_status_3\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIS:BSPIS:rx_status_2\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIS:BSPIS:rx_status_1\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIS:BSPIS:rx_status_0\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIS:BSPIS:sR8:Dp:cs_addr_1\ to \SPIM:BSPIM:tx_status_6\
Aliasing tmpOE__SS_S_net_0 to one
Aliasing tmpOE__LED_net_0 to one
Aliasing Net_12 to \SPIM:BSPIM:tx_status_6\
Aliasing \Timeout_timer:TimerUDB:ctrl_cmode_1\ to \SPIM:BSPIM:tx_status_6\
Aliasing \Timeout_timer:TimerUDB:trigger_enable\ to one
Aliasing \Timeout_timer:TimerUDB:status_6\ to \SPIM:BSPIM:tx_status_6\
Aliasing \Timeout_timer:TimerUDB:status_5\ to \SPIM:BSPIM:tx_status_6\
Aliasing \Timeout_timer:TimerUDB:status_4\ to \SPIM:BSPIM:tx_status_6\
Aliasing \Timeout_timer:TimerUDB:status_0\ to \Timeout_timer:TimerUDB:tc_i\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to \SPIM:BSPIM:tx_status_6\
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:ld_ident\\D\ to \SPIM:BSPIM:tx_status_6\
Aliasing \Timeout_timer:TimerUDB:capture_last\\D\ to \SPIM:BSPIM:tx_status_6\
Aliasing \Timeout_timer:TimerUDB:hwEnable_reg\\D\ to \Timeout_timer:TimerUDB:run_mode\
Aliasing \Timeout_timer:TimerUDB:capture_out_reg_i\\D\ to \Timeout_timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \SPIM:Net_276\[0] = Net_340[1]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[5] = \SPIM:BSPIM:dpcounter_one\[6]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[7] = one[3]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[8] = \SPIM:Net_244\[9]
Removing Lhs of wire \SPIM:Net_244\[9] = Net_419[103]
Removing Rhs of wire Net_337[13] = \SPIM:BSPIM:mosi_reg\[14]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[36] = \SPIM:BSPIM:dpMOSI_fifo_empty\[37]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[38] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[39]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[40] = \SPIM:BSPIM:load_rx_data\[5]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[42] = \SPIM:BSPIM:dpMISO_fifo_full\[43]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[44] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[45]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[48] = \SPIM:BSPIM:tx_status_6\[47]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[49] = \SPIM:BSPIM:tx_status_6\[47]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[50] = \SPIM:BSPIM:tx_status_6\[47]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[51] = \SPIM:BSPIM:tx_status_6\[47]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[52] = \SPIM:BSPIM:tx_status_6\[47]
Removing Rhs of wire \SPIM:Net_273\[63] = \SPIM:BSPIM:tx_status_6\[47]
Removing Rhs of wire zero[67] = \SPIM:Net_273\[63]
Removing Lhs of wire \SPIM:Net_289\[105] = zero[67]
Removing Lhs of wire tmpOE__SCLK_net_0[108] = one[3]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[117] = one[3]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[124] = one[3]
Removing Lhs of wire tmpOE__SS_net_0[174] = one[3]
Removing Lhs of wire tmpOE__MISO_net_0[180] = one[3]
Removing Lhs of wire tmpOE__MOSI_net_0[185] = one[3]
Removing Lhs of wire tmpOE__DSP_reset_net_0[191] = one[3]
Removing Lhs of wire tmpOE__GND_net_0[197] = one[3]
Removing Lhs of wire Net_516[198] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:ctrl_2\[215] = \I2S_1:bI2S:ctrl_reg_out_2\[212]
Removing Lhs of wire \I2S_1:bI2S:enable\[218] = \I2S_1:bI2S:ctrl_reg_out_2\[212]
Removing Rhs of wire Net_519[229] = \I2S_1:bI2S:count_0\[227]
Removing Rhs of wire Net_520[230] = \I2S_1:bI2S:channel\[228]
Removing Lhs of wire \I2S_1:bI2S:tx_lch_active\[231] = one[3]
Removing Lhs of wire \I2S_1:bI2S:tx_rch_active\[232] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:data_width_8\[237] = one[3]
Removing Lhs of wire \I2S_1:bI2S:data_width_16\[238] = one[3]
Removing Lhs of wire \I2S_1:bI2S:data_width_24\[239] = one[3]
Removing Lhs of wire \I2S_1:bI2S:data_width_32\[240] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:tx_lch_load_2\[242] = one[3]
Removing Lhs of wire \I2S_1:bI2S:tx_lch_load_1\[243] = one[3]
Removing Lhs of wire \I2S_1:bI2S:tx_lch_load_0\[244] = one[3]
Removing Lhs of wire \I2S_1:bI2S:tx_rch_load_3\[245] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:ctrl_0\[260] = \I2S_1:bI2S:ctrl_reg_out_0\[214]
Removing Lhs of wire \I2S_1:bI2S:tx_swap_done\[269] = \I2S_1:bI2S:tx_swap_done_reg\[264]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_0\[270] = \I2S_1:bI2S:tx_underflow_0\[262]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_1\[271] = \I2S_1:bI2S:tx_f0_n_full_0\[272]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_2\[273] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_5\[274] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_4\[275] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_3\[276] = zero[67]
Removing Rhs of wire \I2S_1:tx_drq0_0\[282] = \I2S_1:bI2S:tx_f0_n_full_0\[272]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newa_5\[316] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newa_4\[317] = \I2S_1:bI2S:MODIN1_5\[318]
Removing Lhs of wire \I2S_1:bI2S:MODIN1_5\[318] = \I2S_1:bI2S:count_5\[222]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newa_3\[319] = \I2S_1:bI2S:MODIN1_4\[320]
Removing Lhs of wire \I2S_1:bI2S:MODIN1_4\[320] = \I2S_1:bI2S:count_4\[223]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newa_2\[321] = \I2S_1:bI2S:MODIN1_3\[322]
Removing Lhs of wire \I2S_1:bI2S:MODIN1_3\[322] = \I2S_1:bI2S:count_3\[224]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newa_1\[323] = \I2S_1:bI2S:MODIN1_2\[324]
Removing Lhs of wire \I2S_1:bI2S:MODIN1_2\[324] = \I2S_1:bI2S:count_2\[225]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newa_0\[325] = \I2S_1:bI2S:MODIN1_1\[326]
Removing Lhs of wire \I2S_1:bI2S:MODIN1_1\[326] = \I2S_1:bI2S:count_1\[226]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newb_5\[327] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newb_4\[328] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newb_3\[329] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newb_2\[330] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newb_1\[331] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:newb_0\[332] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:dataa_5\[333] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:dataa_4\[334] = \I2S_1:bI2S:count_5\[222]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:dataa_3\[335] = \I2S_1:bI2S:count_4\[223]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:dataa_2\[336] = \I2S_1:bI2S:count_3\[224]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:dataa_1\[337] = \I2S_1:bI2S:count_2\[225]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:dataa_0\[338] = \I2S_1:bI2S:count_1\[226]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:datab_5\[339] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:datab_4\[340] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:datab_3\[341] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:datab_2\[342] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:datab_1\[343] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_1:g2:a0:datab_0\[344] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newa_5\[357] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newa_4\[358] = \I2S_1:bI2S:count_5\[222]
Removing Lhs of wire \I2S_1:bI2S:MODIN2_5\[359] = \I2S_1:bI2S:count_5\[222]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newa_3\[360] = \I2S_1:bI2S:count_4\[223]
Removing Lhs of wire \I2S_1:bI2S:MODIN2_4\[361] = \I2S_1:bI2S:count_4\[223]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newa_2\[362] = \I2S_1:bI2S:count_3\[224]
Removing Lhs of wire \I2S_1:bI2S:MODIN2_3\[363] = \I2S_1:bI2S:count_3\[224]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newa_1\[364] = \I2S_1:bI2S:count_2\[225]
Removing Lhs of wire \I2S_1:bI2S:MODIN2_2\[365] = \I2S_1:bI2S:count_2\[225]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newa_0\[366] = \I2S_1:bI2S:count_1\[226]
Removing Lhs of wire \I2S_1:bI2S:MODIN2_1\[367] = \I2S_1:bI2S:count_1\[226]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newb_5\[368] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newb_4\[369] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newb_3\[370] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newb_2\[371] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newb_1\[372] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:newb_0\[373] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:dataa_5\[374] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:dataa_4\[375] = \I2S_1:bI2S:count_5\[222]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:dataa_3\[376] = \I2S_1:bI2S:count_4\[223]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:dataa_2\[377] = \I2S_1:bI2S:count_3\[224]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:dataa_1\[378] = \I2S_1:bI2S:count_2\[225]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:dataa_0\[379] = \I2S_1:bI2S:count_1\[226]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:datab_5\[380] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:datab_4\[381] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:datab_3\[382] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:datab_2\[383] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:datab_1\[384] = one[3]
Removing Lhs of wire \I2S_1:bI2S:MODULE_2:g2:a0:datab_0\[385] = one[3]
Removing Rhs of wire Net_521_0[411] = \I2S_1:tx_line_0\[285]
Removing Rhs of wire Net_561_0[440] = \I2S_1:tx_drq0_0\[282]
Removing Lhs of wire tmpOE__I2S_SDATA_OUT_net_0[461] = one[3]
Removing Lhs of wire tmpOE__I2S_BLCLK_net_0[467] = one[3]
Removing Lhs of wire tmpOE__I2S_LRCLK_net_0[473] = one[3]
Removing Lhs of wire tmpOE__MISO_S_net_0[480] = one[3]
Removing Lhs of wire tmpOE__MOSI_S_net_0[487] = one[3]
Removing Lhs of wire tmpOE__SCLK_S_net_0[493] = one[3]
Removing Lhs of wire Net_569[499] = zero[67]
Removing Rhs of wire \SPIS:BSPIS:tx_load\[502] = \SPIS:BSPIS:load\[503]
Removing Rhs of wire \SPIS:BSPIS:tx_load\[502] = \SPIS:BSPIS:dpcounter_one\[520]
Removing Lhs of wire \SPIS:BSPIS:prc_clk_src\[510] = Net_731[494]
Removing Lhs of wire \SPIS:Net_81\[513] = Net_573[603]
Removing Lhs of wire \SPIS:BSPIS:tx_status_2\[532] = \SPIS:BSPIS:miso_tx_empty_reg_fin\[523]
Removing Rhs of wire \SPIS:BSPIS:tx_status_1\[533] = \SPIS:BSPIS:dpMISO_fifo_not_full\[534]
Removing Lhs of wire \SPIS:BSPIS:tx_status_6\[535] = \SPIS:BSPIS:byte_complete\[504]
Removing Lhs of wire \SPIS:BSPIS:rx_status_3\[538] = \SPIS:BSPIS:dpMOSI_fifo_not_empty\[537]
Removing Lhs of wire \SPIS:BSPIS:rx_status_5\[539] = \SPIS:BSPIS:rx_buf_overrun\[507]
Removing Lhs of wire \SPIS:BSPIS:rx_status_6\[540] = \SPIS:BSPIS:dpMOSI_fifo_full_reg\[528]
Removing Lhs of wire \SPIS:BSPIS:tx_status_5\[541] = zero[67]
Removing Lhs of wire \SPIS:BSPIS:tx_status_4\[542] = zero[67]
Removing Lhs of wire \SPIS:BSPIS:tx_status_3\[543] = zero[67]
Removing Lhs of wire \SPIS:BSPIS:rx_status_2\[544] = zero[67]
Removing Lhs of wire \SPIS:BSPIS:rx_status_1\[545] = zero[67]
Removing Lhs of wire \SPIS:BSPIS:rx_status_0\[546] = zero[67]
Removing Lhs of wire \SPIS:BSPIS:mosi_fin\[547] = \SPIS:Net_75\[548]
Removing Lhs of wire \SPIS:Net_75\[548] = Net_730[488]
Removing Lhs of wire \SPIS:BSPIS:sR8:Dp:cs_addr_1\[574] = zero[67]
Removing Lhs of wire tmpOE__SS_S_net_0[606] = one[3]
Removing Lhs of wire tmpOE__LED_net_0[612] = one[3]
Removing Lhs of wire Net_12[623] = zero[67]
Removing Rhs of wire Net_820[625] = \Timeout_timer:Net_55\[626]
Removing Lhs of wire \Timeout_timer:TimerUDB:ctrl_enable\[642] = \Timeout_timer:TimerUDB:control_7\[634]
Removing Lhs of wire \Timeout_timer:TimerUDB:ctrl_cmode_1\[644] = zero[67]
Removing Rhs of wire \Timeout_timer:TimerUDB:timer_enable\[653] = \Timeout_timer:TimerUDB:runmode_enable\[665]
Removing Rhs of wire \Timeout_timer:TimerUDB:run_mode\[654] = \Timeout_timer:TimerUDB:hwEnable\[655]
Removing Lhs of wire \Timeout_timer:TimerUDB:run_mode\[654] = \Timeout_timer:TimerUDB:control_7\[634]
Removing Lhs of wire \Timeout_timer:TimerUDB:trigger_enable\[657] = one[3]
Removing Lhs of wire \Timeout_timer:TimerUDB:tc_i\[659] = \Timeout_timer:TimerUDB:status_tc\[656]
Removing Lhs of wire \Timeout_timer:TimerUDB:capt_fifo_load_int\[664] = \Timeout_timer:TimerUDB:capt_fifo_load\[652]
Removing Lhs of wire \Timeout_timer:TimerUDB:status_6\[667] = zero[67]
Removing Lhs of wire \Timeout_timer:TimerUDB:status_5\[668] = zero[67]
Removing Lhs of wire \Timeout_timer:TimerUDB:status_4\[669] = zero[67]
Removing Lhs of wire \Timeout_timer:TimerUDB:status_0\[670] = \Timeout_timer:TimerUDB:status_tc\[656]
Removing Lhs of wire \Timeout_timer:TimerUDB:status_1\[671] = \Timeout_timer:TimerUDB:capt_fifo_load\[652]
Removing Rhs of wire \Timeout_timer:TimerUDB:status_2\[672] = \Timeout_timer:TimerUDB:fifo_full\[673]
Removing Rhs of wire \Timeout_timer:TimerUDB:status_3\[674] = \Timeout_timer:TimerUDB:fifo_nempty\[675]
Removing Lhs of wire \Timeout_timer:TimerUDB:cs_addr_2\[677] = zero[67]
Removing Lhs of wire \Timeout_timer:TimerUDB:cs_addr_1\[678] = \Timeout_timer:TimerUDB:trig_reg\[666]
Removing Lhs of wire \Timeout_timer:TimerUDB:cs_addr_0\[679] = \Timeout_timer:TimerUDB:per_zero\[658]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[713] = zero[67]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[719] = zero[67]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[721] = \SPIM:BSPIM:load_rx_data\[5]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[722] = \SPIM:BSPIM:mosi_from_dp\[20]
Removing Lhs of wire \SPIM:BSPIM:ld_ident\\D\[723] = zero[67]
Removing Lhs of wire \I2S_1:bI2S:tx_int_reg\\D\[735] = \I2S_1:bI2S:tx_int_out_0\[278]
Removing Lhs of wire \SPIS:BSPIS:dpcounter_one_reg\\D\[737] = \SPIS:BSPIS:dpcounter_one_fin\[505]
Removing Lhs of wire \SPIS:BSPIS:mosi_buf_overrun_fin\\D\[738] = \SPIS:BSPIS:mosi_buf_overrun_reg\[508]
Removing Lhs of wire \SPIS:BSPIS:mosi_tmp\\D\[739] = Net_730[488]
Removing Lhs of wire \Timeout_timer:TimerUDB:capture_last\\D\[740] = zero[67]
Removing Lhs of wire \Timeout_timer:TimerUDB:tc_reg_i\\D\[741] = \Timeout_timer:TimerUDB:status_tc\[656]
Removing Lhs of wire \Timeout_timer:TimerUDB:hwEnable_reg\\D\[742] = \Timeout_timer:TimerUDB:control_7\[634]
Removing Lhs of wire \Timeout_timer:TimerUDB:capture_out_reg_i\\D\[743] = \Timeout_timer:TimerUDB:capt_fifo_load\[652]

------------------------------------------------------
Aliased 0 equations, 172 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:tx_stereo_data\' (cost = 0):
\I2S_1:bI2S:tx_stereo_data\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:tx_lch_load_3\' (cost = 0):
\I2S_1:bI2S:tx_lch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:tx_rch_load_2\' (cost = 0):
\I2S_1:bI2S:tx_rch_load_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:tx_rch_load_1\' (cost = 0):
\I2S_1:bI2S:tx_rch_load_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:tx_rch_load_0\' (cost = 0):
\I2S_1:bI2S:tx_rch_load_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:tx_underflow_0\' (cost = 1):
\I2S_1:bI2S:tx_underflow_0\ <= ((not \I2S_1:bI2S:tx_state_2\ and not \I2S_1:bI2S:tx_state_1\ and \I2S_1:bI2S:tx_state_0\ and \I2S_1:bI2S:tx_f0_empty_0\));

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:lta_5\' (cost = 0):
\I2S_1:bI2S:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:gta_5\' (cost = 0):
\I2S_1:bI2S:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:lta_4\' (cost = 0):
\I2S_1:bI2S:MODULE_1:g2:a0:lta_4\ <= (not \I2S_1:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:gta_4\' (cost = 0):
\I2S_1:bI2S:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:lta_3\' (cost = 2):
\I2S_1:bI2S:MODULE_1:g2:a0:lta_3\ <= (not \I2S_1:bI2S:count_4\
	OR not \I2S_1:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:gta_3\' (cost = 0):
\I2S_1:bI2S:MODULE_1:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:lta_2\' (cost = 3):
\I2S_1:bI2S:MODULE_1:g2:a0:lta_2\ <= (not \I2S_1:bI2S:count_3\
	OR not \I2S_1:bI2S:count_4\
	OR not \I2S_1:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:gta_2\' (cost = 0):
\I2S_1:bI2S:MODULE_1:g2:a0:gta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:lta_1\' (cost = 1):
\I2S_1:bI2S:MODULE_1:g2:a0:lta_1\ <= (not \I2S_1:bI2S:count_2\
	OR not \I2S_1:bI2S:count_3\
	OR not \I2S_1:bI2S:count_4\
	OR not \I2S_1:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:gta_1\' (cost = 0):
\I2S_1:bI2S:MODULE_1:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:lta_5\' (cost = 0):
\I2S_1:bI2S:MODULE_2:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:gta_5\' (cost = 0):
\I2S_1:bI2S:MODULE_2:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:lta_4\' (cost = 0):
\I2S_1:bI2S:MODULE_2:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:gta_4\' (cost = 0):
\I2S_1:bI2S:MODULE_2:g2:a0:gta_4\ <= (\I2S_1:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:lta_3\' (cost = 0):
\I2S_1:bI2S:MODULE_2:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:gta_3\' (cost = 3):
\I2S_1:bI2S:MODULE_2:g2:a0:gta_3\ <= (\I2S_1:bI2S:count_4\
	OR \I2S_1:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:lta_2\' (cost = 1):
\I2S_1:bI2S:MODULE_2:g2:a0:lta_2\ <= ((not \I2S_1:bI2S:count_5\ and not \I2S_1:bI2S:count_4\ and not \I2S_1:bI2S:count_3\));

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:gta_2\' (cost = 3):
\I2S_1:bI2S:MODULE_2:g2:a0:gta_2\ <= (\I2S_1:bI2S:count_4\
	OR \I2S_1:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:lta_1\' (cost = 2):
\I2S_1:bI2S:MODULE_2:g2:a0:lta_1\ <= ((not \I2S_1:bI2S:count_5\ and not \I2S_1:bI2S:count_4\ and not \I2S_1:bI2S:count_2\)
	OR (not \I2S_1:bI2S:count_5\ and not \I2S_1:bI2S:count_4\ and not \I2S_1:bI2S:count_3\));

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:gta_1\' (cost = 1):
\I2S_1:bI2S:MODULE_2:g2:a0:gta_1\ <= (\I2S_1:bI2S:count_4\
	OR \I2S_1:bI2S:count_5\);

Note:  Expanding virtual equation for '\SPIS:BSPIS:tx_load\' (cost = 6):
\SPIS:BSPIS:tx_load\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:byte_complete\' (cost = 1):
\SPIS:BSPIS:byte_complete\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\Timeout_timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timeout_timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timeout_timer:TimerUDB:timer_enable\' (cost = 0):
\Timeout_timer:TimerUDB:timer_enable\ <= (\Timeout_timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_1:g2:a0:gta_0\' (cost = 5):
\I2S_1:bI2S:MODULE_1:g2:a0:gta_0\ <= ((\I2S_1:bI2S:count_5\ and \I2S_1:bI2S:count_4\ and \I2S_1:bI2S:count_3\ and \I2S_1:bI2S:count_2\ and \I2S_1:bI2S:count_1\));

Note:  Expanding virtual equation for '\I2S_1:bI2S:MODULE_2:g2:a0:lta_0\' (cost = 3):
\I2S_1:bI2S:MODULE_2:g2:a0:lta_0\ <= ((not \I2S_1:bI2S:count_5\ and not \I2S_1:bI2S:count_4\ and not \I2S_1:bI2S:count_1\)
	OR (not \I2S_1:bI2S:count_5\ and not \I2S_1:bI2S:count_4\ and not \I2S_1:bI2S:count_2\)
	OR (not \I2S_1:bI2S:count_5\ and not \I2S_1:bI2S:count_4\ and not \I2S_1:bI2S:count_3\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2S_1:bI2S:cmp_vv_vv_MODGEN_1\' (cost = 5):
\I2S_1:bI2S:cmp_vv_vv_MODGEN_1\ <= (not \I2S_1:bI2S:count_5\
	OR not \I2S_1:bI2S:count_4\
	OR not \I2S_1:bI2S:count_3\
	OR not \I2S_1:bI2S:count_2\
	OR not \I2S_1:bI2S:count_1\);

Note:  Expanding virtual equation for '\I2S_1:bI2S:cmp_vv_vv_MODGEN_2\' (cost = 15):
\I2S_1:bI2S:cmp_vv_vv_MODGEN_2\ <= ((\I2S_1:bI2S:count_3\ and \I2S_1:bI2S:count_2\ and \I2S_1:bI2S:count_1\)
	OR \I2S_1:bI2S:count_4\
	OR \I2S_1:bI2S:count_5\);


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\I2S_1:bI2S:data_trunc\' (cost = 10):
\I2S_1:bI2S:data_trunc\ <= ((not \I2S_1:bI2S:count_5\ and \I2S_1:bI2S:count_3\ and \I2S_1:bI2S:count_2\ and \I2S_1:bI2S:count_1\)
	OR (not \I2S_1:bI2S:count_5\ and \I2S_1:bI2S:count_4\)
	OR (not \I2S_1:bI2S:count_4\ and \I2S_1:bI2S:count_3\ and \I2S_1:bI2S:count_2\ and \I2S_1:bI2S:count_1\)
	OR (not \I2S_1:bI2S:count_4\ and \I2S_1:bI2S:count_5\)
	OR (not \I2S_1:bI2S:count_3\ and \I2S_1:bI2S:count_4\)
	OR (not \I2S_1:bI2S:count_3\ and \I2S_1:bI2S:count_5\)
	OR (not \I2S_1:bI2S:count_2\ and \I2S_1:bI2S:count_4\)
	OR (not \I2S_1:bI2S:count_2\ and \I2S_1:bI2S:count_5\)
	OR (not \I2S_1:bI2S:count_1\ and \I2S_1:bI2S:count_4\)
	OR (not \I2S_1:bI2S:count_1\ and \I2S_1:bI2S:count_5\));


Substituting virtuals - pass 5:


----------------------------------------------------------
Circuit simplification results:

	Expanded 38 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timeout_timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \SPIS:BSPIS:cnt_reset\[498] = Net_732[500]
Removing Lhs of wire \Timeout_timer:TimerUDB:capt_fifo_load\[652] = zero[67]
Removing Lhs of wire \Timeout_timer:TimerUDB:trig_reg\[666] = \Timeout_timer:TimerUDB:control_7\[634]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP.cyprj" -dcpsoc3 PSoC5_SPI_Master_DSP.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.604ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Tuesday, 12 July 2016 22:54:28
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP.cyprj -d CY8C5888LTI-LP097 PSoC5_SPI_Master_DSP.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \Timeout_timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timeout_timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'I2S_Clock'. Fanout=1, Signal=Net_517
    Digital Clock 1: Automatic-assigning  clock 'Clock'. Fanout=1, Signal=Net_340
    Digital Clock 2: Automatic-assigning  clock 'Clock_SPISlave'. Fanout=1, Signal=Net_573
    Digital Clock 3: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \I2S_1:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_Clock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_SPISlave was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_SPISlave, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: SCLK_S(0)_SYNC:synccell.out was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK_S(0)_SYNC:synccell.out, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: SCLK_S(0)_SYNC:synccell.out was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK_S(0)_SYNC:synccell.out, EnableOut: Constant 1
    UDB Clk/Enable \Timeout_timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timeout_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBFS:Dm(0)\, \USBFS:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            input => Net_338 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            input => Net_339 ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_419 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            input => Net_337 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DSP_reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DSP_reset(0)__PA ,
            pad => DSP_reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GND(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GND(0)__PA ,
            pad => GND(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_SDATA_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_SDATA_OUT(0)__PA ,
            input => Net_521_0 ,
            pad => I2S_SDATA_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_BLCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_BLCLK(0)__PA ,
            input => Net_519 ,
            pad => I2S_BLCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2S_LRCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2S_LRCLK(0)__PA ,
            input => Net_520 ,
            pad => I2S_LRCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_S(0)__PA ,
            input => Net_742 ,
            pad => MISO_S(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_S(0)__PA ,
            fb => Net_730 ,
            pad => MOSI_S(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_S(0)__PA ,
            fb => Net_731 ,
            pad => SCLK_S(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS_S(0)__PA ,
            fb => Net_732 ,
            pad => SS_S(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\I2S_1:bI2S:tx_underflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              \I2S_1:bI2S:tx_state_0\ * \I2S_1:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_1:bI2S:tx_underflow_0\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_732
        );
        Output = \SPIS:BSPIS:inv_ss\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_742, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_732 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_742 (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\ * Net_730_SYNCOUT
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + !\SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=\Timeout_timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timeout_timer:TimerUDB:control_7\ * 
              \Timeout_timer:TimerUDB:per_zero\
        );
        Output = \Timeout_timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_337, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_337 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + Net_337 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_337 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=Net_339, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_339
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * !Net_339
        );
        Output = Net_339 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_338, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = Net_338 (fanout=1)

    MacroCell: Name=\I2S_1:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S_1:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_520, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:reset\ * !\I2S_1:bI2S:count_6\
        );
        Output = Net_520 (fanout=1)

    MacroCell: Name=\I2S_1:bI2S:tx_underflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_0\ * \I2S_1:bI2S:tx_underflow_sticky\
            + \I2S_1:bI2S:ctrl_reg_out_0\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * \I2S_1:bI2S:tx_state_0\ * 
              \I2S_1:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_1:bI2S:tx_underflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S_1:bI2S:txenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * Net_519 * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_0\ * !\I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:count_3\ * !\I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !Net_519 * 
              !\I2S_1:bI2S:tx_underflow_sticky\
        );
        Output = \I2S_1:bI2S:txenable\ (fanout=5)

    MacroCell: Name=\I2S_1:bI2S:tx_swap_done_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2S_1:bI2S:count_6\ * \I2S_1:bI2S:txenable\ * 
              \I2S_1:bI2S:tx_state_2\ * \I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:txenable\ * \I2S_1:bI2S:tx_swap_done_reg\
        );
        Output = \I2S_1:bI2S:tx_swap_done_reg\ (fanout=4)

    MacroCell: Name=\I2S_1:bI2S:tx_state_2\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S_1:bI2S:count_6\ * !\I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:count_4\ * !\I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:count_2\ * !\I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:count_6\ * !\I2S_1:bI2S:count_5\ * 
              \I2S_1:bI2S:count_4\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              \I2S_1:bI2S:tx_swap_done_reg\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:txenable\
        );
        Output = \I2S_1:bI2S:tx_state_2\ (fanout=8)

    MacroCell: Name=\I2S_1:bI2S:tx_state_1\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2S_1:bI2S:count_6\ * !\I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:count_4\ * !\I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              \I2S_1:bI2S:txenable\ * !\I2S_1:bI2S:tx_state_2\
            + \I2S_1:bI2S:count_6\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              \I2S_1:bI2S:count_1\ * \I2S_1:bI2S:txenable\ * 
              \I2S_1:bI2S:tx_swap_done_reg\ * !\I2S_1:bI2S:tx_state_2\
            + \I2S_1:bI2S:txenable\ * !\I2S_1:bI2S:tx_state_2\ * 
              \I2S_1:bI2S:tx_state_1\
            + \I2S_1:bI2S:txenable\ * !\I2S_1:bI2S:tx_state_2\ * 
              \I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:txenable\ * \I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\
            + \I2S_1:bI2S:txenable\ * \I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_0\
        );
        Output = \I2S_1:bI2S:tx_state_1\ (fanout=8)

    MacroCell: Name=\I2S_1:bI2S:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2S_1:bI2S:count_6\ * !\I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:count_4\ * !\I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:count_6\ * \I2S_1:bI2S:count_5\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              \I2S_1:bI2S:count_1\ * \I2S_1:bI2S:tx_swap_done_reg\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:count_6\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              \I2S_1:bI2S:count_1\ * \I2S_1:bI2S:tx_swap_done_reg\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:txenable\
        );
        Output = \I2S_1:bI2S:tx_state_0\ (fanout=8)

    MacroCell: Name=\I2S_1:bI2S:d0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S_1:bI2S:tx_state_2\ * \I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
        );
        Output = \I2S_1:bI2S:d0_load\ (fanout=1)

    MacroCell: Name=Net_521_0, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_4\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_3\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_2\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_1\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + !\I2S_1:bI2S:count_4\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + !Net_519 * Net_521_0
        );
        Output = Net_521_0 (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_731_SYNCOUT)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_730_SYNCOUT
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_340 ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_419 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\
        PORT MAP (
            clock => Net_517 ,
            cs_addr_2 => \I2S_1:bI2S:tx_state_2\ ,
            cs_addr_1 => \I2S_1:bI2S:tx_state_1\ ,
            cs_addr_0 => \I2S_1:bI2S:tx_state_0\ ,
            d0_load => \I2S_1:bI2S:d0_load\ ,
            so_comb => \I2S_1:bI2S:tx_data_out_0\ ,
            f0_bus_stat_comb => Net_561_0 ,
            f0_blk_stat_comb => \I2S_1:bI2S:tx_f0_empty_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_731_SYNCOUT ,
            cs_addr_2 => \SPIS:BSPIS:inv_ss\ ,
            cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
            route_si => \SPIS:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:tx_load\ ,
            so_comb => \SPIS:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\Timeout_timer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Timeout_timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timeout_timer:TimerUDB:per_zero\ ,
            z0_comb => \Timeout_timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timeout_timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timeout_timer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_340 ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ ,
            interrupt => Net_410 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_340 ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2S_1:bI2S:Tx:STS[0]:Sts\
        PORT MAP (
            clock => Net_517 ,
            status_1 => Net_561_0 ,
            status_0 => \I2S_1:bI2S:tx_underflow_0\ ,
            interrupt => \I2S_1:bI2S:tx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:TxStsReg\
        PORT MAP (
            clock => Net_573 ,
            status_6 => \SPIS:BSPIS:byte_complete\ ,
            status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS:BSPIS:tx_status_1\ ,
            status_0 => \SPIS:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:RxStsReg\
        PORT MAP (
            clock => Net_573 ,
            status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS:BSPIS:rx_status_4\ ,
            status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_745 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timeout_timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \Timeout_timer:TimerUDB:status_3\ ,
            status_2 => \Timeout_timer:TimerUDB:status_2\ ,
            status_0 => \Timeout_timer:TimerUDB:status_tc\ ,
            interrupt => Net_820 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS:BSPIS:sync_1\
        PORT MAP (
            clock => Net_573 ,
            in => \SPIS:BSPIS:tx_load\ ,
            out => \SPIS:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_2\
        PORT MAP (
            clock => Net_573 ,
            in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_3\
        PORT MAP (
            clock => Net_573 ,
            in => \SPIS:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_4\
        PORT MAP (
            clock => Net_573 ,
            in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCLK_S(0)_SYNC
        PORT MAP (
            in => Net_731 ,
            out => Net_731_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MOSI_S(0)_SYNC
        PORT MAP (
            in => Net_730 ,
            out => Net_730_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2S_1:bI2S:CtlReg\
        PORT MAP (
            clock => Net_517 ,
            control_7 => \I2S_1:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2S_1:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2S_1:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2S_1:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2S_1:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2S_1:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2S_1:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2S_1:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timeout_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \Timeout_timer:TimerUDB:control_7\ ,
            control_6 => \Timeout_timer:TimerUDB:control_6\ ,
            control_5 => \Timeout_timer:TimerUDB:control_5\ ,
            control_4 => \Timeout_timer:TimerUDB:control_4\ ,
            control_3 => \Timeout_timer:TimerUDB:control_3\ ,
            control_2 => \Timeout_timer:TimerUDB:control_2\ ,
            control_1 => \Timeout_timer:TimerUDB:control_1\ ,
            control_0 => \Timeout_timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_340 ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\I2S_1:bI2S:BitCounter\
        PORT MAP (
            clock => Net_517 ,
            enable => \I2S_1:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2S_1:bI2S:count_6\ ,
            count_5 => \I2S_1:bI2S:count_5\ ,
            count_4 => \I2S_1:bI2S:count_4\ ,
            count_3 => \I2S_1:bI2S:count_3\ ,
            count_2 => \I2S_1:bI2S:count_2\ ,
            count_1 => \I2S_1:bI2S:count_1\ ,
            count_0 => Net_519 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIS:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_731_SYNCOUT ,
            reset => Net_732 ,
            enable => \SPIS:BSPIS:inv_ss\ ,
            count_6 => \SPIS:BSPIS:count_6\ ,
            count_5 => \SPIS:BSPIS:count_5\ ,
            count_4 => \SPIS:BSPIS:count_4\ ,
            count_3 => \SPIS:BSPIS:count_3\ ,
            count_2 => \SPIS:BSPIS:count_2\ ,
            count_1 => \SPIS:BSPIS:count_1\ ,
            count_0 => \SPIS:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =TxDma
        PORT MAP (
            dmareq => Net_561_0 ,
            termin => zero ,
            termout => Net_608 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_410 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_6\
        PORT MAP (
            interrupt => \USBFS:ep_int_6\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_745 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =spi_rx_interrupt
        PORT MAP (
            interrupt => Net_745 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =DmaDone
        PORT MAP (
            interrupt => Net_608 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =timeout_interrupt
        PORT MAP (
            interrupt => Net_820 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   80 :  304 :  384 : 20.83 %
  Total P-terms               :   83 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x6)           :    2 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.059ms
Tech mapping phase: Elapsed time ==> 0s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : DSP_reset(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : GND(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : I2S_BLCLK(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : I2S_LRCLK(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : I2S_SDATA_OUT(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : MISO(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_S(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : MOSI(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MOSI_S(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCLK(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SCLK_S(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SS(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SS_S(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.466ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            3.61
               Macrocells :            1.57
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.004ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 664, final cost is 664 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      10.25 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\ * Net_730_SYNCOUT
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + !\SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_731_SYNCOUT)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_730_SYNCOUT
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_731_SYNCOUT ,
        cs_addr_2 => \SPIS:BSPIS:inv_ss\ ,
        cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
        route_si => \SPIS:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:tx_load\ ,
        so_comb => \SPIS:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_4\
    PORT MAP (
        clock => Net_573 ,
        in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_2\
    PORT MAP (
        clock => Net_573 ,
        in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_1\
    PORT MAP (
        clock => Net_573 ,
        in => \SPIS:BSPIS:tx_load\ ,
        out => \SPIS:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_3\
    PORT MAP (
        clock => Net_573 ,
        in => \SPIS:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_339, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_339
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * !Net_339
        );
        Output = Net_339 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_742, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_732 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_742 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:inv_ss\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_732
        );
        Output = \SPIS:BSPIS:inv_ss\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIS:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_731_SYNCOUT ,
        reset => Net_732 ,
        enable => \SPIS:BSPIS:inv_ss\ ,
        count_6 => \SPIS:BSPIS:count_6\ ,
        count_5 => \SPIS:BSPIS:count_5\ ,
        count_4 => \SPIS:BSPIS:count_4\ ,
        count_3 => \SPIS:BSPIS:count_3\ ,
        count_2 => \SPIS:BSPIS:count_2\ ,
        count_1 => \SPIS:BSPIS:count_1\ ,
        count_0 => \SPIS:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_573) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS:BSPIS:TxStsReg\
    PORT MAP (
        clock => Net_573 ,
        status_6 => \SPIS:BSPIS:byte_complete\ ,
        status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS:BSPIS:tx_status_1\ ,
        status_0 => \SPIS:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_338, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = Net_338 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS:BSPIS:RxStsReg\
    PORT MAP (
        clock => Net_573 ,
        status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS:BSPIS:rx_status_4\ ,
        status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_745 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=6, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_337, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_337 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + Net_337 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_337 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_340 ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_419 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_340 ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_340 ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ ,
        interrupt => Net_410 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =MOSI_S(0)_SYNC
    PORT MAP (
        in => Net_730 ,
        out => Net_730_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2S_1:bI2S:tx_state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2S_1:bI2S:count_6\ * !\I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:count_4\ * !\I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              \I2S_1:bI2S:txenable\ * !\I2S_1:bI2S:tx_state_2\
            + \I2S_1:bI2S:count_6\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              \I2S_1:bI2S:count_1\ * \I2S_1:bI2S:txenable\ * 
              \I2S_1:bI2S:tx_swap_done_reg\ * !\I2S_1:bI2S:tx_state_2\
            + \I2S_1:bI2S:txenable\ * !\I2S_1:bI2S:tx_state_2\ * 
              \I2S_1:bI2S:tx_state_1\
            + \I2S_1:bI2S:txenable\ * !\I2S_1:bI2S:tx_state_2\ * 
              \I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:txenable\ * \I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\
            + \I2S_1:bI2S:txenable\ * \I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_0\
        );
        Output = \I2S_1:bI2S:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2S_1:bI2S:tx_swap_done_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2S_1:bI2S:count_6\ * \I2S_1:bI2S:txenable\ * 
              \I2S_1:bI2S:tx_state_2\ * \I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:txenable\ * \I2S_1:bI2S:tx_swap_done_reg\
        );
        Output = \I2S_1:bI2S:tx_swap_done_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2S_1:bI2S:tx_state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2S_1:bI2S:count_6\ * !\I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:count_4\ * !\I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:count_6\ * \I2S_1:bI2S:count_5\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              \I2S_1:bI2S:count_1\ * \I2S_1:bI2S:tx_swap_done_reg\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:count_6\ * \I2S_1:bI2S:count_4\ * 
              \I2S_1:bI2S:count_3\ * \I2S_1:bI2S:count_2\ * 
              \I2S_1:bI2S:count_1\ * \I2S_1:bI2S:tx_swap_done_reg\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:txenable\
        );
        Output = \I2S_1:bI2S:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_340 ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2S_1:bI2S:txenable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * Net_519 * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_0\ * !\I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:count_3\ * !\I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !Net_519 * 
              !\I2S_1:bI2S:tx_underflow_sticky\
        );
        Output = \I2S_1:bI2S:txenable\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=11, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2S_1:bI2S:tx_state_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S_1:bI2S:count_6\ * !\I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:count_4\ * !\I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:count_2\ * !\I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:count_6\ * !\I2S_1:bI2S:count_5\ * 
              \I2S_1:bI2S:count_4\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              \I2S_1:bI2S:tx_swap_done_reg\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:txenable\
        );
        Output = \I2S_1:bI2S:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\I2S_1:bI2S:BitCounter\
    PORT MAP (
        clock => Net_517 ,
        enable => \I2S_1:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2S_1:bI2S:count_6\ ,
        count_5 => \I2S_1:bI2S:count_5\ ,
        count_4 => \I2S_1:bI2S:count_4\ ,
        count_3 => \I2S_1:bI2S:count_3\ ,
        count_2 => \I2S_1:bI2S:count_2\ ,
        count_1 => \I2S_1:bI2S:count_1\ ,
        count_0 => Net_519 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2S_1:bI2S:tx_underflow_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              \I2S_1:bI2S:tx_state_0\ * \I2S_1:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_1:bI2S:tx_underflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_520, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:reset\ * !\I2S_1:bI2S:count_6\
        );
        Output = Net_520 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S_1:bI2S:tx_underflow_sticky\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_0\ * \I2S_1:bI2S:tx_underflow_sticky\
            + \I2S_1:bI2S:ctrl_reg_out_0\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * \I2S_1:bI2S:tx_state_0\ * 
              \I2S_1:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_1:bI2S:tx_underflow_sticky\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_521_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_4\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_3\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_2\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + \I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_1\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + !\I2S_1:bI2S:count_4\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * Net_519 * 
              \I2S_1:bI2S:tx_data_out_0\
            + !Net_519 * Net_521_0
        );
        Output = Net_521_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2S_1:bI2S:d0_load\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S_1:bI2S:tx_state_2\ * \I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
        );
        Output = \I2S_1:bI2S:d0_load\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\
    PORT MAP (
        clock => Net_517 ,
        cs_addr_2 => \I2S_1:bI2S:tx_state_2\ ,
        cs_addr_1 => \I2S_1:bI2S:tx_state_1\ ,
        cs_addr_0 => \I2S_1:bI2S:tx_state_0\ ,
        d0_load => \I2S_1:bI2S:d0_load\ ,
        so_comb => \I2S_1:bI2S:tx_data_out_0\ ,
        f0_bus_stat_comb => Net_561_0 ,
        f0_blk_stat_comb => \I2S_1:bI2S:tx_f0_empty_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2S_1:bI2S:Tx:STS[0]:Sts\
    PORT MAP (
        clock => Net_517 ,
        status_1 => Net_561_0 ,
        status_0 => \I2S_1:bI2S:tx_underflow_0\ ,
        interrupt => \I2S_1:bI2S:tx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2S_1:bI2S:CtlReg\
    PORT MAP (
        clock => Net_517 ,
        control_7 => \I2S_1:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2S_1:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2S_1:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2S_1:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2S_1:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2S_1:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2S_1:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2S_1:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2S_1:bI2S:reset\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S_1:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=11, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timeout_timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timeout_timer:TimerUDB:control_7\ * 
              \Timeout_timer:TimerUDB:per_zero\
        );
        Output = \Timeout_timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Timeout_timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \Timeout_timer:TimerUDB:status_3\ ,
        status_2 => \Timeout_timer:TimerUDB:status_2\ ,
        status_0 => \Timeout_timer:TimerUDB:status_tc\ ,
        interrupt => Net_820 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timeout_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \Timeout_timer:TimerUDB:control_7\ ,
        control_6 => \Timeout_timer:TimerUDB:control_6\ ,
        control_5 => \Timeout_timer:TimerUDB:control_5\ ,
        control_4 => \Timeout_timer:TimerUDB:control_4\ ,
        control_3 => \Timeout_timer:TimerUDB:control_3\ ,
        control_2 => \Timeout_timer:TimerUDB:control_2\ ,
        control_1 => \Timeout_timer:TimerUDB:control_1\ ,
        control_0 => \Timeout_timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_340) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timeout_timer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Timeout_timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timeout_timer:TimerUDB:per_zero\ ,
        z0_comb => \Timeout_timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timeout_timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timeout_timer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCLK_S(0)_SYNC
    PORT MAP (
        in => Net_731 ,
        out => Net_731_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DmaDone
        PORT MAP (
            interrupt => Net_608 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_410 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_745 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBFS:ep_6\
        PORT MAP (
            interrupt => \USBFS:ep_int_6\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =spi_rx_interrupt
        PORT MAP (
            interrupt => Net_745 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =timeout_interrupt
        PORT MAP (
            interrupt => Net_820 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =TxDma
        PORT MAP (
            dmareq => Net_561_0 ,
            termin => zero ,
            termout => Net_608 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_419 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        input => Net_338 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        input => Net_339 ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCLK_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_S(0)__PA ,
        fb => Net_731 ,
        pad => SCLK_S(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SS_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS_S(0)__PA ,
        fb => Net_732 ,
        pad => SS_S(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MISO_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_S(0)__PA ,
        input => Net_742 ,
        pad => MISO_S(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOSI_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_S(0)__PA ,
        fb => Net_730 ,
        pad => MOSI_S(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GND(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GND(0)__PA ,
        pad => GND(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        input => Net_337 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DSP_reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DSP_reset(0)__PA ,
        pad => DSP_reset(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = I2S_LRCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_LRCLK(0)__PA ,
        input => Net_520 ,
        pad => I2S_LRCLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = I2S_SDATA_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_SDATA_OUT(0)__PA ,
        input => Net_521_0 ,
        pad => I2S_SDATA_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = I2S_BLCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2S_BLCLK(0)__PA ,
        input => Net_519 ,
        pad => I2S_BLCLK(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "7641d554-b346-42e6-9fa8-7a9a58e6a340/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_517 ,
            dclk_0 => Net_517_local ,
            dclk_glb_1 => Net_340 ,
            dclk_1 => Net_340_local ,
            dclk_glb_2 => Net_573 ,
            dclk_2 => Net_573_local ,
            dclk_glb_3 => Net_10 ,
            dclk_3 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_770 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------
   0 |   5 |     * |      NONE |     HI_Z_DIGITAL |          MISO(0) | FB(Net_419)
     |   6 |     * |      NONE |         CMOS_OUT |          SCLK(0) | In(Net_338)
     |   7 |     * |      NONE |         CMOS_OUT |            SS(0) | In(Net_339)
-----+-----+-------+-----------+------------------+------------------+-------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |        SCLK_S(0) | FB(Net_731)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          SS_S(0) | FB(Net_732)
     |   6 |     * |      NONE |         CMOS_OUT |        MISO_S(0) | In(Net_742)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        MOSI_S(0) | FB(Net_730)
-----+-----+-------+-----------+------------------+------------------+-------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |           LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |           GND(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |          MOSI(0) | In(Net_337)
     |   5 |     * |      NONE |         CMOS_OUT |     DSP_reset(0) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |     I2S_LRCLK(0) | In(Net_520)
     |   3 |     * |      NONE |         CMOS_OUT | I2S_SDATA_OUT(0) | In(Net_521_0)
     |   5 |     * |      NONE |         CMOS_OUT |     I2S_BLCLK(0) | In(Net_519)
-----+-----+-------+-----------+------------------+------------------+-------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |    \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |    \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 2s.333ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.973ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.286ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: PSoC5_SPI_Master_DSP_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( SCLK_S(0)_SYNC/out ). (File=C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_DSP.cydsn\PSoC5_SPI_Master_DSP_timing.html)
Timing report is in PSoC5_SPI_Master_DSP_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.549ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.151ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.200ms
API generation phase: Elapsed time ==> 2s.284ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.001ms
