{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 16:45:00 2014 " "Info: Processing started: Wed Feb 26 16:45:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OV_7620 -c OV_7620 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off OV_7620 -c OV_7620" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "OV_7620 EP4CE15F17C8 " "Info: Selected device EP4CE15F17C8 for design \"OV_7620\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_2_altpll.v" "" { Text "G:/FPGA/FPGA_OV7620/db/pll_2_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_2_altpll.v" "" { Text "G:/FPGA/FPGA_OV7620/db/pll_2_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Info: Device EP4CE10F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Info: Device EP4CE6F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|DataOut\[7\]\|combout " "Warning: Node \"inst2\|DataOut\[7\]\|combout\" is a latch" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|DataOut\[3\]\|combout " "Warning: Node \"inst2\|DataOut\[3\]\|combout\" is a latch" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|DataOut\[2\]\|combout " "Warning: Node \"inst2\|DataOut\[2\]\|combout\" is a latch" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|DataOut\[1\]\|combout " "Warning: Node \"inst2\|DataOut\[1\]\|combout\" is a latch" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|DataOut\[0\]\|combout " "Warning: Node \"inst2\|DataOut\[0\]\|combout\" is a latch" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|DataOut\[6\]\|combout " "Warning: Node \"inst2\|DataOut\[6\]\|combout\" is a latch" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|DataOut\[5\]\|combout " "Warning: Node \"inst2\|DataOut\[5\]\|combout\" is a latch" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|DataOut\[4\]\|combout " "Warning: Node \"inst2\|DataOut\[4\]\|combout\" is a latch" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OV_7620.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'OV_7620.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -rise_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -rise_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -fall_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -fall_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -rise_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -rise_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -fall_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -fall_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -rise_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -rise_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -fall_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -fall_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -rise_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -rise_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -fall_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -fall_to \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst15\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{SRAM_Control_module:inst2\|Done_Collect_R\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_2_altpll.v" "" { Text "G:/FPGA/FPGA_OV7620/db/pll_2_altpll.v" 77 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_2:inst15|altpll:altpll_component|PLL_2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 346 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_Control_module:inst2\|Done_Collect_R  " "Info: Automatically promoted node SRAM_Control_module:inst2\|Done_Collect_R " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|data " "Info: Destination node SRAM_Control_module:inst2\|data" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 187 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 335 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|Red_Sig~0 " "Info: Destination node SRAM_Control_module:inst2\|Red_Sig~0" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 24 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|Red_Sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 418 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|ADDR\[17\]~0 " "Info: Destination node SRAM_Control_module:inst2\|ADDR\[17\]~0" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 23 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|ADDR[17]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 419 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|ADDR\[16\]~1 " "Info: Destination node SRAM_Control_module:inst2\|ADDR\[16\]~1" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 23 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|ADDR[16]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 420 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|ADDR\[15\]~2 " "Info: Destination node SRAM_Control_module:inst2\|ADDR\[15\]~2" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 23 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|ADDR[15]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 421 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|ADDR\[14\]~3 " "Info: Destination node SRAM_Control_module:inst2\|ADDR\[14\]~3" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 23 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|ADDR[14]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 422 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|ADDR\[13\]~4 " "Info: Destination node SRAM_Control_module:inst2\|ADDR\[13\]~4" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 23 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|ADDR[13]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 423 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|ADDR\[12\]~5 " "Info: Destination node SRAM_Control_module:inst2\|ADDR\[12\]~5" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 23 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|ADDR[12]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 424 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|ADDR\[11\]~6 " "Info: Destination node SRAM_Control_module:inst2\|ADDR\[11\]~6" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 23 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|ADDR[11]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 425 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Control_module:inst2\|ADDR\[10\]~7 " "Info: Destination node SRAM_Control_module:inst2\|ADDR\[10\]~7" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 23 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|ADDR[10]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 426 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 52 -1 0 } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Control_module:inst2|Done_Collect_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 326 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node RESET~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 248 -712 -544 264 "RESET" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 884 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUZZER " "Warning: Node \"BUZZER\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUZZER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_40M " "Warning: Node \"CLOCK_40M\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_40M" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Warning: Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Warning: Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[0\] " "Warning: Node \"DIG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[1\] " "Warning: Node \"DIG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[2\] " "Warning: Node \"DIG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[3\] " "Warning: Node \"DIG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[4\] " "Warning: Node \"DIG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[5\] " "Warning: Node \"DIG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[6\] " "Warning: Node \"DIG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[7\] " "Warning: Node \"DIG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_ALSB " "Warning: Node \"F_ALSB\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_ALSB" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[0\] " "Warning: Node \"F_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[10\] " "Warning: Node \"F_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[11\] " "Warning: Node \"F_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[12\] " "Warning: Node \"F_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[13\] " "Warning: Node \"F_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[14\] " "Warning: Node \"F_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[15\] " "Warning: Node \"F_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[16\] " "Warning: Node \"F_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[17\] " "Warning: Node \"F_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[18\] " "Warning: Node \"F_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[19\] " "Warning: Node \"F_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[1\] " "Warning: Node \"F_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[20\] " "Warning: Node \"F_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[2\] " "Warning: Node \"F_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[3\] " "Warning: Node \"F_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[4\] " "Warning: Node \"F_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[5\] " "Warning: Node \"F_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[6\] " "Warning: Node \"F_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[7\] " "Warning: Node \"F_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[8\] " "Warning: Node \"F_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_A\[9\] " "Warning: Node \"F_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DB\[0\] " "Warning: Node \"F_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_DB\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DB\[1\] " "Warning: Node \"F_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_DB\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DB\[2\] " "Warning: Node \"F_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_DB\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DB\[3\] " "Warning: Node \"F_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_DB\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DB\[4\] " "Warning: Node \"F_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_DB\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DB\[5\] " "Warning: Node \"F_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_DB\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DB\[6\] " "Warning: Node \"F_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_DB\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DB\[7\] " "Warning: Node \"F_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_DB\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_NCE " "Warning: Node \"F_NCE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_NCE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_NOE " "Warning: Node \"F_NOE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_NOE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_NWE " "Warning: Node \"F_NWE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_NWE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Warning: Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Warning: Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_DOWN " "Warning: Node \"KEY_DOWN\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_DOWN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_LEFT " "Warning: Node \"KEY_LEFT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_LEFT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_OK " "Warning: Node \"KEY_OK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_OK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_RIGHT " "Warning: Node \"KEY_RIGHT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_RIGHT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_UP " "Warning: Node \"KEY_UP\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_UP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LAN_CS " "Warning: Node \"LAN_CS\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LAN_CS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LAN_MISO " "Warning: Node \"LAN_MISO\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LAN_MISO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LAN_MOSI " "Warning: Node \"LAN_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LAN_MOSI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LAN_NINT " "Warning: Node \"LAN_NINT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LAN_NINT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LAN_NWOL " "Warning: Node \"LAN_NWOL\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LAN_NWOL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LAN_SCK " "Warning: Node \"LAN_SCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LAN_SCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_A0 " "Warning: Node \"LCD_A0\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_A0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_CS " "Warning: Node \"LCD_CS\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_CS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_SCL " "Warning: Node \"LCD_SCL\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_SCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_SI " "Warning: Node \"LCD_SI\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_SI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Warning: Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Warning: Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Warning: Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Warning: Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_DATA " "Warning: Node \"RTC_DATA\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_DATA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCLK " "Warning: Node \"RTC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_nRST " "Warning: Node \"RTC_nRST\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_nRST" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD " "Warning: Node \"RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCE " "Warning: Node \"SCE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDO " "Warning: Node \"SDO\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[0\] " "Warning: Node \"SEL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEL\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[1\] " "Warning: Node \"SEL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEL\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[2\] " "Warning: Node \"SEL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEL\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[3\] " "Warning: Node \"SEL\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEL\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[4\] " "Warning: Node \"SEL\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEL\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[5\] " "Warning: Node \"SEL\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEL\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DB\[10\] " "Warning: Node \"SRAM_DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DB\[11\] " "Warning: Node \"SRAM_DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DB\[12\] " "Warning: Node \"SRAM_DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DB\[13\] " "Warning: Node \"SRAM_DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DB\[14\] " "Warning: Node \"SRAM_DB\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DB\[15\] " "Warning: Node \"SRAM_DB\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DB\[8\] " "Warning: Node \"SRAM_DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DB\[9\] " "Warning: Node \"SRAM_DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[0\] " "Warning: Node \"S_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Warning: Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Warning: Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[12\] " "Warning: Node \"S_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Warning: Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Warning: Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Warning: Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Warning: Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Warning: Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Warning: Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Warning: Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Warning: Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Warning: Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BA\[0\] " "Warning: Node \"S_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_BA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BA\[1\] " "Warning: Node \"S_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_BA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CKE " "Warning: Node \"S_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CLK " "Warning: Node \"S_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[0\] " "Warning: Node \"S_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[10\] " "Warning: Node \"S_DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[11\] " "Warning: Node \"S_DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[12\] " "Warning: Node \"S_DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[13\] " "Warning: Node \"S_DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[14\] " "Warning: Node \"S_DB\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[15\] " "Warning: Node \"S_DB\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[1\] " "Warning: Node \"S_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[2\] " "Warning: Node \"S_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[3\] " "Warning: Node \"S_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[4\] " "Warning: Node \"S_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[5\] " "Warning: Node \"S_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[6\] " "Warning: Node \"S_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[7\] " "Warning: Node \"S_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[8\] " "Warning: Node \"S_DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DB\[9\] " "Warning: Node \"S_DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[0\] " "Warning: Node \"S_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DQM\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[1\] " "Warning: Node \"S_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_DQM\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_NCAS " "Warning: Node \"S_NCAS\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_NCAS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_NCS " "Warning: Node \"S_NCS\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_NCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_NRAS " "Warning: Node \"S_NRAS\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_NRAS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_NWE " "Warning: Node \"S_NWE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "S_NWE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXD " "Warning: Node \"TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_A0 " "Warning: Node \"USB_A0\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_A0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DB\[0\] " "Warning: Node \"USB_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_DB\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DB\[1\] " "Warning: Node \"USB_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_DB\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DB\[2\] " "Warning: Node \"USB_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_DB\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DB\[3\] " "Warning: Node \"USB_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_DB\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DB\[4\] " "Warning: Node \"USB_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_DB\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DB\[5\] " "Warning: Node \"USB_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_DB\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DB\[6\] " "Warning: Node \"USB_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_DB\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DB\[7\] " "Warning: Node \"USB_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_DB\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_NINT " "Warning: Node \"USB_NINT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_NINT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD " "Warning: Node \"USB_RD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_RD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR " "Warning: Node \"USB_WR\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "USB_WR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y10 X30_Y19 " "Info: Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone IV E " "Warning: 21 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DB\[7\] 3.3-V LVTTL L14 " "Info: Pin SRAM_DB\[7\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DB[7] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[7\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 184 1432 1608 200 "SRAM_DB" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 15 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DB\[6\] 3.3-V LVTTL N16 " "Info: Pin SRAM_DB\[6\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DB[6] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[6\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 184 1432 1608 200 "SRAM_DB" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 16 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DB\[5\] 3.3-V LVTTL N15 " "Info: Pin SRAM_DB\[5\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DB[5] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[5\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 184 1432 1608 200 "SRAM_DB" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 17 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DB\[4\] 3.3-V LVTTL P16 " "Info: Pin SRAM_DB\[4\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DB[4] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[4\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 184 1432 1608 200 "SRAM_DB" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 18 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DB\[3\] 3.3-V LVTTL P15 " "Info: Pin SRAM_DB\[3\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DB[3] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[3\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 184 1432 1608 200 "SRAM_DB" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 19 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DB\[2\] 3.3-V LVTTL R16 " "Info: Pin SRAM_DB\[2\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DB[2] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[2\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 184 1432 1608 200 "SRAM_DB" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 20 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DB\[1\] 3.3-V LVTTL K12 " "Info: Pin SRAM_DB\[1\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DB[1] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[1\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 184 1432 1608 200 "SRAM_DB" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 21 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DB\[0\] 3.3-V LVTTL L13 " "Info: Pin SRAM_DB\[0\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { SRAM_DB[0] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DB\[0\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 184 1432 1608 200 "SRAM_DB" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 22 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL M1 " "Info: Pin RESET uses I/O standard 3.3-V LVTTL at M1" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { RESET } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 248 -712 -544 264 "RESET" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 53 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVTTL R9 " "Info: Pin CLOCK uses I/O standard 3.3-V LVTTL at R9" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { CLOCK } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 120 -960 -792 136 "CLOCK" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 52 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VSYNC 3.3-V LVTTL N6 " "Info: Pin VSYNC uses I/O standard 3.3-V LVTTL at N6" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { VSYNC } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 368 -232 -64 384 "VSYNC" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 56 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PCLK 3.3-V LVTTL P6 " "Info: Pin PCLK uses I/O standard 3.3-V LVTTL at P6" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { PCLK } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCLK" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 264 -232 -64 280 "PCLK" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 58 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HREF 3.3-V LVTTL M6 " "Info: Pin HREF uses I/O standard 3.3-V LVTTL at M6" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { HREF } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HREF" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 152 -232 -64 168 "HREF" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 57 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Y\[7\] 3.3-V LVTTL N11 " "Info: Pin Y\[7\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { Y[7] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Y\[7\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 232 816 984 248 "Y" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 23 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Y\[6\] 3.3-V LVTTL P11 " "Info: Pin Y\[6\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { Y[6] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Y\[6\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 232 816 984 248 "Y" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 24 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Y\[5\] 3.3-V LVTTL M10 " "Info: Pin Y\[5\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { Y[5] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Y\[5\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 232 816 984 248 "Y" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 25 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Y\[4\] 3.3-V LVTTL M9 " "Info: Pin Y\[4\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { Y[4] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Y\[4\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 232 816 984 248 "Y" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 26 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Y\[3\] 3.3-V LVTTL N9 " "Info: Pin Y\[3\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { Y[3] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Y\[3\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 232 816 984 248 "Y" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 27 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Y\[2\] 3.3-V LVTTL P9 " "Info: Pin Y\[2\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { Y[2] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Y\[2\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 232 816 984 248 "Y" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 28 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Y\[1\] 3.3-V LVTTL L7 " "Info: Pin Y\[1\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { Y[1] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Y\[1\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 232 816 984 248 "Y" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 29 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Y\[0\] 3.3-V LVTTL M8 " "Info: Pin Y\[0\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { Y[0] } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Y\[0\]" } } } } { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 232 816 984 248 "Y" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA/FPGA_OV7620/" { { 0 { 0 ""} 0 30 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA/FPGA_OV7620/OV_7620.fit.smsg " "Info: Generated suppressed messages file G:/FPGA/FPGA_OV7620/OV_7620.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 154 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Info: Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 16:45:08 2014 " "Info: Processing ended: Wed Feb 26 16:45:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
