// Seed: 378502126
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    output uwire id_2,
    output wand  id_3,
    output tri1  id_4
);
  tri0 id_6 = id_0;
endmodule
module module_1 (
    output wor  id_0,
    output tri  id_1,
    output tri0 id_2
);
  tri0 id_4 = id_4;
  if (1) begin : LABEL_0
    assign id_0 = id_4;
    if (id_4) begin : LABEL_0
      wire id_5;
    end
  end
  wire id_6;
  wire id_7;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.type_0 = 0;
  tri0 id_8 = id_4;
  assign id_4 = 1;
endmodule
