{"vcs1":{"timestamp_begin":1681483344.451289841, "rt":0.72, "ut":0.19, "st":0.15}}
{"vcselab":{"timestamp_begin":1681483345.203599234, "rt":0.82, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681483346.051163253, "rt":0.59, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681483344.160650127}
{"VCS_COMP_START_TIME": 1681483344.160650127}
{"VCS_COMP_END_TIME": 1681483347.202673234}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 222680}}
