Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/lab/Desktop/Lab5ACJS/zad4/test1_isim_beh.exe -prj C:/Users/lab/Desktop/Lab5ACJS/zad4/test1_beh.prj work.test1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/lab/Desktop/Lab5ACJS/zad4/sch4.vhd" into library work
Parsing VHDL file "C:/Users/lab/Desktop/Lab5ACJS/zad4/test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity sch4 [sch4_default]
Compiling architecture behavior of entity test1
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/lab/Desktop/Lab5ACJS/zad4/test1_isim_beh.exe
Fuse Memory Usage: 30096 KB
Fuse CPU Usage: 280 ms
