Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 21:40:03 2023
| Host         : Tolgahan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file root_1_wrapper_timing_summary_routed.rpt -pb root_1_wrapper_timing_summary_routed.pb -rpx root_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : root_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            O1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.555ns  (logic 5.107ns (53.442%)  route 4.449ns (46.558%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  A_IBUF_inst/O
                         net (fo=8, routed)           1.811     3.264    root_1_i/question_a_0/inst/block_1_i/xup_and3_0/inst/a
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     3.388 r  root_1_i/question_a_0/inst/block_1_i/xup_and3_0/inst/y_INST_0/O
                         net (fo=1, routed)           2.638     6.026    O1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.555 r  O1_OBUF_inst/O
                         net (fo=0)                   0.000     9.555    O1
    E19                                                               r  O1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            O6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 5.091ns (58.188%)  route 3.659ns (41.812%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  B (IN)
                         net (fo=0)                   0.000     0.000    B
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  B_IBUF_inst/O
                         net (fo=8, routed)           1.803     3.265    root_1_i/question_a_1/inst/block_1_i/xup_and3_2/inst/b
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.124     3.389 r  root_1_i/question_a_1/inst/block_1_i/xup_and3_2/inst/y_INST_0/O
                         net (fo=1, routed)           1.855     5.244    O6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.750 r  O6_OBUF_inst/O
                         net (fo=0)                   0.000     8.750    O6
    U14                                                               r  O6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            O2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.706ns  (logic 5.078ns (58.327%)  route 3.628ns (41.673%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF_inst/O
                         net (fo=8, routed)           1.803     3.256    root_1_i/question_a_0/inst/block_1_i/xup_and3_2/inst/a
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  root_1_i/question_a_0/inst/block_1_i/xup_and3_2/inst/y_INST_0/O
                         net (fo=1, routed)           1.825     5.205    O2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.706 r  O2_OBUF_inst/O
                         net (fo=0)                   0.000     8.706    O2
    U19                                                               r  O2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            O3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 5.097ns (58.557%)  route 3.607ns (41.443%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  C_IBUF_inst/O
                         net (fo=8, routed)           1.797     3.261    root_1_i/question_a_0/inst/block_1_i/xup_and3_3/inst/c
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.385 r  root_1_i/question_a_0/inst/block_1_i/xup_and3_3/inst/y_INST_0/O
                         net (fo=1, routed)           1.810     5.195    O3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.704 r  O3_OBUF_inst/O
                         net (fo=0)                   0.000     8.704    O3
    V19                                                               r  O3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            O7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.696ns  (logic 5.086ns (58.489%)  route 3.610ns (41.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  B_IBUF_inst/O
                         net (fo=8, routed)           1.798     3.259    root_1_i/question_a_1/inst/block_1_i/xup_and3_3/inst/b
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.124     3.383 r  root_1_i/question_a_1/inst/block_1_i/xup_and3_3/inst/y_INST_0/O
                         net (fo=1, routed)           1.812     5.195    O7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.696 r  O7_OBUF_inst/O
                         net (fo=0)                   0.000     8.696    O7
    V14                                                               r  O7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            O5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 5.091ns (60.746%)  route 3.290ns (39.254%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  A_IBUF_inst/O
                         net (fo=8, routed)           1.616     3.069    root_1_i/question_a_1/inst/block_1_i/xup_and3_0/inst/a
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  root_1_i/question_a_1/inst/block_1_i/xup_and3_0/inst/y_INST_0/O
                         net (fo=1, routed)           1.674     4.867    O5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.381 r  O5_OBUF_inst/O
                         net (fo=0)                   0.000     8.381    O5
    U15                                                               r  O5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            O4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 5.094ns (61.765%)  route 3.153ns (38.235%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  B (IN)
                         net (fo=0)                   0.000     0.000    B
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  B_IBUF_inst/O
                         net (fo=8, routed)           1.491     2.952    root_1_i/question_a_1/inst/block_1_i/xup_and3_1/inst/b
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.124     3.076 r  root_1_i/question_a_1/inst/block_1_i/xup_and3_1/inst/y_INST_0/O
                         net (fo=1, routed)           1.663     4.739    O4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.247 r  O4_OBUF_inst/O
                         net (fo=0)                   0.000     8.247    O4
    W18                                                               r  O4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            O0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 5.082ns (61.792%)  route 3.142ns (38.208%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  A_IBUF_inst/O
                         net (fo=8, routed)           1.613     3.066    root_1_i/question_a_0/inst/block_1_i/xup_and3_1/inst/a
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  root_1_i/question_a_0/inst/block_1_i/xup_and3_1/inst/y_INST_0/O
                         net (fo=1, routed)           1.529     4.719    O0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.224 r  O0_OBUF_inst/O
                         net (fo=0)                   0.000     8.224    O0
    U16                                                               r  O0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            O0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.480ns (64.541%)  route 0.813ns (35.459%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  B (IN)
                         net (fo=0)                   0.000     0.000    B
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  B_IBUF_inst/O
                         net (fo=8, routed)           0.532     0.761    root_1_i/question_a_0/inst/block_1_i/xup_and3_1/inst/b
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.045     0.806 r  root_1_i/question_a_0/inst/block_1_i/xup_and3_1/inst/y_INST_0/O
                         net (fo=1, routed)           0.282     1.088    O0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.294 r  O0_OBUF_inst/O
                         net (fo=0)                   0.000     2.294    O0
    U16                                                               r  O0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            O2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.476ns (63.244%)  route 0.858ns (36.756%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  B (IN)
                         net (fo=0)                   0.000     0.000    B
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  B_IBUF_inst/O
                         net (fo=8, routed)           0.467     0.696    root_1_i/question_a_0/inst/block_1_i/xup_and3_2/inst/b
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.741 r  root_1_i/question_a_0/inst/block_1_i/xup_and3_2/inst/y_INST_0/O
                         net (fo=1, routed)           0.392     1.132    O2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.335 r  O2_OBUF_inst/O
                         net (fo=0)                   0.000     2.335    O2
    U19                                                               r  O2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            O5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.490ns (63.473%)  route 0.857ns (36.527%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF_inst/O
                         net (fo=8, routed)           0.533     0.762    root_1_i/question_a_1/inst/block_1_i/xup_and3_0/inst/b
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.045     0.807 r  root_1_i/question_a_1/inst/block_1_i/xup_and3_0/inst/y_INST_0/O
                         net (fo=1, routed)           0.325     1.132    O5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.347 r  O5_OBUF_inst/O
                         net (fo=0)                   0.000     2.347    O5
    U15                                                               r  O5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            O4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.486ns (63.138%)  route 0.868ns (36.862%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  C_IBUF_inst/O
                         net (fo=8, routed)           0.539     0.771    root_1_i/question_a_1/inst/block_1_i/xup_and3_1/inst/c
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.816 r  root_1_i/question_a_1/inst/block_1_i/xup_and3_1/inst/y_INST_0/O
                         net (fo=1, routed)           0.329     1.145    O4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.354 r  O4_OBUF_inst/O
                         net (fo=0)                   0.000     2.354    O4
    W18                                                               r  O4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            O7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.479ns (61.186%)  route 0.938ns (38.814%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  C_IBUF_inst/O
                         net (fo=8, routed)           0.540     0.772    root_1_i/question_a_1/inst/block_1_i/xup_and3_3/inst/c
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.045     0.817 r  root_1_i/question_a_1/inst/block_1_i/xup_and3_3/inst/y_INST_0/O
                         net (fo=1, routed)           0.398     1.215    O7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.417 r  O7_OBUF_inst/O
                         net (fo=0)                   0.000     2.417    O7
    V14                                                               r  O7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            O6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.484ns (61.009%)  route 0.948ns (38.991%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  C_IBUF_inst/O
                         net (fo=8, routed)           0.539     0.771    root_1_i/question_a_1/inst/block_1_i/xup_and3_2/inst/c
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.045     0.816 r  root_1_i/question_a_1/inst/block_1_i/xup_and3_2/inst/y_INST_0/O
                         net (fo=1, routed)           0.409     1.225    O6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.433 r  O6_OBUF_inst/O
                         net (fo=0)                   0.000     2.433    O6
    U14                                                               r  O6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            O3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.476ns (60.563%)  route 0.961ns (39.437%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF_inst/O
                         net (fo=8, routed)           0.570     0.791    root_1_i/question_a_0/inst/block_1_i/xup_and3_3/inst/a
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.045     0.836 r  root_1_i/question_a_0/inst/block_1_i/xup_and3_3/inst/y_INST_0/O
                         net (fo=1, routed)           0.391     1.227    O3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.437 r  O3_OBUF_inst/O
                         net (fo=0)                   0.000     2.437    O3
    V19                                                               r  O3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            O1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.505ns (54.776%)  route 1.243ns (45.224%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF_inst/O
                         net (fo=8, routed)           0.466     0.695    root_1_i/question_a_0/inst/block_1_i/xup_and3_0/inst/b
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.740 r  root_1_i/question_a_0/inst/block_1_i/xup_and3_0/inst/y_INST_0/O
                         net (fo=1, routed)           0.777     1.517    O1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.748 r  O1_OBUF_inst/O
                         net (fo=0)                   0.000     2.748    O1
    E19                                                               r  O1 (OUT)
  -------------------------------------------------------------------    -------------------





