xrun(64): 23.09-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s006: Started on Sep 09, 2024 at 15:14:37 EDT
xrun
	-define implication_novac
	-rnm_package
	-nowarn COVFHT
	-nowarn COVCGN
	-nowarn COVUTA
	-nowarn ICFCLD
	-nowarn WSEM2009
	-input /home/lacp3102/APP1/UdeS_S8_APP1/gei815-ashok-mehta-labs-cadence/verif/scripts/misc_commands.tcl
	-gui
	-input /home/lacp3102/APP1/UdeS_S8_APP1/gei815-ashok-mehta-labs-cadence/verif/scripts/waves.tcl
	-ACCESS +rwc
	-seed random
	-sv
	dut.v
	test_dut.sv
	dut_property.sv
file: dut_property.sv
	module worklib.dut_property:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		test_dut
		Caching library 'worklib' ....... Done
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.dut_property:sv <0x28c29e67>
			streams:   8, words:  6305
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              3       3
		Registers:           16      16
		Scalar wires:         4       -
		Named events:         2       2
		Always blocks:       12      12
		Initial blocks:       7       7
		Pseudo assignments:   3       -
		Assertions:           2       2
		Process Clocks:       2       2
	Writing initial simulation snapshot: worklib.test_dut:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
SVSEED set randomly from command line: 847562547

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /mnt/opt/cmc/tools/cadence/XCELIUMMAIN23.09.006_lnx86/tools/xcelium/files/xmsimrc
xcelium> ########################################################################
xcelium> ## Author  :    Marc-Andre Tetrault
xcelium> ## Project :    Verification Primer
xcelium> ##
xcelium> ## Universite de Sherbrooke
xcelium> ########################################################################
xcelium> #
xcelium> # Purpose   :   Misc Commands sent to simulator
xcelium> ########################################################################
xcelium> 
xcelium> 
xcelium> # get the seed. Reference: "SystemVerilog Reference" from Cadence Help tool (cdnshelp)
xcelium> set RetrievedSeed [set svseed]
847562547
xcelium> puts "The SystemVerilog seed is $RetrievedSeed"
The SystemVerilog seed is 847562547
xcelium> 
xcelium> # set severity_pack_assert_off {warning}
xcelium> # set pack_assert_off {  numeric_std }
xcelium> 
xcelium> # set assert_stop_level never
xcelium> ########################################################################
xcelium> ## Author  :    Marc-Andre Tetrault
xcelium> ## Project :    Verification Primer
xcelium> ##
xcelium> ## Universite de Sherbrooke
xcelium> ########################################################################
xcelium> 
xcelium> # save all waveforms by default. Consult the Simvision user guide
xcelium> # for details on the commands and how to change recording rules
xcelium> # if disk space is an issue.
xcelium> 
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> 
xcelium> probe -create $::env(LAB_TEST_DUT_NAME) -all -depth all -database waves
Created probe 1
xcelium> run
        10  clk=1 req=0 gnt=0
        30  clk=1 req=1 gnt=0
        50  clk=1 req=0 gnt=1
        70  clk=1 req=0 gnt=1
        90  clk=1 req=1 gnt=0
       110  clk=1 req=0 gnt=0
       130  clk=1 req=0 gnt=0
  @(posedge pclk) preq |-> ##2 pgnt;
                                  |
xmsim: *E,ASRTST (./dut_property.sv,23): (time 130 NS) Assertion test_dut.dut1.dut_bind_inst.preqGnt has failed (3 cycles, starting 90 NS)
130 NS + 2 (Assertion output stop: test_dut.dut1.dut_bind_inst.preqGnt = failed)
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	23.09-s006: Exiting on Sep 09, 2024 at 15:33:31 EDT  (total: 00:18:54)
