
PIDV2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ea34  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000559  0800ec70  0800ec70  0000fc70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f1cc  0800f1cc  000101cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f1d4  0800f1d4  000101d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f1d8  0800f1d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  20000000  0800f1dc  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002fa  200001e0  0800f3b8  000111e0  2**3
                  ALLOC
  8 ._user_heap_stack 00000606  200004da  0800f3b8  000114da  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000111dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019fb8  00000000  00000000  00011212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000031b1  00000000  00000000  0002b1ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001630  00000000  00000000  0002e380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000113e  00000000  00000000  0002f9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002efcd  00000000  00000000  00030aee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001b967  00000000  00000000  0005fabb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001316c4  00000000  00000000  0007b422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001acae6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000074bc  00000000  00000000  001acb2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000069  00000000  00000000  001b3fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e0 	.word	0x200001e0
 8000254:	00000000 	.word	0x00000000
 8000258:	0800ec54 	.word	0x0800ec54

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001e4 	.word	0x200001e4
 8000274:	0800ec54 	.word	0x0800ec54

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2uiz>:
 8000bb0:	004a      	lsls	r2, r1, #1
 8000bb2:	d211      	bcs.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb8:	d211      	bcs.n	8000bde <__aeabi_d2uiz+0x2e>
 8000bba:	d50d      	bpl.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d40e      	bmi.n	8000be4 <__aeabi_d2uiz+0x34>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d102      	bne.n	8000bea <__aeabi_d2uiz+0x3a>
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	4770      	bx	lr
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_uldivmod>:
 8000c90:	b953      	cbnz	r3, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c92:	b94a      	cbnz	r2, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bf08      	it	eq
 8000c98:	2800      	cmpeq	r0, #0
 8000c9a:	bf1c      	itt	ne
 8000c9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca4:	f000 b9e6 	b.w	8001074 <__aeabi_idiv0>
 8000ca8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb0:	f000 f83c 	bl	8000d2c <__udivmoddi4>
 8000cb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbc:	b004      	add	sp, #16
 8000cbe:	4770      	bx	lr

08000cc0 <__aeabi_d2lz>:
 8000cc0:	b538      	push	{r3, r4, r5, lr}
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	4604      	mov	r4, r0
 8000cc8:	460d      	mov	r5, r1
 8000cca:	f7ff ff0b 	bl	8000ae4 <__aeabi_dcmplt>
 8000cce:	b928      	cbnz	r0, 8000cdc <__aeabi_d2lz+0x1c>
 8000cd0:	4620      	mov	r0, r4
 8000cd2:	4629      	mov	r1, r5
 8000cd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd8:	f000 b80a 	b.w	8000cf0 <__aeabi_d2ulz>
 8000cdc:	4620      	mov	r0, r4
 8000cde:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ce2:	f000 f805 	bl	8000cf0 <__aeabi_d2ulz>
 8000ce6:	4240      	negs	r0, r0
 8000ce8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cec:	bd38      	pop	{r3, r4, r5, pc}
 8000cee:	bf00      	nop

08000cf0 <__aeabi_d2ulz>:
 8000cf0:	b5d0      	push	{r4, r6, r7, lr}
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d24 <__aeabi_d2ulz+0x34>)
 8000cf6:	4606      	mov	r6, r0
 8000cf8:	460f      	mov	r7, r1
 8000cfa:	f7ff fc81 	bl	8000600 <__aeabi_dmul>
 8000cfe:	f7ff ff57 	bl	8000bb0 <__aeabi_d2uiz>
 8000d02:	4604      	mov	r4, r0
 8000d04:	f7ff fc02 	bl	800050c <__aeabi_ui2d>
 8000d08:	2200      	movs	r2, #0
 8000d0a:	4b07      	ldr	r3, [pc, #28]	@ (8000d28 <__aeabi_d2ulz+0x38>)
 8000d0c:	f7ff fc78 	bl	8000600 <__aeabi_dmul>
 8000d10:	4602      	mov	r2, r0
 8000d12:	460b      	mov	r3, r1
 8000d14:	4630      	mov	r0, r6
 8000d16:	4639      	mov	r1, r7
 8000d18:	f7ff faba 	bl	8000290 <__aeabi_dsub>
 8000d1c:	f7ff ff48 	bl	8000bb0 <__aeabi_d2uiz>
 8000d20:	4621      	mov	r1, r4
 8000d22:	bdd0      	pop	{r4, r6, r7, pc}
 8000d24:	3df00000 	.word	0x3df00000
 8000d28:	41f00000 	.word	0x41f00000

08000d2c <__udivmoddi4>:
 8000d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d30:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d32:	4688      	mov	r8, r1
 8000d34:	4604      	mov	r4, r0
 8000d36:	468e      	mov	lr, r1
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d14a      	bne.n	8000dd2 <__udivmoddi4+0xa6>
 8000d3c:	428a      	cmp	r2, r1
 8000d3e:	4617      	mov	r7, r2
 8000d40:	d95f      	bls.n	8000e02 <__udivmoddi4+0xd6>
 8000d42:	fab2 f682 	clz	r6, r2
 8000d46:	b14e      	cbz	r6, 8000d5c <__udivmoddi4+0x30>
 8000d48:	f1c6 0320 	rsb	r3, r6, #32
 8000d4c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d50:	40b7      	lsls	r7, r6
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d5c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	0c23      	lsrs	r3, r4, #16
 8000d66:	fbbe f1f8 	udiv	r1, lr, r8
 8000d6a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d72:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d907      	bls.n	8000d8a <__udivmoddi4+0x5e>
 8000d7a:	18fb      	adds	r3, r7, r3
 8000d7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d80:	d202      	bcs.n	8000d88 <__udivmoddi4+0x5c>
 8000d82:	429a      	cmp	r2, r3
 8000d84:	f200 8154 	bhi.w	8001030 <__udivmoddi4+0x304>
 8000d88:	4601      	mov	r1, r0
 8000d8a:	1a9b      	subs	r3, r3, r2
 8000d8c:	b2a2      	uxth	r2, r4
 8000d8e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d92:	fb08 3310 	mls	r3, r8, r0, r3
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d9e:	4594      	cmp	ip, r2
 8000da0:	d90b      	bls.n	8000dba <__udivmoddi4+0x8e>
 8000da2:	18ba      	adds	r2, r7, r2
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	bf2c      	ite	cs
 8000daa:	2401      	movcs	r4, #1
 8000dac:	2400      	movcc	r4, #0
 8000dae:	4594      	cmp	ip, r2
 8000db0:	d902      	bls.n	8000db8 <__udivmoddi4+0x8c>
 8000db2:	2c00      	cmp	r4, #0
 8000db4:	f000 813f 	beq.w	8001036 <__udivmoddi4+0x30a>
 8000db8:	4618      	mov	r0, r3
 8000dba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dbe:	eba2 020c 	sub.w	r2, r2, ip
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	b11d      	cbz	r5, 8000dce <__udivmoddi4+0xa2>
 8000dc6:	40f2      	lsrs	r2, r6
 8000dc8:	2300      	movs	r3, #0
 8000dca:	e9c5 2300 	strd	r2, r3, [r5]
 8000dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	d905      	bls.n	8000de2 <__udivmoddi4+0xb6>
 8000dd6:	b10d      	cbz	r5, 8000ddc <__udivmoddi4+0xb0>
 8000dd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4608      	mov	r0, r1
 8000de0:	e7f5      	b.n	8000dce <__udivmoddi4+0xa2>
 8000de2:	fab3 f183 	clz	r1, r3
 8000de6:	2900      	cmp	r1, #0
 8000de8:	d14e      	bne.n	8000e88 <__udivmoddi4+0x15c>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	f0c0 8112 	bcc.w	8001014 <__udivmoddi4+0x2e8>
 8000df0:	4282      	cmp	r2, r0
 8000df2:	f240 810f 	bls.w	8001014 <__udivmoddi4+0x2e8>
 8000df6:	4608      	mov	r0, r1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e8      	beq.n	8000dce <__udivmoddi4+0xa2>
 8000dfc:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e00:	e7e5      	b.n	8000dce <__udivmoddi4+0xa2>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f000 80ac 	beq.w	8000f60 <__udivmoddi4+0x234>
 8000e08:	fab2 f682 	clz	r6, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	f040 80bb 	bne.w	8000f88 <__udivmoddi4+0x25c>
 8000e12:	1a8b      	subs	r3, r1, r2
 8000e14:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e18:	b2bc      	uxth	r4, r7
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	0c02      	lsrs	r2, r0, #16
 8000e1e:	b280      	uxth	r0, r0
 8000e20:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e24:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e28:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e2c:	fb04 f20c 	mul.w	r2, r4, ip
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d90e      	bls.n	8000e52 <__udivmoddi4+0x126>
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e3a:	bf2c      	ite	cs
 8000e3c:	f04f 0901 	movcs.w	r9, #1
 8000e40:	f04f 0900 	movcc.w	r9, #0
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d903      	bls.n	8000e50 <__udivmoddi4+0x124>
 8000e48:	f1b9 0f00 	cmp.w	r9, #0
 8000e4c:	f000 80ec 	beq.w	8001028 <__udivmoddi4+0x2fc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	fb04 f408 	mul.w	r4, r4, r8
 8000e60:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e64:	4294      	cmp	r4, r2
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x154>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e6e:	bf2c      	ite	cs
 8000e70:	2001      	movcs	r0, #1
 8000e72:	2000      	movcc	r0, #0
 8000e74:	4294      	cmp	r4, r2
 8000e76:	d902      	bls.n	8000e7e <__udivmoddi4+0x152>
 8000e78:	2800      	cmp	r0, #0
 8000e7a:	f000 80d1 	beq.w	8001020 <__udivmoddi4+0x2f4>
 8000e7e:	4698      	mov	r8, r3
 8000e80:	1b12      	subs	r2, r2, r4
 8000e82:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e86:	e79d      	b.n	8000dc4 <__udivmoddi4+0x98>
 8000e88:	f1c1 0620 	rsb	r6, r1, #32
 8000e8c:	408b      	lsls	r3, r1
 8000e8e:	fa08 f401 	lsl.w	r4, r8, r1
 8000e92:	fa00 f901 	lsl.w	r9, r0, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	fa28 f806 	lsr.w	r8, r8, r6
 8000e9e:	408a      	lsls	r2, r1
 8000ea0:	431f      	orrs	r7, r3
 8000ea2:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea6:	0c38      	lsrs	r0, r7, #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fa1f fc87 	uxth.w	ip, r7
 8000eae:	0c1c      	lsrs	r4, r3, #16
 8000eb0:	fbb8 fef0 	udiv	lr, r8, r0
 8000eb4:	fb00 881e 	mls	r8, r0, lr, r8
 8000eb8:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ebc:	fb0e f80c 	mul.w	r8, lr, ip
 8000ec0:	45a0      	cmp	r8, r4
 8000ec2:	d90e      	bls.n	8000ee2 <__udivmoddi4+0x1b6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	bf2c      	ite	cs
 8000ecc:	f04f 0b01 	movcs.w	fp, #1
 8000ed0:	f04f 0b00 	movcc.w	fp, #0
 8000ed4:	45a0      	cmp	r8, r4
 8000ed6:	d903      	bls.n	8000ee0 <__udivmoddi4+0x1b4>
 8000ed8:	f1bb 0f00 	cmp.w	fp, #0
 8000edc:	f000 80b8 	beq.w	8001050 <__udivmoddi4+0x324>
 8000ee0:	46d6      	mov	lr, sl
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fa1f f883 	uxth.w	r8, r3
 8000eea:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eee:	fb00 4413 	mls	r4, r0, r3, r4
 8000ef2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d90e      	bls.n	8000f1c <__udivmoddi4+0x1f0>
 8000efe:	193c      	adds	r4, r7, r4
 8000f00:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f04:	bf2c      	ite	cs
 8000f06:	f04f 0801 	movcs.w	r8, #1
 8000f0a:	f04f 0800 	movcc.w	r8, #0
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d903      	bls.n	8000f1a <__udivmoddi4+0x1ee>
 8000f12:	f1b8 0f00 	cmp.w	r8, #0
 8000f16:	f000 809f 	beq.w	8001058 <__udivmoddi4+0x32c>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f20:	eba4 040c 	sub.w	r4, r4, ip
 8000f24:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f28:	4564      	cmp	r4, ip
 8000f2a:	4673      	mov	r3, lr
 8000f2c:	46e0      	mov	r8, ip
 8000f2e:	d302      	bcc.n	8000f36 <__udivmoddi4+0x20a>
 8000f30:	d107      	bne.n	8000f42 <__udivmoddi4+0x216>
 8000f32:	45f1      	cmp	r9, lr
 8000f34:	d205      	bcs.n	8000f42 <__udivmoddi4+0x216>
 8000f36:	ebbe 0302 	subs.w	r3, lr, r2
 8000f3a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f3e:	3801      	subs	r0, #1
 8000f40:	46e0      	mov	r8, ip
 8000f42:	b15d      	cbz	r5, 8000f5c <__udivmoddi4+0x230>
 8000f44:	ebb9 0203 	subs.w	r2, r9, r3
 8000f48:	eb64 0408 	sbc.w	r4, r4, r8
 8000f4c:	fa04 f606 	lsl.w	r6, r4, r6
 8000f50:	fa22 f301 	lsr.w	r3, r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	431e      	orrs	r6, r3
 8000f58:	e9c5 6400 	strd	r6, r4, [r5]
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	e736      	b.n	8000dce <__udivmoddi4+0xa2>
 8000f60:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f64:	0c01      	lsrs	r1, r0, #16
 8000f66:	4614      	mov	r4, r2
 8000f68:	b280      	uxth	r0, r0
 8000f6a:	4696      	mov	lr, r2
 8000f6c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f70:	2620      	movs	r6, #32
 8000f72:	4690      	mov	r8, r2
 8000f74:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f78:	4610      	mov	r0, r2
 8000f7a:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f7e:	eba3 0308 	sub.w	r3, r3, r8
 8000f82:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f86:	e74b      	b.n	8000e20 <__udivmoddi4+0xf4>
 8000f88:	40b7      	lsls	r7, r6
 8000f8a:	f1c6 0320 	rsb	r3, r6, #32
 8000f8e:	fa01 f206 	lsl.w	r2, r1, r6
 8000f92:	fa21 f803 	lsr.w	r8, r1, r3
 8000f96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9a:	fa20 f303 	lsr.w	r3, r0, r3
 8000f9e:	b2bc      	uxth	r4, r7
 8000fa0:	40b0      	lsls	r0, r6
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	0c02      	lsrs	r2, r0, #16
 8000fa6:	0c19      	lsrs	r1, r3, #16
 8000fa8:	b280      	uxth	r0, r0
 8000faa:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fae:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fb2:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fb6:	fb09 f804 	mul.w	r8, r9, r4
 8000fba:	4588      	cmp	r8, r1
 8000fbc:	d951      	bls.n	8001062 <__udivmoddi4+0x336>
 8000fbe:	1879      	adds	r1, r7, r1
 8000fc0:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fc4:	bf2c      	ite	cs
 8000fc6:	f04f 0a01 	movcs.w	sl, #1
 8000fca:	f04f 0a00 	movcc.w	sl, #0
 8000fce:	4588      	cmp	r8, r1
 8000fd0:	d902      	bls.n	8000fd8 <__udivmoddi4+0x2ac>
 8000fd2:	f1ba 0f00 	cmp.w	sl, #0
 8000fd6:	d031      	beq.n	800103c <__udivmoddi4+0x310>
 8000fd8:	eba1 0108 	sub.w	r1, r1, r8
 8000fdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe0:	fb09 f804 	mul.w	r8, r9, r4
 8000fe4:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fee:	4543      	cmp	r3, r8
 8000ff0:	d235      	bcs.n	800105e <__udivmoddi4+0x332>
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ff8:	bf2c      	ite	cs
 8000ffa:	f04f 0a01 	movcs.w	sl, #1
 8000ffe:	f04f 0a00 	movcc.w	sl, #0
 8001002:	4543      	cmp	r3, r8
 8001004:	d2bb      	bcs.n	8000f7e <__udivmoddi4+0x252>
 8001006:	f1ba 0f00 	cmp.w	sl, #0
 800100a:	d1b8      	bne.n	8000f7e <__udivmoddi4+0x252>
 800100c:	f1a9 0102 	sub.w	r1, r9, #2
 8001010:	443b      	add	r3, r7
 8001012:	e7b4      	b.n	8000f7e <__udivmoddi4+0x252>
 8001014:	1a84      	subs	r4, r0, r2
 8001016:	eb68 0203 	sbc.w	r2, r8, r3
 800101a:	2001      	movs	r0, #1
 800101c:	4696      	mov	lr, r2
 800101e:	e6eb      	b.n	8000df8 <__udivmoddi4+0xcc>
 8001020:	443a      	add	r2, r7
 8001022:	f1a8 0802 	sub.w	r8, r8, #2
 8001026:	e72b      	b.n	8000e80 <__udivmoddi4+0x154>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	443b      	add	r3, r7
 800102e:	e710      	b.n	8000e52 <__udivmoddi4+0x126>
 8001030:	3902      	subs	r1, #2
 8001032:	443b      	add	r3, r7
 8001034:	e6a9      	b.n	8000d8a <__udivmoddi4+0x5e>
 8001036:	443a      	add	r2, r7
 8001038:	3802      	subs	r0, #2
 800103a:	e6be      	b.n	8000dba <__udivmoddi4+0x8e>
 800103c:	eba7 0808 	sub.w	r8, r7, r8
 8001040:	f1a9 0c02 	sub.w	ip, r9, #2
 8001044:	4441      	add	r1, r8
 8001046:	fbb1 f9fe 	udiv	r9, r1, lr
 800104a:	fb09 f804 	mul.w	r8, r9, r4
 800104e:	e7c9      	b.n	8000fe4 <__udivmoddi4+0x2b8>
 8001050:	f1ae 0e02 	sub.w	lr, lr, #2
 8001054:	443c      	add	r4, r7
 8001056:	e744      	b.n	8000ee2 <__udivmoddi4+0x1b6>
 8001058:	3b02      	subs	r3, #2
 800105a:	443c      	add	r4, r7
 800105c:	e75e      	b.n	8000f1c <__udivmoddi4+0x1f0>
 800105e:	4649      	mov	r1, r9
 8001060:	e78d      	b.n	8000f7e <__udivmoddi4+0x252>
 8001062:	eba1 0108 	sub.w	r1, r1, r8
 8001066:	46cc      	mov	ip, r9
 8001068:	fbb1 f9fe 	udiv	r9, r1, lr
 800106c:	fb09 f804 	mul.w	r8, r9, r4
 8001070:	e7b8      	b.n	8000fe4 <__udivmoddi4+0x2b8>
 8001072:	bf00      	nop

08001074 <__aeabi_idiv0>:
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <applyAccelDeadzone>:
static void MX_LPUART1_UART_Init(void);
static void MX_SPI1_Init(void);
static void MX_TIM5_Init(void);
/* USER CODE BEGIN PFP */

float applyAccelDeadzone(float accel, float deadzone) {
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001082:	edc7 0a00 	vstr	s1, [r7]
    if (fabsf(accel) < deadzone) {
 8001086:	edd7 7a01 	vldr	s15, [r7, #4]
 800108a:	eef0 7ae7 	vabs.f32	s15, s15
 800108e:	ed97 7a00 	vldr	s14, [r7]
 8001092:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109a:	dd02      	ble.n	80010a2 <applyAccelDeadzone+0x2a>
        return 0.0f;
 800109c:	f04f 0300 	mov.w	r3, #0
 80010a0:	e000      	b.n	80010a4 <applyAccelDeadzone+0x2c>
    }
    return accel;
 80010a2:	687b      	ldr	r3, [r7, #4]
}
 80010a4:	ee07 3a90 	vmov	s15, r3
 80010a8:	eeb0 0a67 	vmov.f32	s0, s15
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
	...

080010b8 <assignMotorValues>:

void assignMotorValues(float Fx_d, float Fy_d, float *m1, float *m2, float *m3, float *m4) {
 80010b8:	b480      	push	{r7}
 80010ba:	b089      	sub	sp, #36	@ 0x24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	ed87 0a05 	vstr	s0, [r7, #20]
 80010c2:	edc7 0a04 	vstr	s1, [r7, #16]
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
 80010cc:	603b      	str	r3, [r7, #0]
	*m1 = 0;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f04f 0200 	mov.w	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
	*m2 = 0;
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
	*m3 = 0;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f04f 0200 	mov.w	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
	*m4 = 0;
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	f04f 0200 	mov.w	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]

	// X-axis control: motors 1,3 vs 2,4
	if (Fx_d > 0) {
 80010ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80010f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fa:	dd18      	ble.n	800112e <assignMotorValues+0x76>
		*m1 += fabsf(Fx_d);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	ed93 7a00 	vldr	s14, [r3]
 8001102:	edd7 7a05 	vldr	s15, [r7, #20]
 8001106:	eef0 7ae7 	vabs.f32	s15, s15
 800110a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	edc3 7a00 	vstr	s15, [r3]
		*m3 += fabsf(Fx_d);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	ed93 7a00 	vldr	s14, [r3]
 800111a:	edd7 7a05 	vldr	s15, [r7, #20]
 800111e:	eef0 7ae7 	vabs.f32	s15, s15
 8001122:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	edc3 7a00 	vstr	s15, [r3]
 800112c:	e017      	b.n	800115e <assignMotorValues+0xa6>
	} else {
		*m2 += fabsf(Fx_d);
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	ed93 7a00 	vldr	s14, [r3]
 8001134:	edd7 7a05 	vldr	s15, [r7, #20]
 8001138:	eef0 7ae7 	vabs.f32	s15, s15
 800113c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	edc3 7a00 	vstr	s15, [r3]
		*m4 += fabsf(Fx_d);
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	ed93 7a00 	vldr	s14, [r3]
 800114c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001150:	eef0 7ae7 	vabs.f32	s15, s15
 8001154:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	edc3 7a00 	vstr	s15, [r3]
	}

	// Y-axis control: motors 1,2 vs 3,4
	if (Fy_d > 0) {
 800115e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001162:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	dd18      	ble.n	800119e <assignMotorValues+0xe6>
		*m1 += fabsf(Fy_d);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	ed93 7a00 	vldr	s14, [r3]
 8001172:	edd7 7a04 	vldr	s15, [r7, #16]
 8001176:	eef0 7ae7 	vabs.f32	s15, s15
 800117a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	edc3 7a00 	vstr	s15, [r3]
		*m2 += fabsf(Fy_d);
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	ed93 7a00 	vldr	s14, [r3]
 800118a:	edd7 7a04 	vldr	s15, [r7, #16]
 800118e:	eef0 7ae7 	vabs.f32	s15, s15
 8001192:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	edc3 7a00 	vstr	s15, [r3]
 800119c:	e017      	b.n	80011ce <assignMotorValues+0x116>
	} else {
		*m3 += fabsf(Fy_d);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	ed93 7a00 	vldr	s14, [r3]
 80011a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80011a8:	eef0 7ae7 	vabs.f32	s15, s15
 80011ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	edc3 7a00 	vstr	s15, [r3]
		*m4 += fabsf(Fy_d);
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	ed93 7a00 	vldr	s14, [r3]
 80011bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80011c0:	eef0 7ae7 	vabs.f32	s15, s15
 80011c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	edc3 7a00 	vstr	s15, [r3]
	}

	// Torque balancing: ensure diagonal pairs produce equal torque
	float T = *m1 + *m4 - *m2 - *m3;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	ed93 7a00 	vldr	s14, [r3]
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	edd3 7a00 	vldr	s15, [r3]
 80011da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	edd3 7a00 	vldr	s15, [r3]
 80011e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	edd3 7a00 	vldr	s15, [r3]
 80011ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011f2:	edc7 7a07 	vstr	s15, [r7, #28]
	if (T > 0) {
 80011f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80011fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001202:	dd20      	ble.n	8001246 <assignMotorValues+0x18e>
		// Too much CCW torque, increase m2 and m3
		*m2 += fabsf(T) / 2.0f;
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	ed93 7a00 	vldr	s14, [r3]
 800120a:	edd7 7a07 	vldr	s15, [r7, #28]
 800120e:	eef0 6ae7 	vabs.f32	s13, s15
 8001212:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001216:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800121a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	edc3 7a00 	vstr	s15, [r3]
		*m3 += fabsf(T) / 2.0f;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	ed93 7a00 	vldr	s14, [r3]
 800122a:	edd7 7a07 	vldr	s15, [r7, #28]
 800122e:	eef0 6ae7 	vabs.f32	s13, s15
 8001232:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001236:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800123a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	edc3 7a00 	vstr	s15, [r3]
 8001244:	e026      	b.n	8001294 <assignMotorValues+0x1dc>
	} else if (T < 0) {
 8001246:	edd7 7a07 	vldr	s15, [r7, #28]
 800124a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800124e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001252:	d51f      	bpl.n	8001294 <assignMotorValues+0x1dc>
		// Too much CW torque, increase m1 and m4
		*m1 += fabsf(T) / 2.0f;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	ed93 7a00 	vldr	s14, [r3]
 800125a:	edd7 7a07 	vldr	s15, [r7, #28]
 800125e:	eef0 6ae7 	vabs.f32	s13, s15
 8001262:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001266:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800126a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	edc3 7a00 	vstr	s15, [r3]
		*m4 += fabsf(T) / 2.0f;
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	ed93 7a00 	vldr	s14, [r3]
 800127a:	edd7 7a07 	vldr	s15, [r7, #28]
 800127e:	eef0 6ae7 	vabs.f32	s13, s15
 8001282:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001286:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800128a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	edc3 7a00 	vstr	s15, [r3]
	}

	// Convert force to duty cycle
	float scale = (MAX_DUTY - MIN_DUTY) / MAX_FORCE;
 8001294:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8001298:	61bb      	str	r3, [r7, #24]
	*m1 = *m1 * scale + MIN_DUTY;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	ed93 7a00 	vldr	s14, [r3]
 80012a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80012a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80012ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	edc3 7a00 	vstr	s15, [r3]
	*m2 = *m2 * scale + MIN_DUTY;
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	ed93 7a00 	vldr	s14, [r3]
 80012bc:	edd7 7a06 	vldr	s15, [r7, #24]
 80012c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80012c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	edc3 7a00 	vstr	s15, [r3]
	*m3 = *m3 * scale + MIN_DUTY;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	ed93 7a00 	vldr	s14, [r3]
 80012d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80012dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80012e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	edc3 7a00 	vstr	s15, [r3]
	*m4 = *m4 * scale + MIN_DUTY;
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	ed93 7a00 	vldr	s14, [r3]
 80012f4:	edd7 7a06 	vldr	s15, [r7, #24]
 80012f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fc:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001300:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	edc3 7a00 	vstr	s15, [r3]

	// Clamp to valid range
	*m1 = MAX(MIN_DUTY, MIN(*m1, MAX_DUTY));
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	edd3 7a00 	vldr	s15, [r3]
 8001310:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001314:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131c:	bf4c      	ite	mi
 800131e:	2301      	movmi	r3, #1
 8001320:	2300      	movpl	r3, #0
 8001322:	b2db      	uxtb	r3, r3
 8001324:	f083 0301 	eor.w	r3, r3, #1
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b00      	cmp	r3, #0
 800132c:	d111      	bne.n	8001352 <assignMotorValues+0x29a>
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	edd3 7a00 	vldr	s15, [r3]
 8001334:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001338:	eef4 7ac7 	vcmpe.f32	s15, s14
 800133c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001340:	bf4c      	ite	mi
 8001342:	2301      	movmi	r3, #1
 8001344:	2300      	movpl	r3, #0
 8001346:	b2db      	uxtb	r3, r3
 8001348:	f083 0301 	eor.w	r3, r3, #1
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00f      	beq.n	8001372 <assignMotorValues+0x2ba>
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	edd3 7a00 	vldr	s15, [r3]
 8001358:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800135c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001364:	d502      	bpl.n	800136c <assignMotorValues+0x2b4>
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	e003      	b.n	8001374 <assignMotorValues+0x2bc>
 800136c:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001370:	e000      	b.n	8001374 <assignMotorValues+0x2bc>
 8001372:	4b57      	ldr	r3, [pc, #348]	@ (80014d0 <assignMotorValues+0x418>)
 8001374:	68fa      	ldr	r2, [r7, #12]
 8001376:	6013      	str	r3, [r2, #0]
	*m2 = MAX(MIN_DUTY, MIN(*m2, MAX_DUTY));
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	edd3 7a00 	vldr	s15, [r3]
 800137e:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001382:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138a:	bf4c      	ite	mi
 800138c:	2301      	movmi	r3, #1
 800138e:	2300      	movpl	r3, #0
 8001390:	b2db      	uxtb	r3, r3
 8001392:	f083 0301 	eor.w	r3, r3, #1
 8001396:	b2db      	uxtb	r3, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	d111      	bne.n	80013c0 <assignMotorValues+0x308>
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	edd3 7a00 	vldr	s15, [r3]
 80013a2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80013a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ae:	bf4c      	ite	mi
 80013b0:	2301      	movmi	r3, #1
 80013b2:	2300      	movpl	r3, #0
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	f083 0301 	eor.w	r3, r3, #1
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d00f      	beq.n	80013e0 <assignMotorValues+0x328>
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	edd3 7a00 	vldr	s15, [r3]
 80013c6:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80013ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d2:	d502      	bpl.n	80013da <assignMotorValues+0x322>
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	e003      	b.n	80013e2 <assignMotorValues+0x32a>
 80013da:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80013de:	e000      	b.n	80013e2 <assignMotorValues+0x32a>
 80013e0:	4b3b      	ldr	r3, [pc, #236]	@ (80014d0 <assignMotorValues+0x418>)
 80013e2:	68ba      	ldr	r2, [r7, #8]
 80013e4:	6013      	str	r3, [r2, #0]
	*m3 = MAX(MIN_DUTY, MIN(*m3, MAX_DUTY));
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80013f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f8:	bf4c      	ite	mi
 80013fa:	2301      	movmi	r3, #1
 80013fc:	2300      	movpl	r3, #0
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	f083 0301 	eor.w	r3, r3, #1
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b00      	cmp	r3, #0
 8001408:	d111      	bne.n	800142e <assignMotorValues+0x376>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141c:	bf4c      	ite	mi
 800141e:	2301      	movmi	r3, #1
 8001420:	2300      	movpl	r3, #0
 8001422:	b2db      	uxtb	r3, r3
 8001424:	f083 0301 	eor.w	r3, r3, #1
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d00f      	beq.n	800144e <assignMotorValues+0x396>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	edd3 7a00 	vldr	s15, [r3]
 8001434:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001438:	eef4 7ac7 	vcmpe.f32	s15, s14
 800143c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001440:	d502      	bpl.n	8001448 <assignMotorValues+0x390>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	e003      	b.n	8001450 <assignMotorValues+0x398>
 8001448:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 800144c:	e000      	b.n	8001450 <assignMotorValues+0x398>
 800144e:	4b20      	ldr	r3, [pc, #128]	@ (80014d0 <assignMotorValues+0x418>)
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	6013      	str	r3, [r2, #0]
	*m4 = MAX(MIN_DUTY, MIN(*m4, MAX_DUTY));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	edd3 7a00 	vldr	s15, [r3]
 800145a:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800145e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001466:	bf4c      	ite	mi
 8001468:	2301      	movmi	r3, #1
 800146a:	2300      	movpl	r3, #0
 800146c:	b2db      	uxtb	r3, r3
 800146e:	f083 0301 	eor.w	r3, r3, #1
 8001472:	b2db      	uxtb	r3, r3
 8001474:	2b00      	cmp	r3, #0
 8001476:	d111      	bne.n	800149c <assignMotorValues+0x3e4>
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	edd3 7a00 	vldr	s15, [r3]
 800147e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001482:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800148a:	bf4c      	ite	mi
 800148c:	2301      	movmi	r3, #1
 800148e:	2300      	movpl	r3, #0
 8001490:	b2db      	uxtb	r3, r3
 8001492:	f083 0301 	eor.w	r3, r3, #1
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2b00      	cmp	r3, #0
 800149a:	d00f      	beq.n	80014bc <assignMotorValues+0x404>
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80014a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	d502      	bpl.n	80014b6 <assignMotorValues+0x3fe>
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	e003      	b.n	80014be <assignMotorValues+0x406>
 80014b6:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80014ba:	e000      	b.n	80014be <assignMotorValues+0x406>
 80014bc:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <assignMotorValues+0x418>)
 80014be:	683a      	ldr	r2, [r7, #0]
 80014c0:	6013      	str	r3, [r2, #0]
}
 80014c2:	bf00      	nop
 80014c4:	3724      	adds	r7, #36	@ 0x24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	40a00000 	.word	0x40a00000
 80014d4:	00000000 	.word	0x00000000

080014d8 <TIM_SetPWM>:

void TIM_SetPWM(float m1, float m2, float m3, float m4) {
 80014d8:	b5b0      	push	{r4, r5, r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	ed87 0a03 	vstr	s0, [r7, #12]
 80014e2:	edc7 0a02 	vstr	s1, [r7, #8]
 80014e6:	ed87 1a01 	vstr	s2, [r7, #4]
 80014ea:	edc7 1a00 	vstr	s3, [r7]
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, max_CCR * 0.01 * m1);
 80014ee:	4b44      	ldr	r3, [pc, #272]	@ (8001600 <TIM_SetPWM+0x128>)
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff f81b 	bl	800052c <__aeabi_i2d>
 80014f6:	a340      	add	r3, pc, #256	@ (adr r3, 80015f8 <TIM_SetPWM+0x120>)
 80014f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fc:	f7ff f880 	bl	8000600 <__aeabi_dmul>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	4614      	mov	r4, r2
 8001506:	461d      	mov	r5, r3
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f7ff f821 	bl	8000550 <__aeabi_f2d>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4620      	mov	r0, r4
 8001514:	4629      	mov	r1, r5
 8001516:	f7ff f873 	bl	8000600 <__aeabi_dmul>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4939      	ldr	r1, [pc, #228]	@ (8001604 <TIM_SetPWM+0x12c>)
 8001520:	680c      	ldr	r4, [r1, #0]
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	f7ff fb43 	bl	8000bb0 <__aeabi_d2uiz>
 800152a:	4603      	mov	r3, r0
 800152c:	6363      	str	r3, [r4, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, max_CCR * 0.01 * m2);
 800152e:	4b34      	ldr	r3, [pc, #208]	@ (8001600 <TIM_SetPWM+0x128>)
 8001530:	4618      	mov	r0, r3
 8001532:	f7fe fffb 	bl	800052c <__aeabi_i2d>
 8001536:	a330      	add	r3, pc, #192	@ (adr r3, 80015f8 <TIM_SetPWM+0x120>)
 8001538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153c:	f7ff f860 	bl	8000600 <__aeabi_dmul>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	4614      	mov	r4, r2
 8001546:	461d      	mov	r5, r3
 8001548:	68b8      	ldr	r0, [r7, #8]
 800154a:	f7ff f801 	bl	8000550 <__aeabi_f2d>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4620      	mov	r0, r4
 8001554:	4629      	mov	r1, r5
 8001556:	f7ff f853 	bl	8000600 <__aeabi_dmul>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4929      	ldr	r1, [pc, #164]	@ (8001604 <TIM_SetPWM+0x12c>)
 8001560:	680c      	ldr	r4, [r1, #0]
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	f7ff fb23 	bl	8000bb0 <__aeabi_d2uiz>
 800156a:	4603      	mov	r3, r0
 800156c:	63a3      	str	r3, [r4, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, max_CCR * 0.01 * m3);
 800156e:	4b24      	ldr	r3, [pc, #144]	@ (8001600 <TIM_SetPWM+0x128>)
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ffdb 	bl	800052c <__aeabi_i2d>
 8001576:	a320      	add	r3, pc, #128	@ (adr r3, 80015f8 <TIM_SetPWM+0x120>)
 8001578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157c:	f7ff f840 	bl	8000600 <__aeabi_dmul>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4614      	mov	r4, r2
 8001586:	461d      	mov	r5, r3
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7fe ffe1 	bl	8000550 <__aeabi_f2d>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4620      	mov	r0, r4
 8001594:	4629      	mov	r1, r5
 8001596:	f7ff f833 	bl	8000600 <__aeabi_dmul>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	4919      	ldr	r1, [pc, #100]	@ (8001604 <TIM_SetPWM+0x12c>)
 80015a0:	680c      	ldr	r4, [r1, #0]
 80015a2:	4610      	mov	r0, r2
 80015a4:	4619      	mov	r1, r3
 80015a6:	f7ff fb03 	bl	8000bb0 <__aeabi_d2uiz>
 80015aa:	4603      	mov	r3, r0
 80015ac:	63e3      	str	r3, [r4, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, max_CCR * 0.01 * m4);
 80015ae:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <TIM_SetPWM+0x128>)
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7fe ffbb 	bl	800052c <__aeabi_i2d>
 80015b6:	a310      	add	r3, pc, #64	@ (adr r3, 80015f8 <TIM_SetPWM+0x120>)
 80015b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015bc:	f7ff f820 	bl	8000600 <__aeabi_dmul>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4614      	mov	r4, r2
 80015c6:	461d      	mov	r5, r3
 80015c8:	6838      	ldr	r0, [r7, #0]
 80015ca:	f7fe ffc1 	bl	8000550 <__aeabi_f2d>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4620      	mov	r0, r4
 80015d4:	4629      	mov	r1, r5
 80015d6:	f7ff f813 	bl	8000600 <__aeabi_dmul>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4909      	ldr	r1, [pc, #36]	@ (8001604 <TIM_SetPWM+0x12c>)
 80015e0:	680c      	ldr	r4, [r1, #0]
 80015e2:	4610      	mov	r0, r2
 80015e4:	4619      	mov	r1, r3
 80015e6:	f7ff fae3 	bl	8000bb0 <__aeabi_d2uiz>
 80015ea:	4603      	mov	r3, r0
 80015ec:	6423      	str	r3, [r4, #64]	@ 0x40
}
 80015ee:	bf00      	nop
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bdb0      	pop	{r4, r5, r7, pc}
 80015f6:	bf00      	nop
 80015f8:	47ae147b 	.word	0x47ae147b
 80015fc:	3f847ae1 	.word	0x3f847ae1
 8001600:	00013880 	.word	0x00013880
 8001604:	20000320 	.word	0x20000320

08001608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800160c:	b0d0      	sub	sp, #320	@ 0x140
 800160e:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001610:	f001 fc52 	bl	8002eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001614:	f000 fa90 	bl	8001b38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001618:	f000 fc2a 	bl	8001e70 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800161c:	f000 fad6 	bl	8001bcc <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8001620:	f000 fb1e 	bl	8001c60 <MX_SPI1_Init>
  MX_TIM5_Init();
 8001624:	f000 fb8a 	bl	8001d3c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  //  Arm the ESC (first send the low signal then the high signal)
  TIM_SetPWM(MIN_DUTY, MIN_DUTY, MIN_DUTY, MIN_DUTY);
 8001628:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 800162c:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 8001630:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 8001634:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8001638:	f7ff ff4e 	bl	80014d8 <TIM_SetPWM>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 800163c:	2100      	movs	r1, #0
 800163e:	4867      	ldr	r0, [pc, #412]	@ (80017dc <main+0x1d4>)
 8001640:	f006 ff68 	bl	8008514 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8001644:	2104      	movs	r1, #4
 8001646:	4865      	ldr	r0, [pc, #404]	@ (80017dc <main+0x1d4>)
 8001648:	f006 ff64 	bl	8008514 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 800164c:	2108      	movs	r1, #8
 800164e:	4863      	ldr	r0, [pc, #396]	@ (80017dc <main+0x1d4>)
 8001650:	f006 ff60 	bl	8008514 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8001654:	210c      	movs	r1, #12
 8001656:	4861      	ldr	r0, [pc, #388]	@ (80017dc <main+0x1d4>)
 8001658:	f006 ff5c 	bl	8008514 <HAL_TIM_PWM_Start>
  HAL_Delay(3000);
 800165c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001660:	f001 fcf0 	bl	8003044 <HAL_Delay>
  IMU_INIT(&hspi1);
 8001664:	485e      	ldr	r0, [pc, #376]	@ (80017e0 <main+0x1d8>)
 8001666:	f001 fb89 	bl	8002d7c <IMU_INIT>
  IMU_SETUP_FOR_LOGGING();
 800166a:	f001 fb95 	bl	8002d98 <IMU_SETUP_FOR_LOGGING>
  IMU_ENABLE_ALL();
 800166e:	f001 fb9b 	bl	8002da8 <IMU_ENABLE_ALL>

  HAL_Delay(3000);
 8001672:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001676:	f001 fce5 	bl	8003044 <HAL_Delay>

  int imuready = IMU_READY();
 800167a:	f001 fba3 	bl	8002dc4 <IMU_READY>
 800167e:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  while(imuready != 1) {
 8001682:	e00e      	b.n	80016a2 <main+0x9a>
	  HAL_UART_Transmit(&hlpuart1, err, 7, 1000);
 8001684:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001688:	2207      	movs	r2, #7
 800168a:	4956      	ldr	r1, [pc, #344]	@ (80017e4 <main+0x1dc>)
 800168c:	4856      	ldr	r0, [pc, #344]	@ (80017e8 <main+0x1e0>)
 800168e:	f008 f9bb 	bl	8009a08 <HAL_UART_Transmit>
	  HAL_Delay(5000);
 8001692:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001696:	f001 fcd5 	bl	8003044 <HAL_Delay>
	  imuready = IMU_READY();
 800169a:	f001 fb93 	bl	8002dc4 <IMU_READY>
 800169e:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  while(imuready != 1) {
 80016a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d1ec      	bne.n	8001684 <main+0x7c>
  }

  struct Vector3 xyz_a;
  struct Vector3 rpy_v;
  struct Vector3 rpy_p; rpy_p.x = 0; rpy_p.y = 0; rpy_p.z = 0;
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	f04f 0300 	mov.w	r3, #0
 80016b2:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 80016b6:	f04f 0200 	mov.w	r2, #0
 80016ba:	f04f 0300 	mov.w	r3, #0
 80016be:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	f04f 0300 	mov.w	r3, #0
 80016ca:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

  // Calibrate ground reference (should be ~9.8 m/s in Z when stationary)
  struct Vector3 xyz_ground; xyz_ground.x = 0; xyz_ground.y = 0; xyz_ground.z = 0;
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	f04f 0300 	mov.w	r3, #0
 80016d6:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	f04f 0300 	mov.w	r3, #0
 80016e2:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	f04f 0300 	mov.w	r3, #0
 80016ee:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
  for(int i = 0; i < 5; i++) {
 80016f2:	2300      	movs	r3, #0
 80016f4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80016f8:	e054      	b.n	80017a4 <main+0x19c>
	  xyz_a = ACCEL_READ_ACCELERATION();
 80016fa:	f000 ffd7 	bl	80026ac <ACCEL_READ_ACCELERATION>
 80016fe:	eeb0 5a40 	vmov.f32	s10, s0
 8001702:	eef0 5a60 	vmov.f32	s11, s1
 8001706:	eeb0 6a41 	vmov.f32	s12, s2
 800170a:	eef0 6a61 	vmov.f32	s13, s3
 800170e:	eeb0 7a42 	vmov.f32	s14, s4
 8001712:	eef0 7a62 	vmov.f32	s15, s5
 8001716:	ed87 5b30 	vstr	d5, [r7, #192]	@ 0xc0
 800171a:	ed87 6b32 	vstr	d6, [r7, #200]	@ 0xc8
 800171e:	ed87 7b34 	vstr	d7, [r7, #208]	@ 0xd0
	  xyz_ground.x += xyz_a.x / 5.0f;
 8001722:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001726:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	4b2f      	ldr	r3, [pc, #188]	@ (80017ec <main+0x1e4>)
 8001730:	f7ff f890 	bl	8000854 <__aeabi_ddiv>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4620      	mov	r0, r4
 800173a:	4629      	mov	r1, r5
 800173c:	f7fe fdaa 	bl	8000294 <__adddf3>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
	  xyz_ground.y += xyz_a.y / 5.0f;
 8001748:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800174c:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	4b25      	ldr	r3, [pc, #148]	@ (80017ec <main+0x1e4>)
 8001756:	f7ff f87d 	bl	8000854 <__aeabi_ddiv>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4620      	mov	r0, r4
 8001760:	4629      	mov	r1, r5
 8001762:	f7fe fd97 	bl	8000294 <__adddf3>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
	  xyz_ground.z += xyz_a.z / 5.0f;
 800176e:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001772:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	4b1c      	ldr	r3, [pc, #112]	@ (80017ec <main+0x1e4>)
 800177c:	f7ff f86a 	bl	8000854 <__aeabi_ddiv>
 8001780:	4602      	mov	r2, r0
 8001782:	460b      	mov	r3, r1
 8001784:	4620      	mov	r0, r4
 8001786:	4629      	mov	r1, r5
 8001788:	f7fe fd84 	bl	8000294 <__adddf3>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
	  HAL_Delay(5);
 8001794:	2005      	movs	r0, #5
 8001796:	f001 fc55 	bl	8003044 <HAL_Delay>
  for(int i = 0; i < 5; i++) {
 800179a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800179e:	3301      	adds	r3, #1
 80017a0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80017a4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80017a8:	2b04      	cmp	r3, #4
 80017aa:	dda6      	ble.n	80016fa <main+0xf2>
  }

  float error_x = 0;
 80017ac:	f04f 0300 	mov.w	r3, #0
 80017b0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  float error_y = 0;
 80017b4:	f04f 0300 	mov.w	r3, #0
 80017b8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  float prev_accel_x = 0;
 80017bc:	f04f 0300 	mov.w	r3, #0
 80017c0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  float prev_accel_y = 0;
 80017c4:	f04f 0300 	mov.w	r3, #0
 80017c8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
  float Fx_d, Fy_d;
  float m1, m2, m3, m4;

  uint32_t last = HAL_GetTick();
 80017cc:	f001 fc2e 	bl	800302c <HAL_GetTick>
 80017d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  for(int i = 0; i < 10000; i++) {
 80017d4:	2300      	movs	r3, #0
 80017d6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80017da:	e145      	b.n	8001a68 <main+0x460>
 80017dc:	20000320 	.word	0x20000320
 80017e0:	20000290 	.word	0x20000290
 80017e4:	20000000 	.word	0x20000000
 80017e8:	200001fc 	.word	0x200001fc
 80017ec:	40140000 	.word	0x40140000
 80017f0:	447a0000 	.word	0x447a0000
 80017f4:	3dcccccd 	.word	0x3dcccccd
 80017f8:	00000000 	.word	0x00000000
		  uint32_t now = HAL_GetTick();
 80017fc:	f001 fc16 	bl	800302c <HAL_GetTick>
 8001800:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
		  float dt = (now - last) / 1000.0f;
 8001804:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001808:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	ee07 3a90 	vmov	s15, r3
 8001812:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001816:	ed5f 6a0a 	vldr	s13, [pc, #-40]	@ 80017f0 <main+0x1e8>
 800181a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800181e:	edc7 7a3c 	vstr	s15, [r7, #240]	@ 0xf0
		  last = now;
 8001822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001826:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc

		  // Read sensor data
		  xyz_a = ACCEL_READ_ACCELERATION();
 800182a:	f000 ff3f 	bl	80026ac <ACCEL_READ_ACCELERATION>
 800182e:	eeb0 5a40 	vmov.f32	s10, s0
 8001832:	eef0 5a60 	vmov.f32	s11, s1
 8001836:	eeb0 6a41 	vmov.f32	s12, s2
 800183a:	eef0 6a61 	vmov.f32	s13, s3
 800183e:	eeb0 7a42 	vmov.f32	s14, s4
 8001842:	eef0 7a62 	vmov.f32	s15, s5
 8001846:	ed87 5b30 	vstr	d5, [r7, #192]	@ 0xc0
 800184a:	ed87 6b32 	vstr	d6, [r7, #200]	@ 0xc8
 800184e:	ed87 7b34 	vstr	d7, [r7, #208]	@ 0xd0
//		  rpy_v = GYRO_READ_RATES();

		  // Remove ground reference and gyro bias
		  xyz_a = vSub(xyz_a, xyz_ground);
 8001852:	ed97 3b1e 	vldr	d3, [r7, #120]	@ 0x78
 8001856:	ed97 4b20 	vldr	d4, [r7, #128]	@ 0x80
 800185a:	ed97 5b22 	vldr	d5, [r7, #136]	@ 0x88
 800185e:	ed97 2b30 	vldr	d2, [r7, #192]	@ 0xc0
 8001862:	ed97 6b32 	vldr	d6, [r7, #200]	@ 0xc8
 8001866:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 800186a:	eeb0 0a42 	vmov.f32	s0, s4
 800186e:	eef0 0a62 	vmov.f32	s1, s5
 8001872:	eeb0 1a46 	vmov.f32	s2, s12
 8001876:	eef0 1a66 	vmov.f32	s3, s13
 800187a:	eeb0 2a47 	vmov.f32	s4, s14
 800187e:	eef0 2a67 	vmov.f32	s5, s15
 8001882:	f001 fabe 	bl	8002e02 <vSub>
 8001886:	eeb0 5a40 	vmov.f32	s10, s0
 800188a:	eef0 5a60 	vmov.f32	s11, s1
 800188e:	eeb0 6a41 	vmov.f32	s12, s2
 8001892:	eef0 6a61 	vmov.f32	s13, s3
 8001896:	eeb0 7a42 	vmov.f32	s14, s4
 800189a:	eef0 7a62 	vmov.f32	s15, s5
 800189e:	ed87 5b30 	vstr	d5, [r7, #192]	@ 0xc0
 80018a2:	ed87 6b32 	vstr	d6, [r7, #200]	@ 0xc8
 80018a6:	ed87 7b34 	vstr	d7, [r7, #208]	@ 0xd0
//		  float alpha = 0.99f;
//		  rpy_p.x = alpha * rpy_p.x + (1.0f - alpha) * accel_roll;
//		  rpy_p.y = alpha * rpy_p.y + (1.0f - alpha) * accel_pitch;

		  // Apply deadzone to accelerations (in droid frame)
		  float accel_x = applyAccelDeadzone(xyz_a.x, ACCEL_DEADZONE);
 80018aa:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 80018ae:	4610      	mov	r0, r2
 80018b0:	4619      	mov	r1, r3
 80018b2:	f7ff f99d 	bl	8000bf0 <__aeabi_d2f>
 80018b6:	4603      	mov	r3, r0
 80018b8:	ed5f 0a32 	vldr	s1, [pc, #-200]	@ 80017f4 <main+0x1ec>
 80018bc:	ee00 3a10 	vmov	s0, r3
 80018c0:	f7ff fbda 	bl	8001078 <applyAccelDeadzone>
 80018c4:	ed87 0a3b 	vstr	s0, [r7, #236]	@ 0xec
		  float accel_y = applyAccelDeadzone(xyz_a.y, ACCEL_DEADZONE);
 80018c8:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	f7ff f98e 	bl	8000bf0 <__aeabi_d2f>
 80018d4:	4603      	mov	r3, r0
 80018d6:	ed5f 0a39 	vldr	s1, [pc, #-228]	@ 80017f4 <main+0x1ec>
 80018da:	ee00 3a10 	vmov	s0, r3
 80018de:	f7ff fbcb 	bl	8001078 <applyAccelDeadzone>
 80018e2:	ed87 0a3a 	vstr	s0, [r7, #232]	@ 0xe8

		  // Accumulate error for integral term
		  error_x += accel_x * dt;
 80018e6:	ed97 7a3b 	vldr	s14, [r7, #236]	@ 0xec
 80018ea:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 80018ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f2:	ed97 7a45 	vldr	s14, [r7, #276]	@ 0x114
 80018f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018fa:	edc7 7a45 	vstr	s15, [r7, #276]	@ 0x114
		  error_y += accel_y * dt;
 80018fe:	ed97 7a3a 	vldr	s14, [r7, #232]	@ 0xe8
 8001902:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8001906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800190a:	ed97 7a44 	vldr	s14, [r7, #272]	@ 0x110
 800190e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001912:	edc7 7a44 	vstr	s15, [r7, #272]	@ 0x110

		  // Calculate derivative of acceleration (jerk)
		  float accel_dot_x = (accel_x - prev_accel_x) / dt;
 8001916:	ed97 7a3b 	vldr	s14, [r7, #236]	@ 0xec
 800191a:	edd7 7a43 	vldr	s15, [r7, #268]	@ 0x10c
 800191e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001922:	ed97 7a3c 	vldr	s14, [r7, #240]	@ 0xf0
 8001926:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800192a:	edc7 7a39 	vstr	s15, [r7, #228]	@ 0xe4
		  float accel_dot_y = (accel_y - prev_accel_y) / dt;
 800192e:	ed97 7a3a 	vldr	s14, [r7, #232]	@ 0xe8
 8001932:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 8001936:	ee77 6a67 	vsub.f32	s13, s14, s15
 800193a:	ed97 7a3c 	vldr	s14, [r7, #240]	@ 0xf0
 800193e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001942:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
		  prev_accel_x = accel_x;
 8001946:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800194a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
		  prev_accel_y = accel_y;
 800194e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001952:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

		  // PID control: directly counteract acceleration in droid frame
		  // Negative sign because we want to oppose the acceleration
		  Fx_d = -(KP * accel_x + KI * error_x + KD * accel_dot_x);
 8001956:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 800195a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800195e:	edd7 7a45 	vldr	s15, [r7, #276]	@ 0x114
 8001962:	ed5f 6a5b 	vldr	s13, [pc, #-364]	@ 80017f8 <main+0x1f0>
 8001966:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800196a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800196e:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8001972:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001976:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800197a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197e:	eef1 7a67 	vneg.f32	s15, s15
 8001982:	edc7 7a41 	vstr	s15, [r7, #260]	@ 0x104
		  Fy_d = -(KP * accel_y + KI * error_y + KD * accel_dot_y);
 8001986:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 800198a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800198e:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8001992:	ed5f 6a67 	vldr	s13, [pc, #-412]	@ 80017f8 <main+0x1f0>
 8001996:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800199a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800199e:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80019a2:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80019a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ae:	eef1 7a67 	vneg.f32	s15, s15
 80019b2:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100

		  // Clamp forces to maximum
		  float F_total = sqrtf(Fx_d * Fx_d + Fy_d * Fy_d);
 80019b6:	edd7 7a41 	vldr	s15, [r7, #260]	@ 0x104
 80019ba:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80019be:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 80019c2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80019c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ca:	eeb0 0a67 	vmov.f32	s0, s15
 80019ce:	f00d f91f 	bl	800ec10 <sqrtf>
 80019d2:	ed87 0a37 	vstr	s0, [r7, #220]	@ 0xdc
		  if (F_total > MAX_FORCE) {
 80019d6:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 80019da:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80019de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e6:	dd17      	ble.n	8001a18 <main+0x410>
			  float scale = MAX_FORCE / F_total;
 80019e8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80019ec:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 80019f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019f4:	edc7 7a36 	vstr	s15, [r7, #216]	@ 0xd8
			  Fx_d *= scale;
 80019f8:	ed97 7a41 	vldr	s14, [r7, #260]	@ 0x104
 80019fc:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8001a00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a04:	edc7 7a41 	vstr	s15, [r7, #260]	@ 0x104
			  Fy_d *= scale;
 8001a08:	ed97 7a40 	vldr	s14, [r7, #256]	@ 0x100
 8001a0c:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8001a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a14:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
		  }

		  // Assign motor values and set PWM
		  assignMotorValues(Fx_d, Fy_d, &m1, &m2, &m3, &m4);
 8001a18:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001a1c:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8001a20:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8001a24:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8001a28:	edd7 0a40 	vldr	s1, [r7, #256]	@ 0x100
 8001a2c:	ed97 0a41 	vldr	s0, [r7, #260]	@ 0x104
 8001a30:	f7ff fb42 	bl	80010b8 <assignMotorValues>
		  TIM_SetPWM(m1, m2, m3, m4);
 8001a34:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001a38:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001a3c:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 8001a40:	ed97 6a1a 	vldr	s12, [r7, #104]	@ 0x68
 8001a44:	eef0 1a46 	vmov.f32	s3, s12
 8001a48:	eeb0 1a66 	vmov.f32	s2, s13
 8001a4c:	eef0 0a47 	vmov.f32	s1, s14
 8001a50:	eeb0 0a67 	vmov.f32	s0, s15
 8001a54:	f7ff fd40 	bl	80014d8 <TIM_SetPWM>

		  HAL_Delay(5);
 8001a58:	2005      	movs	r0, #5
 8001a5a:	f001 faf3 	bl	8003044 <HAL_Delay>
	  for(int i = 0; i < 10000; i++) {
 8001a5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001a62:	3301      	adds	r3, #1
 8001a64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001a68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001a6c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001a70:	4293      	cmp	r3, r2
 8001a72:	f77f aec3 	ble.w	80017fc <main+0x1f4>
	  }

	  // Send telemetry
	  char msg[100];
	  snprintf(msg, sizeof(msg), "%.3f,%.3f %.3f,%.3f\n\r", xyz_a.x, xyz_a.y, Fx_d, Fy_d);
 8001a76:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 8001a7a:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	@ 0xc8
 8001a7e:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 8001a82:	f7fe fd65 	bl	8000550 <__aeabi_f2d>
 8001a86:	4682      	mov	sl, r0
 8001a88:	468b      	mov	fp, r1
 8001a8a:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8001a8e:	f7fe fd5f 	bl	8000550 <__aeabi_f2d>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	1d38      	adds	r0, r7, #4
 8001a98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001a9c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001aa0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001aa4:	e9cd 4500 	strd	r4, r5, [sp]
 8001aa8:	4a20      	ldr	r2, [pc, #128]	@ (8001b2c <main+0x524>)
 8001aaa:	2164      	movs	r1, #100	@ 0x64
 8001aac:	f009 fd00 	bl	800b4b0 <sniprintf>
	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001ab0:	1d3b      	adds	r3, r7, #4
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7fe fbe0 	bl	8000278 <strlen>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	1d39      	adds	r1, r7, #4
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac2:	481b      	ldr	r0, [pc, #108]	@ (8001b30 <main+0x528>)
 8001ac4:	f007 ffa0 	bl	8009a08 <HAL_UART_Transmit>
	  snprintf(msg, sizeof(msg), "%.3f,%.3f,%.3f,%.3f\n\r", m1, m2, m3, m4);
 8001ac8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7fe fd40 	bl	8000550 <__aeabi_f2d>
 8001ad0:	4604      	mov	r4, r0
 8001ad2:	460d      	mov	r5, r1
 8001ad4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7fe fd3a 	bl	8000550 <__aeabi_f2d>
 8001adc:	4680      	mov	r8, r0
 8001ade:	4689      	mov	r9, r1
 8001ae0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fd34 	bl	8000550 <__aeabi_f2d>
 8001ae8:	4682      	mov	sl, r0
 8001aea:	468b      	mov	fp, r1
 8001aec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe fd2e 	bl	8000550 <__aeabi_f2d>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	1d38      	adds	r0, r7, #4
 8001afa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001afe:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001b02:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001b06:	e9cd 4500 	strd	r4, r5, [sp]
 8001b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b34 <main+0x52c>)
 8001b0c:	2164      	movs	r1, #100	@ 0x64
 8001b0e:	f009 fccf 	bl	800b4b0 <sniprintf>
	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001b12:	1d3b      	adds	r3, r7, #4
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fbaf 	bl	8000278 <strlen>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	1d39      	adds	r1, r7, #4
 8001b20:	f04f 33ff 	mov.w	r3, #4294967295
 8001b24:	4802      	ldr	r0, [pc, #8]	@ (8001b30 <main+0x528>)
 8001b26:	f007 ff6f 	bl	8009a08 <HAL_UART_Transmit>
  {
 8001b2a:	e653      	b.n	80017d4 <main+0x1cc>
 8001b2c:	0800ec70 	.word	0x0800ec70
 8001b30:	200001fc 	.word	0x200001fc
 8001b34:	0800ec88 	.word	0x0800ec88

08001b38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b09e      	sub	sp, #120	@ 0x78
 8001b3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b3e:	f107 0318 	add.w	r3, r7, #24
 8001b42:	2260      	movs	r2, #96	@ 0x60
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f009 fd4d 	bl	800b5e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]
 8001b58:	611a      	str	r2, [r3, #16]
 8001b5a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	f001 fdf5 	bl	800374c <HAL_PWREx_ControlVoltageScaling>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001b68:	f000 f9da 	bl	8001f20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001b6c:	2310      	movs	r3, #16
 8001b6e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b70:	2301      	movs	r3, #1
 8001b72:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001b74:	2310      	movs	r3, #16
 8001b76:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8001b78:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b82:	f107 0318 	add.w	r3, r7, #24
 8001b86:	4618      	mov	r0, r3
 8001b88:	f001 fe6c 	bl	8003864 <HAL_RCC_OscConfig>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001b92:	f000 f9c5 	bl	8001f20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b96:	231f      	movs	r3, #31
 8001b98:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001bae:	463b      	mov	r3, r7
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f002 fd32 	bl	800461c <HAL_RCC_ClockConfig>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001bbe:	f000 f9af 	bl	8001f20 <Error_Handler>
  }
}
 8001bc2:	bf00      	nop
 8001bc4:	3778      	adds	r7, #120	@ 0x78
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001bd0:	4b21      	ldr	r3, [pc, #132]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001bd2:	4a22      	ldr	r2, [pc, #136]	@ (8001c5c <MX_LPUART1_UART_Init+0x90>)
 8001bd4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8001bd6:	4b20      	ldr	r3, [pc, #128]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001bd8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001bdc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bde:	4b1e      	ldr	r3, [pc, #120]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001be4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001bea:	4b1b      	ldr	r3, [pc, #108]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001bf0:	4b19      	ldr	r3, [pc, #100]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001bf2:	220c      	movs	r2, #12
 8001bf4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bf6:	4b18      	ldr	r3, [pc, #96]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bfc:	4b16      	ldr	r3, [pc, #88]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c02:	4b15      	ldr	r3, [pc, #84]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001c08:	4b13      	ldr	r3, [pc, #76]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001c0e:	4812      	ldr	r0, [pc, #72]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001c10:	f007 feaa 	bl	8009968 <HAL_UART_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001c1a:	f000 f981 	bl	8001f20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c1e:	2100      	movs	r1, #0
 8001c20:	480d      	ldr	r0, [pc, #52]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001c22:	f008 fb6f 	bl	800a304 <HAL_UARTEx_SetTxFifoThreshold>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001c2c:	f000 f978 	bl	8001f20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c30:	2100      	movs	r1, #0
 8001c32:	4809      	ldr	r0, [pc, #36]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001c34:	f008 fba4 	bl	800a380 <HAL_UARTEx_SetRxFifoThreshold>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001c3e:	f000 f96f 	bl	8001f20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001c42:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <MX_LPUART1_UART_Init+0x8c>)
 8001c44:	f008 fb25 	bl	800a292 <HAL_UARTEx_DisableFifoMode>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001c4e:	f000 f967 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200001fc 	.word	0x200001fc
 8001c5c:	46002400 	.word	0x46002400

08001c60 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8001c66:	1d3b      	adds	r3, r7, #4
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c70:	4b30      	ldr	r3, [pc, #192]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001c72:	4a31      	ldr	r2, [pc, #196]	@ (8001d38 <MX_SPI1_Init+0xd8>)
 8001c74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c76:	4b2f      	ldr	r3, [pc, #188]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001c78:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c7e:	4b2d      	ldr	r3, [pc, #180]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c84:	4b2b      	ldr	r3, [pc, #172]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001c86:	2207      	movs	r2, #7
 8001c88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c90:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c96:	4b27      	ldr	r3, [pc, #156]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001c98:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c9e:	4b25      	ldr	r3, [pc, #148]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ca4:	4b23      	ldr	r3, [pc, #140]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001caa:	4b22      	ldr	r3, [pc, #136]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cb0:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8001cb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cb8:	2207      	movs	r2, #7
 8001cba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001cbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cbe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cc2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001cca:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001cd0:	4b18      	ldr	r3, [pc, #96]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001cd6:	4b17      	ldr	r3, [pc, #92]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001cdc:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001ce2:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cfa:	480e      	ldr	r0, [pc, #56]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001cfc:	f005 fc1c 	bl	8007538 <HAL_SPI_Init>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_SPI1_Init+0xaa>
  {
    Error_Handler();
 8001d06:	f000 f90b 	bl	8001f20 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001d0e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001d12:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001d18:	1d3b      	adds	r3, r7, #4
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <MX_SPI1_Init+0xd4>)
 8001d1e:	f006 fb00 	bl	8008322 <HAL_SPIEx_SetConfigAutonomousMode>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_SPI1_Init+0xcc>
  {
    Error_Handler();
 8001d28:	f000 f8fa 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20000290 	.word	0x20000290
 8001d38:	40013000 	.word	0x40013000

08001d3c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08e      	sub	sp, #56	@ 0x38
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d50:	f107 031c 	add.w	r3, r7, #28
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d5c:	463b      	mov	r3, r7
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
 8001d68:	611a      	str	r2, [r3, #16]
 8001d6a:	615a      	str	r2, [r3, #20]
 8001d6c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d6e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001d70:	4a3d      	ldr	r2, [pc, #244]	@ (8001e68 <MX_TIM5_Init+0x12c>)
 8001d72:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d74:	4b3b      	ldr	r3, [pc, #236]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7a:	4b3a      	ldr	r3, [pc, #232]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 80000;
 8001d80:	4b38      	ldr	r3, [pc, #224]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001d82:	4a3a      	ldr	r2, [pc, #232]	@ (8001e6c <MX_TIM5_Init+0x130>)
 8001d84:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d86:	4b37      	ldr	r3, [pc, #220]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d8c:	4b35      	ldr	r3, [pc, #212]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d92:	4834      	ldr	r0, [pc, #208]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001d94:	f006 fb06 	bl	80083a4 <HAL_TIM_Base_Init>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001d9e:	f000 f8bf 	bl	8001f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001da6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001da8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dac:	4619      	mov	r1, r3
 8001dae:	482d      	ldr	r0, [pc, #180]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001db0:	f006 fe16 	bl	80089e0 <HAL_TIM_ConfigClockSource>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001dba:	f000 f8b1 	bl	8001f20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001dbe:	4829      	ldr	r0, [pc, #164]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001dc0:	f006 fb47 	bl	8008452 <HAL_TIM_PWM_Init>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001dca:	f000 f8a9 	bl	8001f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dd6:	f107 031c 	add.w	r3, r7, #28
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4821      	ldr	r0, [pc, #132]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001dde:	f007 fd01 	bl	80097e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001de8:	f000 f89a 	bl	8001f20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dec:	2360      	movs	r3, #96	@ 0x60
 8001dee:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001df4:	2300      	movs	r3, #0
 8001df6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	2200      	movs	r2, #0
 8001e00:	4619      	mov	r1, r3
 8001e02:	4818      	ldr	r0, [pc, #96]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001e04:	f006 fcd8 	bl	80087b8 <HAL_TIM_PWM_ConfigChannel>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8001e0e:	f000 f887 	bl	8001f20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e12:	463b      	mov	r3, r7
 8001e14:	2204      	movs	r2, #4
 8001e16:	4619      	mov	r1, r3
 8001e18:	4812      	ldr	r0, [pc, #72]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001e1a:	f006 fccd 	bl	80087b8 <HAL_TIM_PWM_ConfigChannel>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8001e24:	f000 f87c 	bl	8001f20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e28:	463b      	mov	r3, r7
 8001e2a:	2208      	movs	r2, #8
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	480d      	ldr	r0, [pc, #52]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001e30:	f006 fcc2 	bl	80087b8 <HAL_TIM_PWM_ConfigChannel>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_TIM5_Init+0x102>
  {
    Error_Handler();
 8001e3a:	f000 f871 	bl	8001f20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e3e:	463b      	mov	r3, r7
 8001e40:	220c      	movs	r2, #12
 8001e42:	4619      	mov	r1, r3
 8001e44:	4807      	ldr	r0, [pc, #28]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001e46:	f006 fcb7 	bl	80087b8 <HAL_TIM_PWM_ConfigChannel>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM5_Init+0x118>
  {
    Error_Handler();
 8001e50:	f000 f866 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001e54:	4803      	ldr	r0, [pc, #12]	@ (8001e64 <MX_TIM5_Init+0x128>)
 8001e56:	f000 f977 	bl	8002148 <HAL_TIM_MspPostInit>

}
 8001e5a:	bf00      	nop
 8001e5c:	3738      	adds	r7, #56	@ 0x38
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000320 	.word	0x20000320
 8001e68:	40000c00 	.word	0x40000c00
 8001e6c:	00013880 	.word	0x00013880

08001e70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b088      	sub	sp, #32
 8001e74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e76:	f107 030c 	add.w	r3, r7, #12
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	609a      	str	r2, [r3, #8]
 8001e82:	60da      	str	r2, [r3, #12]
 8001e84:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e86:	4b24      	ldr	r3, [pc, #144]	@ (8001f18 <MX_GPIO_Init+0xa8>)
 8001e88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e8c:	4a22      	ldr	r2, [pc, #136]	@ (8001f18 <MX_GPIO_Init+0xa8>)
 8001e8e:	f043 0304 	orr.w	r3, r3, #4
 8001e92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e96:	4b20      	ldr	r3, [pc, #128]	@ (8001f18 <MX_GPIO_Init+0xa8>)
 8001e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	60bb      	str	r3, [r7, #8]
 8001ea2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f18 <MX_GPIO_Init+0xa8>)
 8001ea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8001f18 <MX_GPIO_Init+0xa8>)
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001eb4:	4b18      	ldr	r3, [pc, #96]	@ (8001f18 <MX_GPIO_Init+0xa8>)
 8001eb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2140      	movs	r1, #64	@ 0x40
 8001ec6:	4815      	ldr	r0, [pc, #84]	@ (8001f1c <MX_GPIO_Init+0xac>)
 8001ec8:	f001 fc28 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001ecc:	2201      	movs	r2, #1
 8001ece:	2180      	movs	r1, #128	@ 0x80
 8001ed0:	4812      	ldr	r0, [pc, #72]	@ (8001f1c <MX_GPIO_Init+0xac>)
 8001ed2:	f001 fc23 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ed6:	2340      	movs	r3, #64	@ 0x40
 8001ed8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eda:	2301      	movs	r3, #1
 8001edc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ee6:	f107 030c 	add.w	r3, r7, #12
 8001eea:	4619      	mov	r1, r3
 8001eec:	480b      	ldr	r0, [pc, #44]	@ (8001f1c <MX_GPIO_Init+0xac>)
 8001eee:	f001 fa35 	bl	800335c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ef2:	2380      	movs	r3, #128	@ 0x80
 8001ef4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001efa:	2301      	movs	r3, #1
 8001efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	4619      	mov	r1, r3
 8001f08:	4804      	ldr	r0, [pc, #16]	@ (8001f1c <MX_GPIO_Init+0xac>)
 8001f0a:	f001 fa27 	bl	800335c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f0e:	bf00      	nop
 8001f10:	3720      	adds	r7, #32
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	46020c00 	.word	0x46020c00
 8001f1c:	42020800 	.word	0x42020800

08001f20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f24:	b672      	cpsid	i
}
 8001f26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <Error_Handler+0x8>

08001f2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f32:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <HAL_MspInit+0x30>)
 8001f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f38:	4a08      	ldr	r2, [pc, #32]	@ (8001f5c <HAL_MspInit+0x30>)
 8001f3a:	f043 0304 	orr.w	r3, r3, #4
 8001f3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001f42:	4b06      	ldr	r3, [pc, #24]	@ (8001f5c <HAL_MspInit+0x30>)
 8001f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	607b      	str	r3, [r7, #4]
 8001f4e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	46020c00 	.word	0x46020c00

08001f60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b0ba      	sub	sp, #232	@ 0xe8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	60da      	str	r2, [r3, #12]
 8001f76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f78:	f107 0310 	add.w	r3, r7, #16
 8001f7c:	22c0      	movs	r2, #192	@ 0xc0
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4618      	mov	r0, r3
 8001f82:	f009 fb30 	bl	800b5e6 <memset>
  if(huart->Instance==LPUART1)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a26      	ldr	r2, [pc, #152]	@ (8002024 <HAL_UART_MspInit+0xc4>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d144      	bne.n	800201a <HAL_UART_MspInit+0xba>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001f90:	f04f 0220 	mov.w	r2, #32
 8001f94:	f04f 0300 	mov.w	r3, #0
 8001f98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK3;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fa0:	f107 0310 	add.w	r3, r7, #16
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f002 ff09 	bl	8004dbc <HAL_RCCEx_PeriphCLKConfig>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001fb0:	f7ff ffb6 	bl	8001f20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001fb4:	4b1c      	ldr	r3, [pc, #112]	@ (8002028 <HAL_UART_MspInit+0xc8>)
 8001fb6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001fba:	4a1b      	ldr	r2, [pc, #108]	@ (8002028 <HAL_UART_MspInit+0xc8>)
 8001fbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fc0:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001fc4:	4b18      	ldr	r3, [pc, #96]	@ (8002028 <HAL_UART_MspInit+0xc8>)
 8001fc6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd2:	4b15      	ldr	r3, [pc, #84]	@ (8002028 <HAL_UART_MspInit+0xc8>)
 8001fd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fd8:	4a13      	ldr	r2, [pc, #76]	@ (8002028 <HAL_UART_MspInit+0xc8>)
 8001fda:	f043 0304 	orr.w	r3, r3, #4
 8001fde:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fe2:	4b11      	ldr	r3, [pc, #68]	@ (8002028 <HAL_UART_MspInit+0xc8>)
 8001fe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	60bb      	str	r3, [r7, #8]
 8001fee:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002002:	2300      	movs	r3, #0
 8002004:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002008:	2308      	movs	r3, #8
 800200a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800200e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002012:	4619      	mov	r1, r3
 8002014:	4805      	ldr	r0, [pc, #20]	@ (800202c <HAL_UART_MspInit+0xcc>)
 8002016:	f001 f9a1 	bl	800335c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800201a:	bf00      	nop
 800201c:	37e8      	adds	r7, #232	@ 0xe8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	46002400 	.word	0x46002400
 8002028:	46020c00 	.word	0x46020c00
 800202c:	42020800 	.word	0x42020800

08002030 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b0ba      	sub	sp, #232	@ 0xe8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002038:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]
 8002046:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002048:	f107 0310 	add.w	r3, r7, #16
 800204c:	22c0      	movs	r2, #192	@ 0xc0
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f009 fac8 	bl	800b5e6 <memset>
  if(hspi->Instance==SPI1)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a27      	ldr	r2, [pc, #156]	@ (80020f8 <HAL_SPI_MspInit+0xc8>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d146      	bne.n	80020ee <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002060:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002064:	f04f 0300 	mov.w	r3, #0
 8002068:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 800206c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002070:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002074:	f107 0310 	add.w	r3, r7, #16
 8002078:	4618      	mov	r0, r3
 800207a:	f002 fe9f 	bl	8004dbc <HAL_RCCEx_PeriphCLKConfig>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8002084:	f7ff ff4c 	bl	8001f20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002088:	4b1c      	ldr	r3, [pc, #112]	@ (80020fc <HAL_SPI_MspInit+0xcc>)
 800208a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800208e:	4a1b      	ldr	r2, [pc, #108]	@ (80020fc <HAL_SPI_MspInit+0xcc>)
 8002090:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002094:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002098:	4b18      	ldr	r3, [pc, #96]	@ (80020fc <HAL_SPI_MspInit+0xcc>)
 800209a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800209e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a6:	4b15      	ldr	r3, [pc, #84]	@ (80020fc <HAL_SPI_MspInit+0xcc>)
 80020a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020ac:	4a13      	ldr	r2, [pc, #76]	@ (80020fc <HAL_SPI_MspInit+0xcc>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020b6:	4b11      	ldr	r3, [pc, #68]	@ (80020fc <HAL_SPI_MspInit+0xcc>)
 80020b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	60bb      	str	r3, [r7, #8]
 80020c2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80020c4:	23e0      	movs	r3, #224	@ 0xe0
 80020c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d6:	2300      	movs	r3, #0
 80020d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020dc:	2305      	movs	r3, #5
 80020de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80020e6:	4619      	mov	r1, r3
 80020e8:	4805      	ldr	r0, [pc, #20]	@ (8002100 <HAL_SPI_MspInit+0xd0>)
 80020ea:	f001 f937 	bl	800335c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80020ee:	bf00      	nop
 80020f0:	37e8      	adds	r7, #232	@ 0xe8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40013000 	.word	0x40013000
 80020fc:	46020c00 	.word	0x46020c00
 8002100:	42020000 	.word	0x42020000

08002104 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a0b      	ldr	r2, [pc, #44]	@ (8002140 <HAL_TIM_Base_MspInit+0x3c>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d10e      	bne.n	8002134 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002116:	4b0b      	ldr	r3, [pc, #44]	@ (8002144 <HAL_TIM_Base_MspInit+0x40>)
 8002118:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800211c:	4a09      	ldr	r2, [pc, #36]	@ (8002144 <HAL_TIM_Base_MspInit+0x40>)
 800211e:	f043 0308 	orr.w	r3, r3, #8
 8002122:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002126:	4b07      	ldr	r3, [pc, #28]	@ (8002144 <HAL_TIM_Base_MspInit+0x40>)
 8002128:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800212c:	f003 0308 	and.w	r3, r3, #8
 8002130:	60fb      	str	r3, [r7, #12]
 8002132:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 8002134:	bf00      	nop
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	40000c00 	.word	0x40000c00
 8002144:	46020c00 	.word	0x46020c00

08002148 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 030c 	add.w	r3, r7, #12
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a12      	ldr	r2, [pc, #72]	@ (80021b0 <HAL_TIM_MspPostInit+0x68>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d11e      	bne.n	80021a8 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216a:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <HAL_TIM_MspPostInit+0x6c>)
 800216c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002170:	4a10      	ldr	r2, [pc, #64]	@ (80021b4 <HAL_TIM_MspPostInit+0x6c>)
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800217a:	4b0e      	ldr	r3, [pc, #56]	@ (80021b4 <HAL_TIM_MspPostInit+0x6c>)
 800217c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002188:	230f      	movs	r3, #15
 800218a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218c:	2302      	movs	r3, #2
 800218e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002194:	2300      	movs	r3, #0
 8002196:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002198:	2302      	movs	r3, #2
 800219a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219c:	f107 030c 	add.w	r3, r7, #12
 80021a0:	4619      	mov	r1, r3
 80021a2:	4805      	ldr	r0, [pc, #20]	@ (80021b8 <HAL_TIM_MspPostInit+0x70>)
 80021a4:	f001 f8da 	bl	800335c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80021a8:	bf00      	nop
 80021aa:	3720      	adds	r7, #32
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	40000c00 	.word	0x40000c00
 80021b4:	46020c00 	.word	0x46020c00
 80021b8:	42020000 	.word	0x42020000

080021bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021c0:	bf00      	nop
 80021c2:	e7fd      	b.n	80021c0 <NMI_Handler+0x4>

080021c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c8:	bf00      	nop
 80021ca:	e7fd      	b.n	80021c8 <HardFault_Handler+0x4>

080021cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021d0:	bf00      	nop
 80021d2:	e7fd      	b.n	80021d0 <MemManage_Handler+0x4>

080021d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <BusFault_Handler+0x4>

080021dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021e0:	bf00      	nop
 80021e2:	e7fd      	b.n	80021e0 <UsageFault_Handler+0x4>

080021e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021e8:	bf00      	nop
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021f2:	b480      	push	{r7}
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002212:	f000 fef7 	bl	8003004 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}

0800221a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800221a:	b480      	push	{r7}
 800221c:	af00      	add	r7, sp, #0
  return 1;
 800221e:	2301      	movs	r3, #1
}
 8002220:	4618      	mov	r0, r3
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <_kill>:

int _kill(int pid, int sig)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b082      	sub	sp, #8
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
 8002232:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002234:	f009 fa3a 	bl	800b6ac <__errno>
 8002238:	4603      	mov	r3, r0
 800223a:	2216      	movs	r2, #22
 800223c:	601a      	str	r2, [r3, #0]
  return -1;
 800223e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <_exit>:

void _exit (int status)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002252:	f04f 31ff 	mov.w	r1, #4294967295
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f7ff ffe7 	bl	800222a <_kill>
  while (1) {}    /* Make sure we hang here */
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <_exit+0x12>

08002260 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]
 8002270:	e00a      	b.n	8002288 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002272:	f3af 8000 	nop.w
 8002276:	4601      	mov	r1, r0
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	60ba      	str	r2, [r7, #8]
 800227e:	b2ca      	uxtb	r2, r1
 8002280:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	3301      	adds	r3, #1
 8002286:	617b      	str	r3, [r7, #20]
 8002288:	697a      	ldr	r2, [r7, #20]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	429a      	cmp	r2, r3
 800228e:	dbf0      	blt.n	8002272 <_read+0x12>
  }

  return len;
 8002290:	687b      	ldr	r3, [r7, #4]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b086      	sub	sp, #24
 800229e:	af00      	add	r7, sp, #0
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a6:	2300      	movs	r3, #0
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	e009      	b.n	80022c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	1c5a      	adds	r2, r3, #1
 80022b0:	60ba      	str	r2, [r7, #8]
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	3301      	adds	r3, #1
 80022be:	617b      	str	r3, [r7, #20]
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	dbf1      	blt.n	80022ac <_write+0x12>
  }
  return len;
 80022c8:	687b      	ldr	r3, [r7, #4]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <_close>:

int _close(int file)
{
 80022d2:	b480      	push	{r7}
 80022d4:	b083      	sub	sp, #12
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022de:	4618      	mov	r0, r3
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
 80022f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022fa:	605a      	str	r2, [r3, #4]
  return 0;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <_isatty>:

int _isatty(int file)
{
 800230a:	b480      	push	{r7}
 800230c:	b083      	sub	sp, #12
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002312:	2301      	movs	r3, #1
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800232c:	2300      	movs	r3, #0
}
 800232e:	4618      	mov	r0, r3
 8002330:	3714      	adds	r7, #20
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
	...

0800233c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002344:	4a14      	ldr	r2, [pc, #80]	@ (8002398 <_sbrk+0x5c>)
 8002346:	4b15      	ldr	r3, [pc, #84]	@ (800239c <_sbrk+0x60>)
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002350:	4b13      	ldr	r3, [pc, #76]	@ (80023a0 <_sbrk+0x64>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d102      	bne.n	800235e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002358:	4b11      	ldr	r3, [pc, #68]	@ (80023a0 <_sbrk+0x64>)
 800235a:	4a12      	ldr	r2, [pc, #72]	@ (80023a4 <_sbrk+0x68>)
 800235c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800235e:	4b10      	ldr	r3, [pc, #64]	@ (80023a0 <_sbrk+0x64>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4413      	add	r3, r2
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	429a      	cmp	r2, r3
 800236a:	d207      	bcs.n	800237c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800236c:	f009 f99e 	bl	800b6ac <__errno>
 8002370:	4603      	mov	r3, r0
 8002372:	220c      	movs	r2, #12
 8002374:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002376:	f04f 33ff 	mov.w	r3, #4294967295
 800237a:	e009      	b.n	8002390 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800237c:	4b08      	ldr	r3, [pc, #32]	@ (80023a0 <_sbrk+0x64>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002382:	4b07      	ldr	r3, [pc, #28]	@ (80023a0 <_sbrk+0x64>)
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4413      	add	r3, r2
 800238a:	4a05      	ldr	r2, [pc, #20]	@ (80023a0 <_sbrk+0x64>)
 800238c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800238e:	68fb      	ldr	r3, [r7, #12]
}
 8002390:	4618      	mov	r0, r3
 8002392:	3718      	adds	r7, #24
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20040000 	.word	0x20040000
 800239c:	00000400 	.word	0x00000400
 80023a0:	2000036c 	.word	0x2000036c
 80023a4:	200004e0 	.word	0x200004e0

080023a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023ac:	4b18      	ldr	r3, [pc, #96]	@ (8002410 <SystemInit+0x68>)
 80023ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023b2:	4a17      	ldr	r2, [pc, #92]	@ (8002410 <SystemInit+0x68>)
 80023b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80023bc:	4b15      	ldr	r3, [pc, #84]	@ (8002414 <SystemInit+0x6c>)
 80023be:	2201      	movs	r2, #1
 80023c0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80023c2:	4b14      	ldr	r3, [pc, #80]	@ (8002414 <SystemInit+0x6c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80023c8:	4b12      	ldr	r3, [pc, #72]	@ (8002414 <SystemInit+0x6c>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80023ce:	4b11      	ldr	r3, [pc, #68]	@ (8002414 <SystemInit+0x6c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80023d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002414 <SystemInit+0x6c>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a0e      	ldr	r2, [pc, #56]	@ (8002414 <SystemInit+0x6c>)
 80023da:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80023de:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80023e2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80023e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002414 <SystemInit+0x6c>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80023ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002414 <SystemInit+0x6c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a09      	ldr	r2, [pc, #36]	@ (8002414 <SystemInit+0x6c>)
 80023f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023f4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80023f6:	4b07      	ldr	r3, [pc, #28]	@ (8002414 <SystemInit+0x6c>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80023fc:	4b04      	ldr	r3, [pc, #16]	@ (8002410 <SystemInit+0x68>)
 80023fe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002402:	609a      	str	r2, [r3, #8]
  #endif
}
 8002404:	bf00      	nop
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	e000ed00 	.word	0xe000ed00
 8002414:	46020c00 	.word	0x46020c00

08002418 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002418:	480d      	ldr	r0, [pc, #52]	@ (8002450 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800241a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800241c:	f7ff ffc4 	bl	80023a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002420:	480c      	ldr	r0, [pc, #48]	@ (8002454 <LoopForever+0x6>)
  ldr r1, =_edata
 8002422:	490d      	ldr	r1, [pc, #52]	@ (8002458 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002424:	4a0d      	ldr	r2, [pc, #52]	@ (800245c <LoopForever+0xe>)
  movs r3, #0
 8002426:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002428:	e002      	b.n	8002430 <LoopCopyDataInit>

0800242a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800242a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800242c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800242e:	3304      	adds	r3, #4

08002430 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002430:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002432:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002434:	d3f9      	bcc.n	800242a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002436:	4a0a      	ldr	r2, [pc, #40]	@ (8002460 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002438:	4c0a      	ldr	r4, [pc, #40]	@ (8002464 <LoopForever+0x16>)
  movs r3, #0
 800243a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800243c:	e001      	b.n	8002442 <LoopFillZerobss>

0800243e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800243e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002440:	3204      	adds	r2, #4

08002442 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002442:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002444:	d3fb      	bcc.n	800243e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002446:	f009 f937 	bl	800b6b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800244a:	f7ff f8dd 	bl	8001608 <main>

0800244e <LoopForever>:

LoopForever:
    b LoopForever
 800244e:	e7fe      	b.n	800244e <LoopForever>
  ldr   r0, =_estack
 8002450:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002454:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002458:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800245c:	0800f1dc 	.word	0x0800f1dc
  ldr r2, =_sbss
 8002460:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002464:	200004da 	.word	0x200004da

08002468 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002468:	e7fe      	b.n	8002468 <ADC1_IRQHandler>
	...

0800246c <ACCEL_INIT>:

static Vector3 parseRawUInts(uint8_t*);

// Forward-facing logic

void ACCEL_INIT(SPI_HandleTypeDef* spiHandler){
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
    unselect();
 8002474:	f000 f9f2 	bl	800285c <unselect>
    a_hspi = spiHandler;
 8002478:	4a05      	ldr	r2, [pc, #20]	@ (8002490 <ACCEL_INIT+0x24>)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6013      	str	r3, [r2, #0]
    ACCEL_READ_ID(); // Dummy read to make sure everything else works
 800247e:	f000 f901 	bl	8002684 <ACCEL_READ_ID>
    ACCEL_RELOAD_SETTINGS();
 8002482:	f000 f8d5 	bl	8002630 <ACCEL_RELOAD_SETTINGS>
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	20000370 	.word	0x20000370

08002494 <ACCEL_GOOD_SETTINGS>:

void ACCEL_GOOD_SETTINGS(){
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
    ACCEL_SET_RANGE(ACCEL_RANGE_3G);
 8002498:	2000      	movs	r0, #0
 800249a:	f000 f96f 	bl	800277c <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_400);
 800249e:	210a      	movs	r1, #10
 80024a0:	200a      	movs	r0, #10
 80024a2:	f000 f943 	bl	800272c <ACCEL_SET_CONFIG>
    ACCEL_WRITE_FIFO_DOWNSAMP(ACCEL_FIFO_DOWNSAMP_NONE);
 80024a6:	2080      	movs	r0, #128	@ 0x80
 80024a8:	f000 f9ba 	bl	8002820 <ACCEL_WRITE_FIFO_DOWNSAMP>
    ACCEL_WRITE_FIFO_MODE(ACCEL_FIFO_MODE_STREAM);
 80024ac:	2002      	movs	r0, #2
 80024ae:	f000 f9a5 	bl	80027fc <ACCEL_WRITE_FIFO_MODE>
    ACCEL_WRITE_FIFO_ENABLED(ACCEL_FIFO_ENABLED);
 80024b2:	2050      	movs	r0, #80	@ 0x50
 80024b4:	f000 f990 	bl	80027d8 <ACCEL_WRITE_FIFO_ENABLED>
}
 80024b8:	bf00      	nop
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	0000      	movs	r0, r0
	...

080024c0 <ACCEL_SELF_TEST>:

uint8_t ACCEL_SELF_TEST(){
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b094      	sub	sp, #80	@ 0x50
 80024c4:	af00      	add	r7, sp, #0
    Vector3 positive;
    Vector3 negative;
    Vector3 difference;
    uint8_t isGood = 1;
 80024c6:	2301      	movs	r3, #1
 80024c8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    // Setup
    ACCEL_SET_RANGE(ACCEL_RANGE_24G);
 80024cc:	2003      	movs	r0, #3
 80024ce:	f000 f955 	bl	800277c <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_1600);
 80024d2:	210c      	movs	r1, #12
 80024d4:	200a      	movs	r0, #10
 80024d6:	f000 f929 	bl	800272c <ACCEL_SET_CONFIG>
    // ACCEL_RELOAD_SETTINGS();
    // positive = ACCEL_READ_ACCELERATION();
    HAL_Delay(5);
 80024da:	2005      	movs	r0, #5
 80024dc:	f000 fdb2 	bl	8003044 <HAL_Delay>
    // Positive
    select();
 80024e0:	f000 f9b0 	bl	8002844 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x0D);
 80024e4:	210d      	movs	r1, #13
 80024e6:	206d      	movs	r0, #109	@ 0x6d
 80024e8:	f000 f9ee 	bl	80028c8 <writeAddr>
    unselect();
 80024ec:	f000 f9b6 	bl	800285c <unselect>
    HAL_Delay(55);
 80024f0:	2037      	movs	r0, #55	@ 0x37
 80024f2:	f000 fda7 	bl	8003044 <HAL_Delay>
    positive = ACCEL_READ_ACCELERATION();
 80024f6:	f000 f8d9 	bl	80026ac <ACCEL_READ_ACCELERATION>
 80024fa:	eeb0 5a40 	vmov.f32	s10, s0
 80024fe:	eef0 5a60 	vmov.f32	s11, s1
 8002502:	eeb0 6a41 	vmov.f32	s12, s2
 8002506:	eef0 6a61 	vmov.f32	s13, s3
 800250a:	eeb0 7a42 	vmov.f32	s14, s4
 800250e:	eef0 7a62 	vmov.f32	s15, s5
 8002512:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 8002516:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 800251a:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
    // Negative
    select();
 800251e:	f000 f991 	bl	8002844 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x09);
 8002522:	2109      	movs	r1, #9
 8002524:	206d      	movs	r0, #109	@ 0x6d
 8002526:	f000 f9cf 	bl	80028c8 <writeAddr>
    unselect();
 800252a:	f000 f997 	bl	800285c <unselect>
    HAL_Delay(55);
 800252e:	2037      	movs	r0, #55	@ 0x37
 8002530:	f000 fd88 	bl	8003044 <HAL_Delay>
    negative = ACCEL_READ_ACCELERATION();
 8002534:	f000 f8ba 	bl	80026ac <ACCEL_READ_ACCELERATION>
 8002538:	eeb0 5a40 	vmov.f32	s10, s0
 800253c:	eef0 5a60 	vmov.f32	s11, s1
 8002540:	eeb0 6a41 	vmov.f32	s12, s2
 8002544:	eef0 6a61 	vmov.f32	s13, s3
 8002548:	eeb0 7a42 	vmov.f32	s14, s4
 800254c:	eef0 7a62 	vmov.f32	s15, s5
 8002550:	ed87 5b06 	vstr	d5, [r7, #24]
 8002554:	ed87 6b08 	vstr	d6, [r7, #32]
 8002558:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    // Reset
    select();
 800255c:	f000 f972 	bl	8002844 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x00);
 8002560:	2100      	movs	r1, #0
 8002562:	206d      	movs	r0, #109	@ 0x6d
 8002564:	f000 f9b0 	bl	80028c8 <writeAddr>
    unselect();
 8002568:	f000 f978 	bl	800285c <unselect>
    HAL_Delay(55);
 800256c:	2037      	movs	r0, #55	@ 0x37
 800256e:	f000 fd69 	bl	8003044 <HAL_Delay>
    // Calculate results
    difference = vSub(positive, negative);
 8002572:	ed97 3b06 	vldr	d3, [r7, #24]
 8002576:	ed97 4b08 	vldr	d4, [r7, #32]
 800257a:	ed97 5b0a 	vldr	d5, [r7, #40]	@ 0x28
 800257e:	ed97 2b0c 	vldr	d2, [r7, #48]	@ 0x30
 8002582:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8002586:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 800258a:	eeb0 0a42 	vmov.f32	s0, s4
 800258e:	eef0 0a62 	vmov.f32	s1, s5
 8002592:	eeb0 1a46 	vmov.f32	s2, s12
 8002596:	eef0 1a66 	vmov.f32	s3, s13
 800259a:	eeb0 2a47 	vmov.f32	s4, s14
 800259e:	eef0 2a67 	vmov.f32	s5, s15
 80025a2:	f000 fc2e 	bl	8002e02 <vSub>
 80025a6:	eeb0 5a40 	vmov.f32	s10, s0
 80025aa:	eef0 5a60 	vmov.f32	s11, s1
 80025ae:	eeb0 6a41 	vmov.f32	s12, s2
 80025b2:	eef0 6a61 	vmov.f32	s13, s3
 80025b6:	eeb0 7a42 	vmov.f32	s14, s4
 80025ba:	eef0 7a62 	vmov.f32	s15, s5
 80025be:	ed87 5b00 	vstr	d5, [r7]
 80025c2:	ed87 6b02 	vstr	d6, [r7, #8]
 80025c6:	ed87 7b04 	vstr	d7, [r7, #16]
    isGood = (difference.x >= GRAV) &&
 80025ca:	e9d7 0100 	ldrd	r0, r1, [r7]
                (difference.y >= GRAV) &&
 80025ce:	a314      	add	r3, pc, #80	@ (adr r3, 8002620 <ACCEL_SELF_TEST+0x160>)
 80025d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d4:	f7fe fa9a 	bl	8000b0c <__aeabi_dcmpge>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d015      	beq.n	800260a <ACCEL_SELF_TEST+0x14a>
 80025de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    isGood = (difference.x >= GRAV) &&
 80025e2:	a30f      	add	r3, pc, #60	@ (adr r3, 8002620 <ACCEL_SELF_TEST+0x160>)
 80025e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e8:	f7fe fa90 	bl	8000b0c <__aeabi_dcmpge>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00b      	beq.n	800260a <ACCEL_SELF_TEST+0x14a>
                (difference.z >= GRAV/2);
 80025f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
                (difference.y >= GRAV) &&
 80025f6:	a30c      	add	r3, pc, #48	@ (adr r3, 8002628 <ACCEL_SELF_TEST+0x168>)
 80025f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fc:	f7fe fa86 	bl	8000b0c <__aeabi_dcmpge>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <ACCEL_SELF_TEST+0x14a>
 8002606:	2301      	movs	r3, #1
 8002608:	e000      	b.n	800260c <ACCEL_SELF_TEST+0x14c>
 800260a:	2300      	movs	r3, #0
    isGood = (difference.x >= GRAV) &&
 800260c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    return isGood;
 8002610:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8002614:	4618      	mov	r0, r3
 8002616:	3750      	adds	r7, #80	@ 0x50
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	f3af 8000 	nop.w
 8002620:	3a92a305 	.word	0x3a92a305
 8002624:	40239d01 	.word	0x40239d01
 8002628:	3a92a305 	.word	0x3a92a305
 800262c:	40139d01 	.word	0x40139d01

08002630 <ACCEL_RELOAD_SETTINGS>:

void ACCEL_RELOAD_SETTINGS(){
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
    uint8_t rawData[2];
    select();
 8002636:	f000 f905 	bl	8002844 <select>
    readAddr(ADDR_ACC_CONF, rawData, 2);
 800263a:	1d3b      	adds	r3, r7, #4
 800263c:	2202      	movs	r2, #2
 800263e:	4619      	mov	r1, r3
 8002640:	2040      	movs	r0, #64	@ 0x40
 8002642:	f000 f917 	bl	8002874 <readAddr>
    unselect();
 8002646:	f000 f909 	bl	800285c <unselect>

    a_bwp = rawData[0] >> 4; // First 4
 800264a:	793b      	ldrb	r3, [r7, #4]
 800264c:	091b      	lsrs	r3, r3, #4
 800264e:	b2da      	uxtb	r2, r3
 8002650:	4b0a      	ldr	r3, [pc, #40]	@ (800267c <ACCEL_RELOAD_SETTINGS+0x4c>)
 8002652:	701a      	strb	r2, [r3, #0]
    a_odr = rawData[0] & 0b00001111; // Last 4
 8002654:	793b      	ldrb	r3, [r7, #4]
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	b2da      	uxtb	r2, r3
 800265c:	4b08      	ldr	r3, [pc, #32]	@ (8002680 <ACCEL_RELOAD_SETTINGS+0x50>)
 800265e:	701a      	strb	r2, [r3, #0]

    rawData[1] = rawData[1] & 0b00000011; // Last 2
 8002660:	797b      	ldrb	r3, [r7, #5]
 8002662:	f003 0303 	and.w	r3, r3, #3
 8002666:	b2db      	uxtb	r3, r3
 8002668:	717b      	strb	r3, [r7, #5]

    setRangeMem(rawData[1]);
 800266a:	797b      	ldrb	r3, [r7, #5]
 800266c:	4618      	mov	r0, r3
 800266e:	f000 fa13 	bl	8002a98 <setRangeMem>
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20000380 	.word	0x20000380
 8002680:	20000381 	.word	0x20000381

08002684 <ACCEL_READ_ID>:

uint8_t ACCEL_READ_ID(){
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	71fb      	strb	r3, [r7, #7]
    select();
 800268e:	f000 f8d9 	bl	8002844 <select>

    readAddr(ADDR_CHIP_ID, &id, 1);
 8002692:	1dfb      	adds	r3, r7, #7
 8002694:	2201      	movs	r2, #1
 8002696:	4619      	mov	r1, r3
 8002698:	2000      	movs	r0, #0
 800269a:	f000 f8eb 	bl	8002874 <readAddr>

    unselect();
 800269e:	f000 f8dd 	bl	800285c <unselect>
    return id;
 80026a2:	79fb      	ldrb	r3, [r7, #7]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <ACCEL_READ_ACCELERATION>:

Vector3 ACCEL_READ_ACCELERATION(){
 80026ac:	b5b0      	push	{r4, r5, r7, lr}
 80026ae:	b08e      	sub	sp, #56	@ 0x38
 80026b0:	af00      	add	r7, sp, #0
    uint8_t rawVals[6];
    select();
 80026b2:	f000 f8c7 	bl	8002844 <select>
    readAddr(ADDR_ACC_X_LSB, rawVals, 6);
 80026b6:	f107 0318 	add.w	r3, r7, #24
 80026ba:	2206      	movs	r2, #6
 80026bc:	4619      	mov	r1, r3
 80026be:	2012      	movs	r0, #18
 80026c0:	f000 f8d8 	bl	8002874 <readAddr>
    unselect();
 80026c4:	f000 f8ca 	bl	800285c <unselect>

    return parseRawUInts(rawVals);
 80026c8:	f107 0318 	add.w	r3, r7, #24
 80026cc:	4618      	mov	r0, r3
 80026ce:	f000 f917 	bl	8002900 <parseRawUInts>
 80026d2:	eeb0 5a40 	vmov.f32	s10, s0
 80026d6:	eef0 5a60 	vmov.f32	s11, s1
 80026da:	eeb0 6a41 	vmov.f32	s12, s2
 80026de:	eef0 6a61 	vmov.f32	s13, s3
 80026e2:	eeb0 7a42 	vmov.f32	s14, s4
 80026e6:	eef0 7a62 	vmov.f32	s15, s5
 80026ea:	ed87 5b08 	vstr	d5, [r7, #32]
 80026ee:	ed87 6b0a 	vstr	d6, [r7, #40]	@ 0x28
 80026f2:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
 80026f6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80026fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80026fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002702:	ec45 4b15 	vmov	d5, r4, r5
 8002706:	ec41 0b16 	vmov	d6, r0, r1
 800270a:	ec43 2b17 	vmov	d7, r2, r3
}
 800270e:	eeb0 0a45 	vmov.f32	s0, s10
 8002712:	eef0 0a65 	vmov.f32	s1, s11
 8002716:	eeb0 1a46 	vmov.f32	s2, s12
 800271a:	eef0 1a66 	vmov.f32	s3, s13
 800271e:	eeb0 2a47 	vmov.f32	s4, s14
 8002722:	eef0 2a67 	vmov.f32	s5, s15
 8002726:	3738      	adds	r7, #56	@ 0x38
 8002728:	46bd      	mov	sp, r7
 800272a:	bdb0      	pop	{r4, r5, r7, pc}

0800272c <ACCEL_SET_CONFIG>:
    
    return enabled;
}

// Write functions
void ACCEL_SET_CONFIG(uint8_t oversamplingRate, uint8_t outputDataRate){
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	460a      	mov	r2, r1
 8002736:	71fb      	strb	r3, [r7, #7]
 8002738:	4613      	mov	r3, r2
 800273a:	71bb      	strb	r3, [r7, #6]
    uint8_t message = (oversamplingRate << 4) | outputDataRate;
 800273c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	b25a      	sxtb	r2, r3
 8002744:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002748:	4313      	orrs	r3, r2
 800274a:	b25b      	sxtb	r3, r3
 800274c:	73fb      	strb	r3, [r7, #15]
    select();
 800274e:	f000 f879 	bl	8002844 <select>
    writeAddr(ADDR_ACC_CONF, message);
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	4619      	mov	r1, r3
 8002756:	2040      	movs	r0, #64	@ 0x40
 8002758:	f000 f8b6 	bl	80028c8 <writeAddr>
    unselect();
 800275c:	f000 f87e 	bl	800285c <unselect>
    a_bwp = oversamplingRate;
 8002760:	4a04      	ldr	r2, [pc, #16]	@ (8002774 <ACCEL_SET_CONFIG+0x48>)
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	7013      	strb	r3, [r2, #0]
    a_odr = outputDataRate;
 8002766:	4a04      	ldr	r2, [pc, #16]	@ (8002778 <ACCEL_SET_CONFIG+0x4c>)
 8002768:	79bb      	ldrb	r3, [r7, #6]
 800276a:	7013      	strb	r3, [r2, #0]
}
 800276c:	bf00      	nop
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	20000380 	.word	0x20000380
 8002778:	20000381 	.word	0x20000381

0800277c <ACCEL_SET_RANGE>:
void ACCEL_SET_RANGE(uint8_t range){
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
    select();
 8002786:	f000 f85d 	bl	8002844 <select>
    writeAddr(ADDR_ACC_RANGE, range);
 800278a:	79fb      	ldrb	r3, [r7, #7]
 800278c:	4619      	mov	r1, r3
 800278e:	2041      	movs	r0, #65	@ 0x41
 8002790:	f000 f89a 	bl	80028c8 <writeAddr>
    unselect();
 8002794:	f000 f862 	bl	800285c <unselect>
    setRangeMem(range);
 8002798:	79fb      	ldrb	r3, [r7, #7]
 800279a:	4618      	mov	r0, r3
 800279c:	f000 f97c 	bl	8002a98 <setRangeMem>
}
 80027a0:	bf00      	nop
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <ACCEL_WRITE_PWR_ACTIVATE>:

void ACCEL_WRITE_PWR_ACTIVATE(){
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
    select();
 80027ac:	f000 f84a 	bl	8002844 <select>
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_ACTIVE);
 80027b0:	2100      	movs	r1, #0
 80027b2:	207c      	movs	r0, #124	@ 0x7c
 80027b4:	f000 f888 	bl	80028c8 <writeAddr>
    unselect();
 80027b8:	f000 f850 	bl	800285c <unselect>
}
 80027bc:	bf00      	nop
 80027be:	bd80      	pop	{r7, pc}

080027c0 <ACCEL_WRITE_ACCEL_ENABLE>:
void ACCEL_WRITE_PWR_SUSPEND(){
    select();
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_SUSPEND);
    unselect();
}
void ACCEL_WRITE_ACCEL_ENABLE(){
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
    select();
 80027c4:	f000 f83e 	bl	8002844 <select>
    writeAddr(ADDR_ACC_PWR_CTRL, ACCEL_ACCEL_ENABLED);
 80027c8:	2104      	movs	r1, #4
 80027ca:	207d      	movs	r0, #125	@ 0x7d
 80027cc:	f000 f87c 	bl	80028c8 <writeAddr>
    unselect();
 80027d0:	f000 f844 	bl	800285c <unselect>
}
 80027d4:	bf00      	nop
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <ACCEL_WRITE_FIFO_ENABLED>:
    out.array = realloc(out.array, out.len * sizeof(Vector3)); // Scale down to only nescessary memory
    return out;
}


void ACCEL_WRITE_FIFO_ENABLED(uint8_t enabled){
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4603      	mov	r3, r0
 80027e0:	71fb      	strb	r3, [r7, #7]
    select();
 80027e2:	f000 f82f 	bl	8002844 <select>
    writeAddr(ADDR_FIFO_CONFIG_1, enabled);
 80027e6:	79fb      	ldrb	r3, [r7, #7]
 80027e8:	4619      	mov	r1, r3
 80027ea:	2049      	movs	r0, #73	@ 0x49
 80027ec:	f000 f86c 	bl	80028c8 <writeAddr>
    unselect();
 80027f0:	f000 f834 	bl	800285c <unselect>
}
 80027f4:	bf00      	nop
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <ACCEL_WRITE_FIFO_MODE>:

void ACCEL_WRITE_FIFO_MODE(uint8_t modeFIFO){
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	71fb      	strb	r3, [r7, #7]
    select();
 8002806:	f000 f81d 	bl	8002844 <select>
    writeAddr(ADDR_FIFO_CONFIG_0, modeFIFO);
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	4619      	mov	r1, r3
 800280e:	2048      	movs	r0, #72	@ 0x48
 8002810:	f000 f85a 	bl	80028c8 <writeAddr>
    unselect();
 8002814:	f000 f822 	bl	800285c <unselect>
}
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <ACCEL_WRITE_FIFO_DOWNSAMP>:

void ACCEL_WRITE_FIFO_DOWNSAMP(uint8_t downsampFIFO){
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	71fb      	strb	r3, [r7, #7]
    select();
 800282a:	f000 f80b 	bl	8002844 <select>
    writeAddr(ADDR_FIFO_DOWNS, downsampFIFO);
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	4619      	mov	r1, r3
 8002832:	2045      	movs	r0, #69	@ 0x45
 8002834:	f000 f848 	bl	80028c8 <writeAddr>
    unselect();
 8002838:	f000 f810 	bl	800285c <unselect>
}
 800283c:	bf00      	nop
 800283e:	3708      	adds	r7, #8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <select>:

// Infrastructure backend
static void select(){
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8002848:	2200      	movs	r2, #0
 800284a:	2140      	movs	r1, #64	@ 0x40
 800284c:	4802      	ldr	r0, [pc, #8]	@ (8002858 <select+0x14>)
 800284e:	f000 ff65 	bl	800371c <HAL_GPIO_WritePin>
}
 8002852:	bf00      	nop
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	42020800 	.word	0x42020800

0800285c <unselect>:

static void unselect(){
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 8002860:	2201      	movs	r2, #1
 8002862:	2140      	movs	r1, #64	@ 0x40
 8002864:	4802      	ldr	r0, [pc, #8]	@ (8002870 <unselect+0x14>)
 8002866:	f000 ff59 	bl	800371c <HAL_GPIO_WritePin>
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	42020800 	.word	0x42020800

08002874 <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	60b9      	str	r1, [r7, #8]
 800287e:	607a      	str	r2, [r7, #4]
 8002880:	73fb      	strb	r3, [r7, #15]
    addr = READ | addr;
 8002882:	7bfb      	ldrb	r3, [r7, #15]
 8002884:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002888:	b2db      	uxtb	r3, r3
 800288a:	73fb      	strb	r3, [r7, #15]
    // uint8_t tempBuff[outBytes + 1]; // need to read dummy byte
    
    HAL_SPI_Transmit(a_hspi, &addr, 1, 100);
 800288c:	4b0d      	ldr	r3, [pc, #52]	@ (80028c4 <readAddr+0x50>)
 800288e:	6818      	ldr	r0, [r3, #0]
 8002890:	f107 010f 	add.w	r1, r7, #15
 8002894:	2364      	movs	r3, #100	@ 0x64
 8002896:	2201      	movs	r2, #1
 8002898:	f004 ff64 	bl	8007764 <HAL_SPI_Transmit>
    HAL_SPI_Receive(a_hspi, outBuff, 1, 100); // read dummy
 800289c:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <readAddr+0x50>)
 800289e:	6818      	ldr	r0, [r3, #0]
 80028a0:	2364      	movs	r3, #100	@ 0x64
 80028a2:	2201      	movs	r2, #1
 80028a4:	68b9      	ldr	r1, [r7, #8]
 80028a6:	f005 f971 	bl	8007b8c <HAL_SPI_Receive>
    HAL_SPI_Receive(a_hspi, outBuff, outBytes, 100);
 80028aa:	4b06      	ldr	r3, [pc, #24]	@ (80028c4 <readAddr+0x50>)
 80028ac:	6818      	ldr	r0, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	b29a      	uxth	r2, r3
 80028b2:	2364      	movs	r3, #100	@ 0x64
 80028b4:	68b9      	ldr	r1, [r7, #8]
 80028b6:	f005 f969 	bl	8007b8c <HAL_SPI_Receive>

}
 80028ba:	bf00      	nop
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20000370 	.word	0x20000370

080028c8 <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	460a      	mov	r2, r1
 80028d2:	71fb      	strb	r3, [r7, #7]
 80028d4:	4613      	mov	r3, r2
 80028d6:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	733b      	strb	r3, [r7, #12]
 80028dc:	79bb      	ldrb	r3, [r7, #6]
 80028de:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(a_hspi, message, 2, 100);
 80028e0:	4b05      	ldr	r3, [pc, #20]	@ (80028f8 <writeAddr+0x30>)
 80028e2:	6818      	ldr	r0, [r3, #0]
 80028e4:	f107 010c 	add.w	r1, r7, #12
 80028e8:	2364      	movs	r3, #100	@ 0x64
 80028ea:	2202      	movs	r2, #2
 80028ec:	f004 ff3a 	bl	8007764 <HAL_SPI_Transmit>
}
 80028f0:	bf00      	nop
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	20000370 	.word	0x20000370
 80028fc:	00000000 	.word	0x00000000

08002900 <parseRawUInts>:

static Vector3 parseRawUInts(uint8_t* rawVals){
 8002900:	b5b0      	push	{r4, r5, r7, lr}
 8002902:	b098      	sub	sp, #96	@ 0x60
 8002904:	af00      	add	r7, sp, #0
 8002906:	61f8      	str	r0, [r7, #28]
    int32_t x, y, z;
    Vector3 out;
    // Int casts nescessary for two's complement
    x = ((int16_t)(rawVals[1]*256 + rawVals[0])) * (2 << a_maxRangeBits);
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	3301      	adds	r3, #1
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	021b      	lsls	r3, r3, #8
 8002910:	b29b      	uxth	r3, r3
 8002912:	69fa      	ldr	r2, [r7, #28]
 8002914:	7812      	ldrb	r2, [r2, #0]
 8002916:	4413      	add	r3, r2
 8002918:	b29b      	uxth	r3, r3
 800291a:	b21b      	sxth	r3, r3
 800291c:	461a      	mov	r2, r3
 800291e:	4b5a      	ldr	r3, [pc, #360]	@ (8002a88 <parseRawUInts+0x188>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	4619      	mov	r1, r3
 8002924:	2302      	movs	r3, #2
 8002926:	408b      	lsls	r3, r1
 8002928:	fb02 f303 	mul.w	r3, r2, r3
 800292c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    y = ((int16_t)(rawVals[3]*256 + rawVals[2])) * (2 << a_maxRangeBits);
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	3303      	adds	r3, #3
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	021b      	lsls	r3, r3, #8
 8002936:	b29b      	uxth	r3, r3
 8002938:	69fa      	ldr	r2, [r7, #28]
 800293a:	3202      	adds	r2, #2
 800293c:	7812      	ldrb	r2, [r2, #0]
 800293e:	4413      	add	r3, r2
 8002940:	b29b      	uxth	r3, r3
 8002942:	b21b      	sxth	r3, r3
 8002944:	461a      	mov	r2, r3
 8002946:	4b50      	ldr	r3, [pc, #320]	@ (8002a88 <parseRawUInts+0x188>)
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	4619      	mov	r1, r3
 800294c:	2302      	movs	r3, #2
 800294e:	408b      	lsls	r3, r1
 8002950:	fb02 f303 	mul.w	r3, r2, r3
 8002954:	65bb      	str	r3, [r7, #88]	@ 0x58
    z = ((int16_t)(rawVals[5]*256 + rawVals[4])) * (2 << a_maxRangeBits);
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	3305      	adds	r3, #5
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	021b      	lsls	r3, r3, #8
 800295e:	b29b      	uxth	r3, r3
 8002960:	69fa      	ldr	r2, [r7, #28]
 8002962:	3204      	adds	r2, #4
 8002964:	7812      	ldrb	r2, [r2, #0]
 8002966:	4413      	add	r3, r2
 8002968:	b29b      	uxth	r3, r3
 800296a:	b21b      	sxth	r3, r3
 800296c:	461a      	mov	r2, r3
 800296e:	4b46      	ldr	r3, [pc, #280]	@ (8002a88 <parseRawUInts+0x188>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	4619      	mov	r1, r3
 8002974:	2302      	movs	r3, #2
 8002976:	408b      	lsls	r3, r1
 8002978:	fb02 f303 	mul.w	r3, r2, r3
 800297c:	657b      	str	r3, [r7, #84]	@ 0x54

    // Convert units to real units (m/s^2 or ft/s^2)
    out.x = (x / 32768.0) * 1.5 * GRAV;
 800297e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8002980:	f7fd fdd4 	bl	800052c <__aeabi_i2d>
 8002984:	f04f 0200 	mov.w	r2, #0
 8002988:	4b40      	ldr	r3, [pc, #256]	@ (8002a8c <parseRawUInts+0x18c>)
 800298a:	f7fd ff63 	bl	8000854 <__aeabi_ddiv>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	4610      	mov	r0, r2
 8002994:	4619      	mov	r1, r3
 8002996:	f04f 0200 	mov.w	r2, #0
 800299a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a90 <parseRawUInts+0x190>)
 800299c:	f7fd fe30 	bl	8000600 <__aeabi_dmul>
 80029a0:	4602      	mov	r2, r0
 80029a2:	460b      	mov	r3, r1
 80029a4:	4610      	mov	r0, r2
 80029a6:	4619      	mov	r1, r3
 80029a8:	a335      	add	r3, pc, #212	@ (adr r3, 8002a80 <parseRawUInts+0x180>)
 80029aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ae:	f7fd fe27 	bl	8000600 <__aeabi_dmul>
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    out.z = (z / 32768.0) * 1.5 * GRAV;
 80029ba:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80029bc:	f7fd fdb6 	bl	800052c <__aeabi_i2d>
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	4b31      	ldr	r3, [pc, #196]	@ (8002a8c <parseRawUInts+0x18c>)
 80029c6:	f7fd ff45 	bl	8000854 <__aeabi_ddiv>
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	4610      	mov	r0, r2
 80029d0:	4619      	mov	r1, r3
 80029d2:	f04f 0200 	mov.w	r2, #0
 80029d6:	4b2e      	ldr	r3, [pc, #184]	@ (8002a90 <parseRawUInts+0x190>)
 80029d8:	f7fd fe12 	bl	8000600 <__aeabi_dmul>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4610      	mov	r0, r2
 80029e2:	4619      	mov	r1, r3
 80029e4:	a326      	add	r3, pc, #152	@ (adr r3, 8002a80 <parseRawUInts+0x180>)
 80029e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ea:	f7fd fe09 	bl	8000600 <__aeabi_dmul>
 80029ee:	4602      	mov	r2, r0
 80029f0:	460b      	mov	r3, r1
 80029f2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    out.y = (y / 32768.0) * 1.5 * GRAV;
 80029f6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80029f8:	f7fd fd98 	bl	800052c <__aeabi_i2d>
 80029fc:	f04f 0200 	mov.w	r2, #0
 8002a00:	4b22      	ldr	r3, [pc, #136]	@ (8002a8c <parseRawUInts+0x18c>)
 8002a02:	f7fd ff27 	bl	8000854 <__aeabi_ddiv>
 8002a06:	4602      	mov	r2, r0
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4610      	mov	r0, r2
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	f04f 0200 	mov.w	r2, #0
 8002a12:	4b1f      	ldr	r3, [pc, #124]	@ (8002a90 <parseRawUInts+0x190>)
 8002a14:	f7fd fdf4 	bl	8000600 <__aeabi_dmul>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	4610      	mov	r0, r2
 8002a1e:	4619      	mov	r1, r3
 8002a20:	a317      	add	r3, pc, #92	@ (adr r3, 8002a80 <parseRawUInts+0x180>)
 8002a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a26:	f7fd fdeb 	bl	8000600 <__aeabi_dmul>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    
    return out;
 8002a32:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8002a36:	f107 0520 	add.w	r5, r7, #32
 8002a3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a3e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a42:	e884 0003 	stmia.w	r4, {r0, r1}
 8002a46:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8002a4a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8002a4e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a52:	ec45 4b15 	vmov	d5, r4, r5
 8002a56:	ec41 0b16 	vmov	d6, r0, r1
 8002a5a:	ec43 2b17 	vmov	d7, r2, r3
}
 8002a5e:	eeb0 0a45 	vmov.f32	s0, s10
 8002a62:	eef0 0a65 	vmov.f32	s1, s11
 8002a66:	eeb0 1a46 	vmov.f32	s2, s12
 8002a6a:	eef0 1a66 	vmov.f32	s3, s13
 8002a6e:	eeb0 2a47 	vmov.f32	s4, s14
 8002a72:	eef0 2a67 	vmov.f32	s5, s15
 8002a76:	3760      	adds	r7, #96	@ 0x60
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8002a7c:	f3af 8000 	nop.w
 8002a80:	3a92a305 	.word	0x3a92a305
 8002a84:	40239d01 	.word	0x40239d01
 8002a88:	20000374 	.word	0x20000374
 8002a8c:	40e00000 	.word	0x40e00000
 8002a90:	3ff80000 	.word	0x3ff80000
 8002a94:	00000000 	.word	0x00000000

08002a98 <setRangeMem>:

static void setRangeMem(uint8_t range){
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	71fb      	strb	r3, [r7, #7]
    a_maxRangeBits = range;
 8002aa2:	4a25      	ldr	r2, [pc, #148]	@ (8002b38 <setRangeMem+0xa0>)
 8002aa4:	79fb      	ldrb	r3, [r7, #7]
 8002aa6:	7013      	strb	r3, [r2, #0]
    switch (range)
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d826      	bhi.n	8002afc <setRangeMem+0x64>
 8002aae:	a201      	add	r2, pc, #4	@ (adr r2, 8002ab4 <setRangeMem+0x1c>)
 8002ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab4:	08002ac5 	.word	0x08002ac5
 8002ab8:	08002ad3 	.word	0x08002ad3
 8002abc:	08002ae1 	.word	0x08002ae1
 8002ac0:	08002aef 	.word	0x08002aef
    {
    case ACCEL_RANGE_3G:
        a_maxRangeReal = 3 * GRAV;
 8002ac4:	491d      	ldr	r1, [pc, #116]	@ (8002b3c <setRangeMem+0xa4>)
 8002ac6:	a314      	add	r3, pc, #80	@ (adr r3, 8002b18 <setRangeMem+0x80>)
 8002ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002acc:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002ad0:	e01c      	b.n	8002b0c <setRangeMem+0x74>
    case ACCEL_RANGE_6G:
        a_maxRangeReal = 6 * GRAV;
 8002ad2:	491a      	ldr	r1, [pc, #104]	@ (8002b3c <setRangeMem+0xa4>)
 8002ad4:	a312      	add	r3, pc, #72	@ (adr r3, 8002b20 <setRangeMem+0x88>)
 8002ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ada:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002ade:	e015      	b.n	8002b0c <setRangeMem+0x74>
    case ACCEL_RANGE_12G:
        a_maxRangeReal = 12 * GRAV;
 8002ae0:	4916      	ldr	r1, [pc, #88]	@ (8002b3c <setRangeMem+0xa4>)
 8002ae2:	a311      	add	r3, pc, #68	@ (adr r3, 8002b28 <setRangeMem+0x90>)
 8002ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae8:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002aec:	e00e      	b.n	8002b0c <setRangeMem+0x74>
    case ACCEL_RANGE_24G:
        a_maxRangeReal = 24 * GRAV;
 8002aee:	4913      	ldr	r1, [pc, #76]	@ (8002b3c <setRangeMem+0xa4>)
 8002af0:	a30f      	add	r3, pc, #60	@ (adr r3, 8002b30 <setRangeMem+0x98>)
 8002af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af6:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002afa:	e007      	b.n	8002b0c <setRangeMem+0x74>
    default:
        a_maxRangeReal = 0;
 8002afc:	490f      	ldr	r1, [pc, #60]	@ (8002b3c <setRangeMem+0xa4>)
 8002afe:	f04f 0200 	mov.w	r2, #0
 8002b02:	f04f 0300 	mov.w	r3, #0
 8002b06:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002b0a:	bf00      	nop
    }
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	d7dbf488 	.word	0xd7dbf488
 8002b1c:	403d6b81 	.word	0x403d6b81
 8002b20:	d7dbf488 	.word	0xd7dbf488
 8002b24:	404d6b81 	.word	0x404d6b81
 8002b28:	d7dbf488 	.word	0xd7dbf488
 8002b2c:	405d6b81 	.word	0x405d6b81
 8002b30:	d7dbf488 	.word	0xd7dbf488
 8002b34:	406d6b81 	.word	0x406d6b81
 8002b38:	20000374 	.word	0x20000374
 8002b3c:	20000378 	.word	0x20000378

08002b40 <GYRO_INIT>:

static Vector3 parseRawUInts(uint8_t*);

// Forward-facing logic

void GYRO_INIT(SPI_HandleTypeDef* spiHandler){
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
    unselect();
 8002b48:	f000 f8d0 	bl	8002cec <unselect>
    gyro_hspi = spiHandler;
 8002b4c:	4a04      	ldr	r2, [pc, #16]	@ (8002b60 <GYRO_INIT+0x20>)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6013      	str	r3, [r2, #0]
    GYRO_RELOAD_SETTINGS();
 8002b52:	f000 f817 	bl	8002b84 <GYRO_RELOAD_SETTINGS>
}
 8002b56:	bf00      	nop
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000384 	.word	0x20000384

08002b64 <GYRO_GOOD_SETTINGS>:

void GYRO_GOOD_SETTINGS(){
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
    GYRO_SET_RANGE(GYRO_RANGE_DPS_1K);
 8002b68:	2001      	movs	r0, #1
 8002b6a:	f000 f877 	bl	8002c5c <GYRO_SET_RANGE>
    GYRO_SET_OUPUT_DATA_RATE(GYRO_ODR_1K__BW_116);
 8002b6e:	2002      	movs	r0, #2
 8002b70:	f000 f88c 	bl	8002c8c <GYRO_SET_OUPUT_DATA_RATE>
    GYRO_SET_FIFO_MODE(GYRO_FIFO_STREAM);
 8002b74:	2080      	movs	r0, #128	@ 0x80
 8002b76:	f000 f89b 	bl	8002cb0 <GYRO_SET_FIFO_MODE>
    GYRO_RELOAD_SETTINGS();
 8002b7a:	f000 f803 	bl	8002b84 <GYRO_RELOAD_SETTINGS>
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
	...

08002b84 <GYRO_RELOAD_SETTINGS>:
    unselect();

    return parseRawUInts(rawVals);
}

void GYRO_RELOAD_SETTINGS(){
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
    uint8_t rawVals[2];
    select();
 8002b8a:	f000 f8a3 	bl	8002cd4 <select>
    readAddr(ADDR_RANGE, rawVals, 2);
 8002b8e:	1d3b      	adds	r3, r7, #4
 8002b90:	2202      	movs	r2, #2
 8002b92:	4619      	mov	r1, r3
 8002b94:	200f      	movs	r0, #15
 8002b96:	f000 f8b5 	bl	8002d04 <readAddr>
    unselect();
 8002b9a:	f000 f8a7 	bl	8002cec <unselect>

    range = rawVals[0];
 8002b9e:	793a      	ldrb	r2, [r7, #4]
 8002ba0:	4b05      	ldr	r3, [pc, #20]	@ (8002bb8 <GYRO_RELOAD_SETTINGS+0x34>)
 8002ba2:	701a      	strb	r2, [r3, #0]
    odr = rawVals[1] & 0b01111111; // Ignore bit 7
 8002ba4:	797b      	ldrb	r3, [r7, #5]
 8002ba6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	4b03      	ldr	r3, [pc, #12]	@ (8002bbc <GYRO_RELOAD_SETTINGS+0x38>)
 8002bae:	701a      	strb	r2, [r3, #0]
}   
 8002bb0:	bf00      	nop
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	20000388 	.word	0x20000388
 8002bbc:	20000389 	.word	0x20000389

08002bc0 <GYRO_SELF_TEST>:

uint8_t GYRO_SELF_TEST(){
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	71bb      	strb	r3, [r7, #6]
    uint8_t count = 0;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	71fb      	strb	r3, [r7, #7]
    select();
 8002bce:	f000 f881 	bl	8002cd4 <select>
    writeAddr(ADDR_GYRO_SELF_TEST, 0x01);// Set bit 0
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	203c      	movs	r0, #60	@ 0x3c
 8002bd6:	f000 f8b7 	bl	8002d48 <writeAddr>
    unselect();
 8002bda:	f000 f887 	bl	8002cec <unselect>
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 8002bde:	e00f      	b.n	8002c00 <GYRO_SELF_TEST+0x40>
        HAL_Delay(100);
 8002be0:	2064      	movs	r0, #100	@ 0x64
 8002be2:	f000 fa2f 	bl	8003044 <HAL_Delay>
        select();
 8002be6:	f000 f875 	bl	8002cd4 <select>
        readAddr(ADDR_GYRO_SELF_TEST, &result, 1);
 8002bea:	1dbb      	adds	r3, r7, #6
 8002bec:	2201      	movs	r2, #1
 8002bee:	4619      	mov	r1, r3
 8002bf0:	203c      	movs	r0, #60	@ 0x3c
 8002bf2:	f000 f887 	bl	8002d04 <readAddr>
        unselect();
 8002bf6:	f000 f879 	bl	8002cec <unselect>
        count++;
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	71fb      	strb	r3, [r7, #7]
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 8002c00:	79bb      	ldrb	r3, [r7, #6]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d102      	bne.n	8002c10 <GYRO_SELF_TEST+0x50>
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	2b09      	cmp	r3, #9
 8002c0e:	d9e7      	bls.n	8002be0 <GYRO_SELF_TEST+0x20>
    }
    // if test completed
    if(result & 0b00000010){
 8002c10:	79bb      	ldrb	r3, [r7, #6]
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d008      	beq.n	8002c2c <GYRO_SELF_TEST+0x6c>
        return !(result & 0b00000100); // Essentail return NOT failed.
 8002c1a:	79bb      	ldrb	r3, [r7, #6]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	bf0c      	ite	eq
 8002c24:	2301      	moveq	r3, #1
 8002c26:	2300      	movne	r3, #0
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	e000      	b.n	8002c2e <GYRO_SELF_TEST+0x6e>
        // (bit 2 is 1 if test failed)
    } else { // count reached 10 & test did not complete. Assume fail
        return 0;
 8002c2c:	2300      	movs	r3, #0
    }
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <GYRO_SET_POWERMODE>:
    return out;
}

// Write functions

void GYRO_SET_POWERMODE(uint8_t gyroPowermode){
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b082      	sub	sp, #8
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	71fb      	strb	r3, [r7, #7]
    select();
 8002c40:	f000 f848 	bl	8002cd4 <select>
    writeAddr(ADDR_LPM1, gyroPowermode);
 8002c44:	79fb      	ldrb	r3, [r7, #7]
 8002c46:	4619      	mov	r1, r3
 8002c48:	2011      	movs	r0, #17
 8002c4a:	f000 f87d 	bl	8002d48 <writeAddr>
    unselect();
 8002c4e:	f000 f84d 	bl	8002cec <unselect>
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
	...

08002c5c <GYRO_SET_RANGE>:
void GYRO_SET_RANGE(uint8_t gyroRange){
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
    select();
 8002c66:	f000 f835 	bl	8002cd4 <select>
    range = gyroRange;
 8002c6a:	4a07      	ldr	r2, [pc, #28]	@ (8002c88 <GYRO_SET_RANGE+0x2c>)
 8002c6c:	79fb      	ldrb	r3, [r7, #7]
 8002c6e:	7013      	strb	r3, [r2, #0]
    writeAddr(ADDR_RANGE, gyroRange);
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	4619      	mov	r1, r3
 8002c74:	200f      	movs	r0, #15
 8002c76:	f000 f867 	bl	8002d48 <writeAddr>
    unselect();
 8002c7a:	f000 f837 	bl	8002cec <unselect>
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000388 	.word	0x20000388

08002c8c <GYRO_SET_OUPUT_DATA_RATE>:
void GYRO_SET_OUPUT_DATA_RATE(uint8_t gyroODR){
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
    select();
 8002c96:	f000 f81d 	bl	8002cd4 <select>
    writeAddr(ADDR_BANDWIDTH, gyroODR);
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	2010      	movs	r0, #16
 8002ca0:	f000 f852 	bl	8002d48 <writeAddr>
    unselect();
 8002ca4:	f000 f822 	bl	8002cec <unselect>
}
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <GYRO_SET_FIFO_MODE>:
void GYRO_SET_FIFO_MODE(uint8_t gyroFIFOMode){
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	71fb      	strb	r3, [r7, #7]
    select();
 8002cba:	f000 f80b 	bl	8002cd4 <select>
    writeAddr(ADDR_FIFO_CONFIG_1, gyroFIFOMode);
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	203e      	movs	r0, #62	@ 0x3e
 8002cc4:	f000 f840 	bl	8002d48 <writeAddr>
    unselect();
 8002cc8:	f000 f810 	bl	8002cec <unselect>
}
 8002ccc:	bf00      	nop
 8002cce:	3708      	adds	r7, #8
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <select>:

// Infrastructure definitions
static void select(){
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8002cd8:	2200      	movs	r2, #0
 8002cda:	2180      	movs	r1, #128	@ 0x80
 8002cdc:	4802      	ldr	r0, [pc, #8]	@ (8002ce8 <select+0x14>)
 8002cde:	f000 fd1d 	bl	800371c <HAL_GPIO_WritePin>
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	42020800 	.word	0x42020800

08002cec <unselect>:

static void unselect(){
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	2180      	movs	r1, #128	@ 0x80
 8002cf4:	4802      	ldr	r0, [pc, #8]	@ (8002d00 <unselect+0x14>)
 8002cf6:	f000 fd11 	bl	800371c <HAL_GPIO_WritePin>
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	42020800 	.word	0x42020800

08002d04 <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
 8002d10:	73fb      	strb	r3, [r7, #15]
    uint8_t address = READ | addr;
 8002d12:	7bfb      	ldrb	r3, [r7, #15]
 8002d14:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	75fb      	strb	r3, [r7, #23]

    HAL_SPI_Transmit(gyro_hspi, &address, 1, 100);
 8002d1c:	4b09      	ldr	r3, [pc, #36]	@ (8002d44 <readAddr+0x40>)
 8002d1e:	6818      	ldr	r0, [r3, #0]
 8002d20:	f107 0117 	add.w	r1, r7, #23
 8002d24:	2364      	movs	r3, #100	@ 0x64
 8002d26:	2201      	movs	r2, #1
 8002d28:	f004 fd1c 	bl	8007764 <HAL_SPI_Transmit>
    HAL_SPI_Receive(gyro_hspi, outBuff, outBytes, 100);
 8002d2c:	4b05      	ldr	r3, [pc, #20]	@ (8002d44 <readAddr+0x40>)
 8002d2e:	6818      	ldr	r0, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	2364      	movs	r3, #100	@ 0x64
 8002d36:	68b9      	ldr	r1, [r7, #8]
 8002d38:	f004 ff28 	bl	8007b8c <HAL_SPI_Receive>
}
 8002d3c:	bf00      	nop
 8002d3e:	3718      	adds	r7, #24
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	20000384 	.word	0x20000384

08002d48 <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	460a      	mov	r2, r1
 8002d52:	71fb      	strb	r3, [r7, #7]
 8002d54:	4613      	mov	r3, r2
 8002d56:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	733b      	strb	r3, [r7, #12]
 8002d5c:	79bb      	ldrb	r3, [r7, #6]
 8002d5e:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(gyro_hspi, message, 2, 100);
 8002d60:	4b05      	ldr	r3, [pc, #20]	@ (8002d78 <writeAddr+0x30>)
 8002d62:	6818      	ldr	r0, [r3, #0]
 8002d64:	f107 010c 	add.w	r1, r7, #12
 8002d68:	2364      	movs	r3, #100	@ 0x64
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	f004 fcfa 	bl	8007764 <HAL_SPI_Transmit>
}
 8002d70:	bf00      	nop
 8002d72:	3710      	adds	r7, #16
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	20000384 	.word	0x20000384

08002d7c <IMU_INIT>:

#include "Accel.h"
#include "Gyro.h"


void IMU_INIT(SPI_HandleTypeDef* spiHandle){
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
    ACCEL_INIT(spiHandle);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f7ff fb71 	bl	800246c <ACCEL_INIT>
    GYRO_INIT(spiHandle);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7ff fed8 	bl	8002b40 <GYRO_INIT>
}
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <IMU_SETUP_FOR_LOGGING>:

void IMU_SETUP_FOR_LOGGING(){
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
    ACCEL_GOOD_SETTINGS();
 8002d9c:	f7ff fb7a 	bl	8002494 <ACCEL_GOOD_SETTINGS>
    GYRO_GOOD_SETTINGS();
 8002da0:	f7ff fee0 	bl	8002b64 <GYRO_GOOD_SETTINGS>
}
 8002da4:	bf00      	nop
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <IMU_ENABLE_ALL>:

void IMU_ENABLE_ALL(){
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
    ACCEL_WRITE_PWR_ACTIVATE();
 8002dac:	f7ff fcfc 	bl	80027a8 <ACCEL_WRITE_PWR_ACTIVATE>
    ACCEL_WRITE_ACCEL_ENABLE();
 8002db0:	f7ff fd06 	bl	80027c0 <ACCEL_WRITE_ACCEL_ENABLE>
    GYRO_SET_POWERMODE(GYRO_PWR_NORMAL);
 8002db4:	2000      	movs	r0, #0
 8002db6:	f7ff ff3e 	bl	8002c36 <GYRO_SET_POWERMODE>
    HAL_Delay(100);
 8002dba:	2064      	movs	r0, #100	@ 0x64
 8002dbc:	f000 f942 	bl	8003044 <HAL_Delay>
}
 8002dc0:	bf00      	nop
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <IMU_READY>:

int IMU_READY(){
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
    int ready = 0;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	607b      	str	r3, [r7, #4]
    if(!ACCEL_SELF_TEST()){
 8002dce:	f7ff fb77 	bl	80024c0 <ACCEL_SELF_TEST>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d102      	bne.n	8002dde <IMU_READY+0x1a>
        ready = -1;
 8002dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8002ddc:	607b      	str	r3, [r7, #4]
    }
    if(!GYRO_SELF_TEST()){
 8002dde:	f7ff feef 	bl	8002bc0 <GYRO_SELF_TEST>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d102      	bne.n	8002dee <IMU_READY+0x2a>
        ready -= 2;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3b02      	subs	r3, #2
 8002dec:	607b      	str	r3, [r7, #4]
    }
    return ready == 0 ? 1 : ready;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <IMU_READY+0x34>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	e000      	b.n	8002dfa <IMU_READY+0x36>
 8002df8:	2301      	movs	r3, #1
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <vSub>:
#include "Vectors.h"

Vector3 vSub(Vector3 a, Vector3 b){
 8002e02:	b5b0      	push	{r4, r5, r7, lr}
 8002e04:	b09e      	sub	sp, #120	@ 0x78
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	eeb0 6a44 	vmov.f32	s12, s8
 8002e0c:	eef0 6a64 	vmov.f32	s13, s9
 8002e10:	eeb0 7a45 	vmov.f32	s14, s10
 8002e14:	eef0 7a65 	vmov.f32	s15, s11
 8002e18:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8002e1c:	ed87 1b0e 	vstr	d1, [r7, #56]	@ 0x38
 8002e20:	ed87 2b10 	vstr	d2, [r7, #64]	@ 0x40
 8002e24:	ed87 3b06 	vstr	d3, [r7, #24]
 8002e28:	ed87 6b08 	vstr	d6, [r7, #32]
 8002e2c:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    Vector3 out;
    out.x = a.x - b.x;
 8002e30:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002e34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e38:	f7fd fa2a 	bl	8000290 <__aeabi_dsub>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    out.y = a.y - b.y;
 8002e44:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002e48:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e4c:	f7fd fa20 	bl	8000290 <__aeabi_dsub>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    out.z = a.z - b.z;
 8002e58:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8002e5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e60:	f7fd fa16 	bl	8000290 <__aeabi_dsub>
 8002e64:	4602      	mov	r2, r0
 8002e66:	460b      	mov	r3, r1
 8002e68:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    return out;
 8002e6c:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8002e70:	f107 0548 	add.w	r5, r7, #72	@ 0x48
 8002e74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e78:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002e7c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002e80:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002e84:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002e88:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002e8c:	ec45 4b15 	vmov	d5, r4, r5
 8002e90:	ec41 0b16 	vmov	d6, r0, r1
 8002e94:	ec43 2b17 	vmov	d7, r2, r3
 8002e98:	eeb0 0a45 	vmov.f32	s0, s10
 8002e9c:	eef0 0a65 	vmov.f32	s1, s11
 8002ea0:	eeb0 1a46 	vmov.f32	s2, s12
 8002ea4:	eef0 1a66 	vmov.f32	s3, s13
 8002ea8:	eeb0 2a47 	vmov.f32	s4, s14
 8002eac:	eef0 2a67 	vmov.f32	s5, s15
 8002eb0:	3778      	adds	r7, #120	@ 0x78
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002eb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ebc:	4b12      	ldr	r3, [pc, #72]	@ (8002f08 <HAL_Init+0x50>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a11      	ldr	r2, [pc, #68]	@ (8002f08 <HAL_Init+0x50>)
 8002ec2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ec6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ec8:	2003      	movs	r0, #3
 8002eca:	f000 f96e 	bl	80031aa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002ece:	f001 fd97 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	4b0d      	ldr	r3, [pc, #52]	@ (8002f0c <HAL_Init+0x54>)
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	f003 030f 	and.w	r3, r3, #15
 8002edc:	490c      	ldr	r1, [pc, #48]	@ (8002f10 <HAL_Init+0x58>)
 8002ede:	5ccb      	ldrb	r3, [r1, r3]
 8002ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ee4:	4a0b      	ldr	r2, [pc, #44]	@ (8002f14 <HAL_Init+0x5c>)
 8002ee6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002ee8:	2004      	movs	r0, #4
 8002eea:	f000 f9a5 	bl	8003238 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002eee:	200f      	movs	r0, #15
 8002ef0:	f000 f812 	bl	8002f18 <HAL_InitTick>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e002      	b.n	8002f04 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002efe:	f7ff f815 	bl	8001f2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40022000 	.word	0x40022000
 8002f0c:	46020c00 	.word	0x46020c00
 8002f10:	0800eca0 	.word	0x0800eca0
 8002f14:	20000008 	.word	0x20000008

08002f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002f24:	4b33      	ldr	r3, [pc, #204]	@ (8002ff4 <HAL_InitTick+0xdc>)
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e05c      	b.n	8002fea <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002f30:	4b31      	ldr	r3, [pc, #196]	@ (8002ff8 <HAL_InitTick+0xe0>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d10c      	bne.n	8002f56 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002f3c:	4b2f      	ldr	r3, [pc, #188]	@ (8002ffc <HAL_InitTick+0xe4>)
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	4b2c      	ldr	r3, [pc, #176]	@ (8002ff4 <HAL_InitTick+0xdc>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	4619      	mov	r1, r3
 8002f46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f52:	60fb      	str	r3, [r7, #12]
 8002f54:	e037      	b.n	8002fc6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002f56:	f000 f9c7 	bl	80032e8 <HAL_SYSTICK_GetCLKSourceConfig>
 8002f5a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d023      	beq.n	8002faa <HAL_InitTick+0x92>
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d82d      	bhi.n	8002fc4 <HAL_InitTick+0xac>
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_InitTick+0x5e>
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d00d      	beq.n	8002f90 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002f74:	e026      	b.n	8002fc4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002f76:	4b21      	ldr	r3, [pc, #132]	@ (8002ffc <HAL_InitTick+0xe4>)
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff4 <HAL_InitTick+0xdc>)
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	4619      	mov	r1, r3
 8002f80:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002f84:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f8c:	60fb      	str	r3, [r7, #12]
        break;
 8002f8e:	e01a      	b.n	8002fc6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002f90:	4b18      	ldr	r3, [pc, #96]	@ (8002ff4 <HAL_InitTick+0xdc>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	461a      	mov	r2, r3
 8002f96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f9e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa6:	60fb      	str	r3, [r7, #12]
        break;
 8002fa8:	e00d      	b.n	8002fc6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002faa:	4b12      	ldr	r3, [pc, #72]	@ (8002ff4 <HAL_InitTick+0xdc>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8002fb8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc0:	60fb      	str	r3, [r7, #12]
        break;
 8002fc2:	e000      	b.n	8002fc6 <HAL_InitTick+0xae>
        break;
 8002fc4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f914 	bl	80031f4 <HAL_SYSTICK_Config>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e009      	b.n	8002fea <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	6879      	ldr	r1, [r7, #4]
 8002fda:	f04f 30ff 	mov.w	r0, #4294967295
 8002fde:	f000 f8ef 	bl	80031c0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002fe2:	4a07      	ldr	r2, [pc, #28]	@ (8003000 <HAL_InitTick+0xe8>)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000010 	.word	0x20000010
 8002ff8:	e000e010 	.word	0xe000e010
 8002ffc:	20000008 	.word	0x20000008
 8003000:	2000000c 	.word	0x2000000c

08003004 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003008:	4b06      	ldr	r3, [pc, #24]	@ (8003024 <HAL_IncTick+0x20>)
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	461a      	mov	r2, r3
 800300e:	4b06      	ldr	r3, [pc, #24]	@ (8003028 <HAL_IncTick+0x24>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4413      	add	r3, r2
 8003014:	4a04      	ldr	r2, [pc, #16]	@ (8003028 <HAL_IncTick+0x24>)
 8003016:	6013      	str	r3, [r2, #0]
}
 8003018:	bf00      	nop
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	20000010 	.word	0x20000010
 8003028:	2000038c 	.word	0x2000038c

0800302c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  return uwTick;
 8003030:	4b03      	ldr	r3, [pc, #12]	@ (8003040 <HAL_GetTick+0x14>)
 8003032:	681b      	ldr	r3, [r3, #0]
}
 8003034:	4618      	mov	r0, r3
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	2000038c 	.word	0x2000038c

08003044 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800304c:	f7ff ffee 	bl	800302c <HAL_GetTick>
 8003050:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800305c:	d005      	beq.n	800306a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800305e:	4b0a      	ldr	r3, [pc, #40]	@ (8003088 <HAL_Delay+0x44>)
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	461a      	mov	r2, r3
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	4413      	add	r3, r2
 8003068:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800306a:	bf00      	nop
 800306c:	f7ff ffde 	bl	800302c <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	429a      	cmp	r2, r3
 800307a:	d8f7      	bhi.n	800306c <HAL_Delay+0x28>
  {
  }
}
 800307c:	bf00      	nop
 800307e:	bf00      	nop
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20000010 	.word	0x20000010

0800308c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f003 0307 	and.w	r3, r3, #7
 800309a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800309c:	4b0c      	ldr	r3, [pc, #48]	@ (80030d0 <__NVIC_SetPriorityGrouping+0x44>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030a2:	68ba      	ldr	r2, [r7, #8]
 80030a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030a8:	4013      	ands	r3, r2
 80030aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030be:	4a04      	ldr	r2, [pc, #16]	@ (80030d0 <__NVIC_SetPriorityGrouping+0x44>)
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	60d3      	str	r3, [r2, #12]
}
 80030c4:	bf00      	nop
 80030c6:	3714      	adds	r7, #20
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	e000ed00 	.word	0xe000ed00

080030d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030d8:	4b04      	ldr	r3, [pc, #16]	@ (80030ec <__NVIC_GetPriorityGrouping+0x18>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	0a1b      	lsrs	r3, r3, #8
 80030de:	f003 0307 	and.w	r3, r3, #7
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	e000ed00 	.word	0xe000ed00

080030f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4603      	mov	r3, r0
 80030f8:	6039      	str	r1, [r7, #0]
 80030fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003100:	2b00      	cmp	r3, #0
 8003102:	db0a      	blt.n	800311a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	b2da      	uxtb	r2, r3
 8003108:	490c      	ldr	r1, [pc, #48]	@ (800313c <__NVIC_SetPriority+0x4c>)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	0112      	lsls	r2, r2, #4
 8003110:	b2d2      	uxtb	r2, r2
 8003112:	440b      	add	r3, r1
 8003114:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003118:	e00a      	b.n	8003130 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4908      	ldr	r1, [pc, #32]	@ (8003140 <__NVIC_SetPriority+0x50>)
 8003120:	79fb      	ldrb	r3, [r7, #7]
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	3b04      	subs	r3, #4
 8003128:	0112      	lsls	r2, r2, #4
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	440b      	add	r3, r1
 800312e:	761a      	strb	r2, [r3, #24]
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	e000e100 	.word	0xe000e100
 8003140:	e000ed00 	.word	0xe000ed00

08003144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003144:	b480      	push	{r7}
 8003146:	b089      	sub	sp, #36	@ 0x24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f1c3 0307 	rsb	r3, r3, #7
 800315e:	2b04      	cmp	r3, #4
 8003160:	bf28      	it	cs
 8003162:	2304      	movcs	r3, #4
 8003164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	3304      	adds	r3, #4
 800316a:	2b06      	cmp	r3, #6
 800316c:	d902      	bls.n	8003174 <NVIC_EncodePriority+0x30>
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	3b03      	subs	r3, #3
 8003172:	e000      	b.n	8003176 <NVIC_EncodePriority+0x32>
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003178:	f04f 32ff 	mov.w	r2, #4294967295
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43da      	mvns	r2, r3
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	401a      	ands	r2, r3
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800318c:	f04f 31ff 	mov.w	r1, #4294967295
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	fa01 f303 	lsl.w	r3, r1, r3
 8003196:	43d9      	mvns	r1, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800319c:	4313      	orrs	r3, r2
         );
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3724      	adds	r7, #36	@ 0x24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr

080031aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b082      	sub	sp, #8
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f7ff ff6a 	bl	800308c <__NVIC_SetPriorityGrouping>
}
 80031b8:	bf00      	nop
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80031ce:	f7ff ff81 	bl	80030d4 <__NVIC_GetPriorityGrouping>
 80031d2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	68b9      	ldr	r1, [r7, #8]
 80031d8:	6978      	ldr	r0, [r7, #20]
 80031da:	f7ff ffb3 	bl	8003144 <NVIC_EncodePriority>
 80031de:	4602      	mov	r2, r0
 80031e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031e4:	4611      	mov	r1, r2
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff ff82 	bl	80030f0 <__NVIC_SetPriority>
}
 80031ec:	bf00      	nop
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3b01      	subs	r3, #1
 8003200:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003204:	d301      	bcc.n	800320a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003206:	2301      	movs	r3, #1
 8003208:	e00d      	b.n	8003226 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800320a:	4a0a      	ldr	r2, [pc, #40]	@ (8003234 <HAL_SYSTICK_Config+0x40>)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	3b01      	subs	r3, #1
 8003210:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003212:	4b08      	ldr	r3, [pc, #32]	@ (8003234 <HAL_SYSTICK_Config+0x40>)
 8003214:	2200      	movs	r2, #0
 8003216:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003218:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <HAL_SYSTICK_Config+0x40>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a05      	ldr	r2, [pc, #20]	@ (8003234 <HAL_SYSTICK_Config+0x40>)
 800321e:	f043 0303 	orr.w	r3, r3, #3
 8003222:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	e000e010 	.word	0xe000e010

08003238 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b04      	cmp	r3, #4
 8003244:	d844      	bhi.n	80032d0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003246:	a201      	add	r2, pc, #4	@ (adr r2, 800324c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324c:	0800326f 	.word	0x0800326f
 8003250:	0800328d 	.word	0x0800328d
 8003254:	080032af 	.word	0x080032af
 8003258:	080032d1 	.word	0x080032d1
 800325c:	08003261 	.word	0x08003261
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003260:	4b1f      	ldr	r3, [pc, #124]	@ (80032e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a1e      	ldr	r2, [pc, #120]	@ (80032e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003266:	f043 0304 	orr.w	r3, r3, #4
 800326a:	6013      	str	r3, [r2, #0]
      break;
 800326c:	e031      	b.n	80032d2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800326e:	4b1c      	ldr	r3, [pc, #112]	@ (80032e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a1b      	ldr	r2, [pc, #108]	@ (80032e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003274:	f023 0304 	bic.w	r3, r3, #4
 8003278:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800327a:	4b1a      	ldr	r3, [pc, #104]	@ (80032e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800327c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003280:	4a18      	ldr	r2, [pc, #96]	@ (80032e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003282:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003286:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800328a:	e022      	b.n	80032d2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800328c:	4b14      	ldr	r3, [pc, #80]	@ (80032e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a13      	ldr	r2, [pc, #76]	@ (80032e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003292:	f023 0304 	bic.w	r3, r3, #4
 8003296:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8003298:	4b12      	ldr	r3, [pc, #72]	@ (80032e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800329a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800329e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80032a2:	4a10      	ldr	r2, [pc, #64]	@ (80032e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80032a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80032a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80032ac:	e011      	b.n	80032d2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80032ae:	4b0c      	ldr	r3, [pc, #48]	@ (80032e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a0b      	ldr	r2, [pc, #44]	@ (80032e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80032b4:	f023 0304 	bic.w	r3, r3, #4
 80032b8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80032ba:	4b0a      	ldr	r3, [pc, #40]	@ (80032e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80032bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032c0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80032c4:	4a07      	ldr	r2, [pc, #28]	@ (80032e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80032c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80032ce:	e000      	b.n	80032d2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80032d0:	bf00      	nop
  }
}
 80032d2:	bf00      	nop
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	e000e010 	.word	0xe000e010
 80032e4:	46020c00 	.word	0x46020c00

080032e8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80032ee:	4b19      	ldr	r3, [pc, #100]	@ (8003354 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0304 	and.w	r3, r3, #4
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d002      	beq.n	8003300 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80032fa:	2304      	movs	r3, #4
 80032fc:	607b      	str	r3, [r7, #4]
 80032fe:	e021      	b.n	8003344 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8003300:	4b15      	ldr	r3, [pc, #84]	@ (8003358 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8003302:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003306:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800330a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003312:	d011      	beq.n	8003338 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800331a:	d810      	bhi.n	800333e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d004      	beq.n	800332c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003328:	d003      	beq.n	8003332 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800332a:	e008      	b.n	800333e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800332c:	2300      	movs	r3, #0
 800332e:	607b      	str	r3, [r7, #4]
        break;
 8003330:	e008      	b.n	8003344 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003332:	2301      	movs	r3, #1
 8003334:	607b      	str	r3, [r7, #4]
        break;
 8003336:	e005      	b.n	8003344 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003338:	2302      	movs	r3, #2
 800333a:	607b      	str	r3, [r7, #4]
        break;
 800333c:	e002      	b.n	8003344 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800333e:	2300      	movs	r3, #0
 8003340:	607b      	str	r3, [r7, #4]
        break;
 8003342:	bf00      	nop
    }
  }
  return systick_source;
 8003344:	687b      	ldr	r3, [r7, #4]
}
 8003346:	4618      	mov	r0, r3
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	e000e010 	.word	0xe000e010
 8003358:	46020c00 	.word	0x46020c00

0800335c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800335c:	b480      	push	{r7}
 800335e:	b089      	sub	sp, #36	@ 0x24
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800336e:	e1c2      	b.n	80036f6 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	2101      	movs	r1, #1
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	fa01 f303 	lsl.w	r3, r1, r3
 800337c:	4013      	ands	r3, r2
 800337e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2b00      	cmp	r3, #0
 8003388:	f000 81b2 	beq.w	80036f0 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a55      	ldr	r2, [pc, #340]	@ (80034e4 <HAL_GPIO_Init+0x188>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d15d      	bne.n	8003450 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800339a:	2201      	movs	r2, #1
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	fa02 f303 	lsl.w	r3, r2, r3
 80033a2:	43db      	mvns	r3, r3
 80033a4:	69fa      	ldr	r2, [r7, #28]
 80033a6:	4013      	ands	r3, r2
 80033a8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f003 0201 	and.w	r2, r3, #1
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	69fa      	ldr	r2, [r7, #28]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	69fa      	ldr	r2, [r7, #28]
 80033c2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80033c4:	4a48      	ldr	r2, [pc, #288]	@ (80034e8 <HAL_GPIO_Init+0x18c>)
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80033cc:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80033ce:	4a46      	ldr	r2, [pc, #280]	@ (80034e8 <HAL_GPIO_Init+0x18c>)
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	4413      	add	r3, r2
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	08da      	lsrs	r2, r3, #3
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	3208      	adds	r2, #8
 80033e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033e6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	220f      	movs	r2, #15
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	43db      	mvns	r3, r3
 80033f8:	69fa      	ldr	r2, [r7, #28]
 80033fa:	4013      	ands	r3, r2
 80033fc:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	f003 0307 	and.w	r3, r3, #7
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	220b      	movs	r2, #11
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	69fa      	ldr	r2, [r7, #28]
 800340e:	4313      	orrs	r3, r2
 8003410:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	08da      	lsrs	r2, r3, #3
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	3208      	adds	r2, #8
 800341a:	69f9      	ldr	r1, [r7, #28]
 800341c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	2203      	movs	r2, #3
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	43db      	mvns	r3, r3
 8003432:	69fa      	ldr	r2, [r7, #28]
 8003434:	4013      	ands	r3, r2
 8003436:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	2202      	movs	r2, #2
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	69fa      	ldr	r2, [r7, #28]
 8003444:	4313      	orrs	r3, r2
 8003446:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	69fa      	ldr	r2, [r7, #28]
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	e067      	b.n	8003520 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2b02      	cmp	r3, #2
 8003456:	d003      	beq.n	8003460 <HAL_GPIO_Init+0x104>
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2b12      	cmp	r3, #18
 800345e:	d145      	bne.n	80034ec <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	08da      	lsrs	r2, r3, #3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	3208      	adds	r2, #8
 8003468:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800346c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f003 0307 	and.w	r3, r3, #7
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	220f      	movs	r2, #15
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	43db      	mvns	r3, r3
 800347e:	69fa      	ldr	r2, [r7, #28]
 8003480:	4013      	ands	r3, r2
 8003482:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	691b      	ldr	r3, [r3, #16]
 8003488:	f003 020f 	and.w	r2, r3, #15
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	69fa      	ldr	r2, [r7, #28]
 800349a:	4313      	orrs	r3, r2
 800349c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	08da      	lsrs	r2, r3, #3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	3208      	adds	r2, #8
 80034a6:	69f9      	ldr	r1, [r7, #28]
 80034a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	2203      	movs	r2, #3
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	43db      	mvns	r3, r3
 80034be:	69fa      	ldr	r2, [r7, #28]
 80034c0:	4013      	ands	r3, r2
 80034c2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 0203 	and.w	r2, r3, #3
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	69fa      	ldr	r2, [r7, #28]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	69fa      	ldr	r2, [r7, #28]
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	e01e      	b.n	8003520 <HAL_GPIO_Init+0x1c4>
 80034e2:	bf00      	nop
 80034e4:	46020000 	.word	0x46020000
 80034e8:	0800ecf8 	.word	0x0800ecf8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	2203      	movs	r2, #3
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	69fa      	ldr	r2, [r7, #28]
 8003500:	4013      	ands	r3, r2
 8003502:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f003 0203 	and.w	r2, r3, #3
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	69fa      	ldr	r2, [r7, #28]
 8003516:	4313      	orrs	r3, r2
 8003518:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	69fa      	ldr	r2, [r7, #28]
 800351e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d00b      	beq.n	8003540 <HAL_GPIO_Init+0x1e4>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	2b02      	cmp	r3, #2
 800352e:	d007      	beq.n	8003540 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003534:	2b11      	cmp	r3, #17
 8003536:	d003      	beq.n	8003540 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b12      	cmp	r3, #18
 800353e:	d130      	bne.n	80035a2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	2203      	movs	r2, #3
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	43db      	mvns	r3, r3
 8003552:	69fa      	ldr	r2, [r7, #28]
 8003554:	4013      	ands	r3, r2
 8003556:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	68da      	ldr	r2, [r3, #12]
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	69fa      	ldr	r2, [r7, #28]
 8003566:	4313      	orrs	r3, r2
 8003568:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	69fa      	ldr	r2, [r7, #28]
 800356e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8003576:	2201      	movs	r2, #1
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	fa02 f303 	lsl.w	r3, r2, r3
 800357e:	43db      	mvns	r3, r3
 8003580:	69fa      	ldr	r2, [r7, #28]
 8003582:	4013      	ands	r3, r2
 8003584:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	091b      	lsrs	r3, r3, #4
 800358c:	f003 0201 	and.w	r2, r3, #1
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	69fa      	ldr	r2, [r7, #28]
 8003598:	4313      	orrs	r3, r2
 800359a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	69fa      	ldr	r2, [r7, #28]
 80035a0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b03      	cmp	r3, #3
 80035a8:	d107      	bne.n	80035ba <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80035ae:	2b03      	cmp	r3, #3
 80035b0:	d11b      	bne.n	80035ea <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d017      	beq.n	80035ea <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	2203      	movs	r2, #3
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	43db      	mvns	r3, r3
 80035cc:	69fa      	ldr	r2, [r7, #28]
 80035ce:	4013      	ands	r3, r2
 80035d0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	69fa      	ldr	r2, [r7, #28]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	69fa      	ldr	r2, [r7, #28]
 80035e8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d07c      	beq.n	80036f0 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80035f6:	4a47      	ldr	r2, [pc, #284]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	089b      	lsrs	r3, r3, #2
 80035fc:	3318      	adds	r3, #24
 80035fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003602:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	f003 0303 	and.w	r3, r3, #3
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	220f      	movs	r2, #15
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43db      	mvns	r3, r3
 8003614:	69fa      	ldr	r2, [r7, #28]
 8003616:	4013      	ands	r3, r2
 8003618:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	0a9a      	lsrs	r2, r3, #10
 800361e:	4b3e      	ldr	r3, [pc, #248]	@ (8003718 <HAL_GPIO_Init+0x3bc>)
 8003620:	4013      	ands	r3, r2
 8003622:	697a      	ldr	r2, [r7, #20]
 8003624:	f002 0203 	and.w	r2, r2, #3
 8003628:	00d2      	lsls	r2, r2, #3
 800362a:	4093      	lsls	r3, r2
 800362c:	69fa      	ldr	r2, [r7, #28]
 800362e:	4313      	orrs	r3, r2
 8003630:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003632:	4938      	ldr	r1, [pc, #224]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	089b      	lsrs	r3, r3, #2
 8003638:	3318      	adds	r3, #24
 800363a:	69fa      	ldr	r2, [r7, #28]
 800363c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003640:	4b34      	ldr	r3, [pc, #208]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	43db      	mvns	r3, r3
 800364a:	69fa      	ldr	r2, [r7, #28]
 800364c:	4013      	ands	r3, r2
 800364e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d003      	beq.n	8003664 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 800365c:	69fa      	ldr	r2, [r7, #28]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	4313      	orrs	r3, r2
 8003662:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8003664:	4a2b      	ldr	r2, [pc, #172]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800366a:	4b2a      	ldr	r3, [pc, #168]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	43db      	mvns	r3, r3
 8003674:	69fa      	ldr	r2, [r7, #28]
 8003676:	4013      	ands	r3, r2
 8003678:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8003686:	69fa      	ldr	r2, [r7, #28]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4313      	orrs	r3, r2
 800368c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800368e:	4a21      	ldr	r2, [pc, #132]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003694:	4b1f      	ldr	r3, [pc, #124]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 8003696:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800369a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	43db      	mvns	r3, r3
 80036a0:	69fa      	ldr	r2, [r7, #28]
 80036a2:	4013      	ands	r3, r2
 80036a4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d003      	beq.n	80036ba <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 80036b2:	69fa      	ldr	r2, [r7, #28]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80036ba:	4a16      	ldr	r2, [pc, #88]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80036c2:	4b14      	ldr	r3, [pc, #80]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 80036c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	43db      	mvns	r3, r3
 80036ce:	69fa      	ldr	r2, [r7, #28]
 80036d0:	4013      	ands	r3, r2
 80036d2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d003      	beq.n	80036e8 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 80036e0:	69fa      	ldr	r2, [r7, #28]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80036e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003714 <HAL_GPIO_Init+0x3b8>)
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	3301      	adds	r3, #1
 80036f4:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003700:	2b00      	cmp	r3, #0
 8003702:	f47f ae35 	bne.w	8003370 <HAL_GPIO_Init+0x14>
  }
}
 8003706:	bf00      	nop
 8003708:	bf00      	nop
 800370a:	3724      	adds	r7, #36	@ 0x24
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr
 8003714:	46022000 	.word	0x46022000
 8003718:	002f7f7f 	.word	0x002f7f7f

0800371c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	807b      	strh	r3, [r7, #2]
 8003728:	4613      	mov	r3, r2
 800372a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800372c:	787b      	ldrb	r3, [r7, #1]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8003738:	e002      	b.n	8003740 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800373a:	887a      	ldrh	r2, [r7, #2]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8003754:	4b39      	ldr	r3, [pc, #228]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003758:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800375c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	429a      	cmp	r2, r3
 8003764:	d10b      	bne.n	800377e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800376c:	d905      	bls.n	800377a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800376e:	4b33      	ldr	r3, [pc, #204]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	4a32      	ldr	r2, [pc, #200]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003774:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003778:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800377a:	2300      	movs	r3, #0
 800377c:	e057      	b.n	800382e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003784:	d90a      	bls.n	800379c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8003786:	4b2d      	ldr	r3, [pc, #180]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4313      	orrs	r3, r2
 8003792:	4a2a      	ldr	r2, [pc, #168]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003798:	60d3      	str	r3, [r2, #12]
 800379a:	e007      	b.n	80037ac <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 800379c:	4b27      	ldr	r3, [pc, #156]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80037a4:	4925      	ldr	r1, [pc, #148]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80037ac:	4b24      	ldr	r3, [pc, #144]	@ (8003840 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a24      	ldr	r2, [pc, #144]	@ (8003844 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80037b2:	fba2 2303 	umull	r2, r3, r2, r3
 80037b6:	099b      	lsrs	r3, r3, #6
 80037b8:	2232      	movs	r2, #50	@ 0x32
 80037ba:	fb02 f303 	mul.w	r3, r2, r3
 80037be:	4a21      	ldr	r2, [pc, #132]	@ (8003844 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80037c0:	fba2 2303 	umull	r2, r3, r2, r3
 80037c4:	099b      	lsrs	r3, r3, #6
 80037c6:	3301      	adds	r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80037ca:	e002      	b.n	80037d2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80037d2:	4b1a      	ldr	r3, [pc, #104]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d102      	bne.n	80037e4 <HAL_PWREx_ControlVoltageScaling+0x98>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1f3      	bne.n	80037cc <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d01b      	beq.n	8003822 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80037ea:	4b15      	ldr	r3, [pc, #84]	@ (8003840 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a15      	ldr	r2, [pc, #84]	@ (8003844 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80037f0:	fba2 2303 	umull	r2, r3, r2, r3
 80037f4:	099b      	lsrs	r3, r3, #6
 80037f6:	2232      	movs	r2, #50	@ 0x32
 80037f8:	fb02 f303 	mul.w	r3, r2, r3
 80037fc:	4a11      	ldr	r2, [pc, #68]	@ (8003844 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80037fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003802:	099b      	lsrs	r3, r3, #6
 8003804:	3301      	adds	r3, #1
 8003806:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003808:	e002      	b.n	8003810 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	3b01      	subs	r3, #1
 800380e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003810:	4b0a      	ldr	r3, [pc, #40]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003814:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d102      	bne.n	8003822 <HAL_PWREx_ControlVoltageScaling+0xd6>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1f3      	bne.n	800380a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d101      	bne.n	800382c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e000      	b.n	800382e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3714      	adds	r7, #20
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	46020800 	.word	0x46020800
 8003840:	20000008 	.word	0x20000008
 8003844:	10624dd3 	.word	0x10624dd3

08003848 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 800384c:	4b04      	ldr	r3, [pc, #16]	@ (8003860 <HAL_PWREx_GetVoltageRange+0x18>)
 800384e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003850:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003854:	4618      	mov	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	46020800 	.word	0x46020800

08003864 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08e      	sub	sp, #56	@ 0x38
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 800386c:	2300      	movs	r3, #0
 800386e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d102      	bne.n	800387e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	f000 bec8 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800387e:	4b99      	ldr	r3, [pc, #612]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003880:	69db      	ldr	r3, [r3, #28]
 8003882:	f003 030c 	and.w	r3, r3, #12
 8003886:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003888:	4b96      	ldr	r3, [pc, #600]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 800388a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800388c:	f003 0303 	and.w	r3, r3, #3
 8003890:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0310 	and.w	r3, r3, #16
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 816c 	beq.w	8003b78 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80038a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d007      	beq.n	80038b6 <HAL_RCC_OscConfig+0x52>
 80038a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a8:	2b0c      	cmp	r3, #12
 80038aa:	f040 80de 	bne.w	8003a6a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80038ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	f040 80da 	bne.w	8003a6a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69db      	ldr	r3, [r3, #28]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d102      	bne.n	80038c4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	f000 bea5 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038c8:	4b86      	ldr	r3, [pc, #536]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d004      	beq.n	80038de <HAL_RCC_OscConfig+0x7a>
 80038d4:	4b83      	ldr	r3, [pc, #524]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80038dc:	e005      	b.n	80038ea <HAL_RCC_OscConfig+0x86>
 80038de:	4b81      	ldr	r3, [pc, #516]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80038e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038e4:	041b      	lsls	r3, r3, #16
 80038e6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d255      	bcs.n	800399a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80038ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d10a      	bne.n	800390a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f8:	4618      	mov	r0, r3
 80038fa:	f001 f9d9 	bl	8004cb0 <RCC_SetFlashLatencyFromMSIRange>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d002      	beq.n	800390a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	f000 be82 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800390a:	4b76      	ldr	r3, [pc, #472]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	4a75      	ldr	r2, [pc, #468]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003910:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003914:	6093      	str	r3, [r2, #8]
 8003916:	4b73      	ldr	r3, [pc, #460]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003922:	4970      	ldr	r1, [pc, #448]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003924:	4313      	orrs	r3, r2
 8003926:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003930:	d309      	bcc.n	8003946 <HAL_RCC_OscConfig+0xe2>
 8003932:	4b6c      	ldr	r3, [pc, #432]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f023 021f 	bic.w	r2, r3, #31
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	4969      	ldr	r1, [pc, #420]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003940:	4313      	orrs	r3, r2
 8003942:	60cb      	str	r3, [r1, #12]
 8003944:	e07e      	b.n	8003a44 <HAL_RCC_OscConfig+0x1e0>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394a:	2b00      	cmp	r3, #0
 800394c:	da0a      	bge.n	8003964 <HAL_RCC_OscConfig+0x100>
 800394e:	4b65      	ldr	r3, [pc, #404]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	015b      	lsls	r3, r3, #5
 800395c:	4961      	ldr	r1, [pc, #388]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 800395e:	4313      	orrs	r3, r2
 8003960:	60cb      	str	r3, [r1, #12]
 8003962:	e06f      	b.n	8003a44 <HAL_RCC_OscConfig+0x1e0>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003968:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800396c:	d30a      	bcc.n	8003984 <HAL_RCC_OscConfig+0x120>
 800396e:	4b5d      	ldr	r3, [pc, #372]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	029b      	lsls	r3, r3, #10
 800397c:	4959      	ldr	r1, [pc, #356]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 800397e:	4313      	orrs	r3, r2
 8003980:	60cb      	str	r3, [r1, #12]
 8003982:	e05f      	b.n	8003a44 <HAL_RCC_OscConfig+0x1e0>
 8003984:	4b57      	ldr	r3, [pc, #348]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	03db      	lsls	r3, r3, #15
 8003992:	4954      	ldr	r1, [pc, #336]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003994:	4313      	orrs	r3, r2
 8003996:	60cb      	str	r3, [r1, #12]
 8003998:	e054      	b.n	8003a44 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800399a:	4b52      	ldr	r3, [pc, #328]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	4a51      	ldr	r2, [pc, #324]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80039a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80039a4:	6093      	str	r3, [r2, #8]
 80039a6:	4b4f      	ldr	r3, [pc, #316]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b2:	494c      	ldr	r1, [pc, #304]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80039c0:	d309      	bcc.n	80039d6 <HAL_RCC_OscConfig+0x172>
 80039c2:	4b48      	ldr	r3, [pc, #288]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f023 021f 	bic.w	r2, r3, #31
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	4945      	ldr	r1, [pc, #276]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	60cb      	str	r3, [r1, #12]
 80039d4:	e028      	b.n	8003a28 <HAL_RCC_OscConfig+0x1c4>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	2b00      	cmp	r3, #0
 80039dc:	da0a      	bge.n	80039f4 <HAL_RCC_OscConfig+0x190>
 80039de:	4b41      	ldr	r3, [pc, #260]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	015b      	lsls	r3, r3, #5
 80039ec:	493d      	ldr	r1, [pc, #244]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	60cb      	str	r3, [r1, #12]
 80039f2:	e019      	b.n	8003a28 <HAL_RCC_OscConfig+0x1c4>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039fc:	d30a      	bcc.n	8003a14 <HAL_RCC_OscConfig+0x1b0>
 80039fe:	4b39      	ldr	r3, [pc, #228]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	029b      	lsls	r3, r3, #10
 8003a0c:	4935      	ldr	r1, [pc, #212]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60cb      	str	r3, [r1, #12]
 8003a12:	e009      	b.n	8003a28 <HAL_RCC_OscConfig+0x1c4>
 8003a14:	4b33      	ldr	r3, [pc, #204]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	03db      	lsls	r3, r3, #15
 8003a22:	4930      	ldr	r1, [pc, #192]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10a      	bne.n	8003a44 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a32:	4618      	mov	r0, r3
 8003a34:	f001 f93c 	bl	8004cb0 <RCC_SetFlashLatencyFromMSIRange>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d002      	beq.n	8003a44 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	f000 bde5 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003a44:	f001 f8de 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a48:	4b27      	ldr	r3, [pc, #156]	@ (8003ae8 <HAL_RCC_OscConfig+0x284>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7ff fa63 	bl	8002f18 <HAL_InitTick>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8003a58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 808a 	beq.w	8003b76 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8003a62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a66:	f000 bdd2 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d066      	beq.n	8003b40 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003a72:	4b1c      	ldr	r3, [pc, #112]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a1b      	ldr	r2, [pc, #108]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003a78:	f043 0301 	orr.w	r3, r3, #1
 8003a7c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003a7e:	f7ff fad5 	bl	800302c <HAL_GetTick>
 8003a82:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003a84:	e009      	b.n	8003a9a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a86:	f7ff fad1 	bl	800302c <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d902      	bls.n	8003a9a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	f000 bdba 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003a9a:	4b12      	ldr	r3, [pc, #72]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0ef      	beq.n	8003a86 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003aac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ab0:	6093      	str	r3, [r2, #8]
 8003ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abe:	4909      	ldr	r1, [pc, #36]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003acc:	d30e      	bcc.n	8003aec <HAL_RCC_OscConfig+0x288>
 8003ace:	4b05      	ldr	r3, [pc, #20]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	f023 021f 	bic.w	r2, r3, #31
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	4902      	ldr	r1, [pc, #8]	@ (8003ae4 <HAL_RCC_OscConfig+0x280>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	60cb      	str	r3, [r1, #12]
 8003ae0:	e04a      	b.n	8003b78 <HAL_RCC_OscConfig+0x314>
 8003ae2:	bf00      	nop
 8003ae4:	46020c00 	.word	0x46020c00
 8003ae8:	2000000c 	.word	0x2000000c
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	da0a      	bge.n	8003b0a <HAL_RCC_OscConfig+0x2a6>
 8003af4:	4b98      	ldr	r3, [pc, #608]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	015b      	lsls	r3, r3, #5
 8003b02:	4995      	ldr	r1, [pc, #596]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	60cb      	str	r3, [r1, #12]
 8003b08:	e036      	b.n	8003b78 <HAL_RCC_OscConfig+0x314>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b12:	d30a      	bcc.n	8003b2a <HAL_RCC_OscConfig+0x2c6>
 8003b14:	4b90      	ldr	r3, [pc, #576]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	029b      	lsls	r3, r3, #10
 8003b22:	498d      	ldr	r1, [pc, #564]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	60cb      	str	r3, [r1, #12]
 8003b28:	e026      	b.n	8003b78 <HAL_RCC_OscConfig+0x314>
 8003b2a:	4b8b      	ldr	r3, [pc, #556]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	03db      	lsls	r3, r3, #15
 8003b38:	4987      	ldr	r1, [pc, #540]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	60cb      	str	r3, [r1, #12]
 8003b3e:	e01b      	b.n	8003b78 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8003b40:	4b85      	ldr	r3, [pc, #532]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a84      	ldr	r2, [pc, #528]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003b46:	f023 0301 	bic.w	r3, r3, #1
 8003b4a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003b4c:	f7ff fa6e 	bl	800302c <HAL_GetTick>
 8003b50:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003b52:	e009      	b.n	8003b68 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b54:	f7ff fa6a 	bl	800302c <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d902      	bls.n	8003b68 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	f000 bd53 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003b68:	4b7b      	ldr	r3, [pc, #492]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0304 	and.w	r3, r3, #4
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1ef      	bne.n	8003b54 <HAL_RCC_OscConfig+0x2f0>
 8003b74:	e000      	b.n	8003b78 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003b76:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0301 	and.w	r3, r3, #1
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f000 808b 	beq.w	8003c9c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b88:	2b08      	cmp	r3, #8
 8003b8a:	d005      	beq.n	8003b98 <HAL_RCC_OscConfig+0x334>
 8003b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8e:	2b0c      	cmp	r3, #12
 8003b90:	d109      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b94:	2b03      	cmp	r3, #3
 8003b96:	d106      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d17d      	bne.n	8003c9c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	f000 bd34 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bae:	d106      	bne.n	8003bbe <HAL_RCC_OscConfig+0x35a>
 8003bb0:	4b69      	ldr	r3, [pc, #420]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a68      	ldr	r2, [pc, #416]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003bb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bba:	6013      	str	r3, [r2, #0]
 8003bbc:	e041      	b.n	8003c42 <HAL_RCC_OscConfig+0x3de>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bc6:	d112      	bne.n	8003bee <HAL_RCC_OscConfig+0x38a>
 8003bc8:	4b63      	ldr	r3, [pc, #396]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a62      	ldr	r2, [pc, #392]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003bce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bd2:	6013      	str	r3, [r2, #0]
 8003bd4:	4b60      	ldr	r3, [pc, #384]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a5f      	ldr	r2, [pc, #380]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003bda:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003bde:	6013      	str	r3, [r2, #0]
 8003be0:	4b5d      	ldr	r3, [pc, #372]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a5c      	ldr	r2, [pc, #368]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003be6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bea:	6013      	str	r3, [r2, #0]
 8003bec:	e029      	b.n	8003c42 <HAL_RCC_OscConfig+0x3de>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003bf6:	d112      	bne.n	8003c1e <HAL_RCC_OscConfig+0x3ba>
 8003bf8:	4b57      	ldr	r3, [pc, #348]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a56      	ldr	r2, [pc, #344]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003bfe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c02:	6013      	str	r3, [r2, #0]
 8003c04:	4b54      	ldr	r3, [pc, #336]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a53      	ldr	r2, [pc, #332]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c0e:	6013      	str	r3, [r2, #0]
 8003c10:	4b51      	ldr	r3, [pc, #324]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a50      	ldr	r2, [pc, #320]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	e011      	b.n	8003c42 <HAL_RCC_OscConfig+0x3de>
 8003c1e:	4b4e      	ldr	r3, [pc, #312]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a4d      	ldr	r2, [pc, #308]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	4b4b      	ldr	r3, [pc, #300]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a4a      	ldr	r2, [pc, #296]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	4b48      	ldr	r3, [pc, #288]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a47      	ldr	r2, [pc, #284]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c3c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003c40:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d014      	beq.n	8003c74 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8003c4a:	f7ff f9ef 	bl	800302c <HAL_GetTick>
 8003c4e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c50:	e009      	b.n	8003c66 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c52:	f7ff f9eb 	bl	800302c <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b64      	cmp	r3, #100	@ 0x64
 8003c5e:	d902      	bls.n	8003c66 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	f000 bcd4 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c66:	4b3c      	ldr	r3, [pc, #240]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d0ef      	beq.n	8003c52 <HAL_RCC_OscConfig+0x3ee>
 8003c72:	e013      	b.n	8003c9c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8003c74:	f7ff f9da 	bl	800302c <HAL_GetTick>
 8003c78:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c7a:	e009      	b.n	8003c90 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c7c:	f7ff f9d6 	bl	800302c <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	2b64      	cmp	r3, #100	@ 0x64
 8003c88:	d902      	bls.n	8003c90 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	f000 bcbf 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c90:	4b31      	ldr	r3, [pc, #196]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1ef      	bne.n	8003c7c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0302 	and.w	r3, r3, #2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d05f      	beq.n	8003d68 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003caa:	2b04      	cmp	r3, #4
 8003cac:	d005      	beq.n	8003cba <HAL_RCC_OscConfig+0x456>
 8003cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb0:	2b0c      	cmp	r3, #12
 8003cb2:	d114      	bne.n	8003cde <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d111      	bne.n	8003cde <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d102      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f000 bca3 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003cc8:	4b23      	ldr	r3, [pc, #140]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	041b      	lsls	r3, r3, #16
 8003cd6:	4920      	ldr	r1, [pc, #128]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003cdc:	e044      	b.n	8003d68 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d024      	beq.n	8003d30 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8003ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a1b      	ldr	r2, [pc, #108]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cf0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003cf2:	f7ff f99b 	bl	800302c <HAL_GetTick>
 8003cf6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cf8:	e009      	b.n	8003d0e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cfa:	f7ff f997 	bl	800302c <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d902      	bls.n	8003d0e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	f000 bc80 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d0e:	4b12      	ldr	r3, [pc, #72]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d0ef      	beq.n	8003cfa <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	041b      	lsls	r3, r3, #16
 8003d28:	490b      	ldr	r1, [pc, #44]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	610b      	str	r3, [r1, #16]
 8003d2e:	e01b      	b.n	8003d68 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8003d30:	4b09      	ldr	r3, [pc, #36]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a08      	ldr	r2, [pc, #32]	@ (8003d58 <HAL_RCC_OscConfig+0x4f4>)
 8003d36:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d3a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003d3c:	f7ff f976 	bl	800302c <HAL_GetTick>
 8003d40:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d42:	e00b      	b.n	8003d5c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d44:	f7ff f972 	bl	800302c <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d904      	bls.n	8003d5c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	f000 bc5b 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
 8003d58:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d5c:	4baf      	ldr	r3, [pc, #700]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1ed      	bne.n	8003d44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0308 	and.w	r3, r3, #8
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80c8 	beq.w	8003f06 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8003d76:	2300      	movs	r3, #0
 8003d78:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d7c:	4ba7      	ldr	r3, [pc, #668]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003d7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d82:	f003 0304 	and.w	r3, r3, #4
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d111      	bne.n	8003dae <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d8a:	4ba4      	ldr	r3, [pc, #656]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d90:	4aa2      	ldr	r2, [pc, #648]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003d92:	f043 0304 	orr.w	r3, r3, #4
 8003d96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003d9a:	4ba0      	ldr	r3, [pc, #640]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003d9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003da0:	f003 0304 	and.w	r3, r3, #4
 8003da4:	617b      	str	r3, [r7, #20]
 8003da6:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8003da8:	2301      	movs	r3, #1
 8003daa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003dae:	4b9c      	ldr	r3, [pc, #624]	@ (8004020 <HAL_RCC_OscConfig+0x7bc>)
 8003db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d119      	bne.n	8003dee <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003dba:	4b99      	ldr	r3, [pc, #612]	@ (8004020 <HAL_RCC_OscConfig+0x7bc>)
 8003dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dbe:	4a98      	ldr	r2, [pc, #608]	@ (8004020 <HAL_RCC_OscConfig+0x7bc>)
 8003dc0:	f043 0301 	orr.w	r3, r3, #1
 8003dc4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dc6:	f7ff f931 	bl	800302c <HAL_GetTick>
 8003dca:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003dcc:	e009      	b.n	8003de2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dce:	f7ff f92d 	bl	800302c <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d902      	bls.n	8003de2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	f000 bc16 	b.w	800460e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003de2:	4b8f      	ldr	r3, [pc, #572]	@ (8004020 <HAL_RCC_OscConfig+0x7bc>)
 8003de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0ef      	beq.n	8003dce <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d05f      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8003df6:	4b89      	ldr	r3, [pc, #548]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003df8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003dfc:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	699a      	ldr	r2, [r3, #24]
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d037      	beq.n	8003e7c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003e0c:	6a3b      	ldr	r3, [r7, #32]
 8003e0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d006      	beq.n	8003e24 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8003e16:	6a3b      	ldr	r3, [r7, #32]
 8003e18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d101      	bne.n	8003e24 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e3f4      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8003e24:	6a3b      	ldr	r3, [r7, #32]
 8003e26:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d01b      	beq.n	8003e66 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8003e2e:	4b7b      	ldr	r3, [pc, #492]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003e30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e34:	4a79      	ldr	r2, [pc, #484]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003e36:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8003e3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8003e3e:	f7ff f8f5 	bl	800302c <HAL_GetTick>
 8003e42:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003e44:	e008      	b.n	8003e58 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e46:	f7ff f8f1 	bl	800302c <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b05      	cmp	r3, #5
 8003e52:	d901      	bls.n	8003e58 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e3da      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003e58:	4b70      	ldr	r3, [pc, #448]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003e5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1ef      	bne.n	8003e46 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8003e66:	4b6d      	ldr	r3, [pc, #436]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003e68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e6c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	4969      	ldr	r1, [pc, #420]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8003e7c:	4b67      	ldr	r3, [pc, #412]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003e7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e82:	4a66      	ldr	r2, [pc, #408]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003e84:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8003e8c:	f7ff f8ce 	bl	800302c <HAL_GetTick>
 8003e90:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e94:	f7ff f8ca 	bl	800302c <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b05      	cmp	r3, #5
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e3b3      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003ea6:	4b5d      	ldr	r3, [pc, #372]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003ea8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003eac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0ef      	beq.n	8003e94 <HAL_RCC_OscConfig+0x630>
 8003eb4:	e01b      	b.n	8003eee <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8003eb6:	4b59      	ldr	r3, [pc, #356]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003eb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ebc:	4a57      	ldr	r2, [pc, #348]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003ebe:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8003ec2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8003ec6:	f7ff f8b1 	bl	800302c <HAL_GetTick>
 8003eca:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003ecc:	e008      	b.n	8003ee0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ece:	f7ff f8ad 	bl	800302c <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	2b05      	cmp	r3, #5
 8003eda:	d901      	bls.n	8003ee0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e396      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003ee0:	4b4e      	ldr	r3, [pc, #312]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003ee2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ee6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1ef      	bne.n	8003ece <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003eee:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d107      	bne.n	8003f06 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ef6:	4b49      	ldr	r3, [pc, #292]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003ef8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003efc:	4a47      	ldr	r2, [pc, #284]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003efe:	f023 0304 	bic.w	r3, r3, #4
 8003f02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0304 	and.w	r3, r3, #4
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 8111 	beq.w	8004136 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8003f14:	2300      	movs	r3, #0
 8003f16:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f1a:	4b40      	ldr	r3, [pc, #256]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003f1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f20:	f003 0304 	and.w	r3, r3, #4
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d111      	bne.n	8003f4c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f28:	4b3c      	ldr	r3, [pc, #240]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003f2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f2e:	4a3b      	ldr	r2, [pc, #236]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003f30:	f043 0304 	orr.w	r3, r3, #4
 8003f34:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003f38:	4b38      	ldr	r3, [pc, #224]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	613b      	str	r3, [r7, #16]
 8003f44:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8003f46:	2301      	movs	r3, #1
 8003f48:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003f4c:	4b34      	ldr	r3, [pc, #208]	@ (8004020 <HAL_RCC_OscConfig+0x7bc>)
 8003f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f50:	f003 0301 	and.w	r3, r3, #1
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d118      	bne.n	8003f8a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003f58:	4b31      	ldr	r3, [pc, #196]	@ (8004020 <HAL_RCC_OscConfig+0x7bc>)
 8003f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f5c:	4a30      	ldr	r2, [pc, #192]	@ (8004020 <HAL_RCC_OscConfig+0x7bc>)
 8003f5e:	f043 0301 	orr.w	r3, r3, #1
 8003f62:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f64:	f7ff f862 	bl	800302c <HAL_GetTick>
 8003f68:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f6c:	f7ff f85e 	bl	800302c <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e347      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003f7e:	4b28      	ldr	r3, [pc, #160]	@ (8004020 <HAL_RCC_OscConfig+0x7bc>)
 8003f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d0f0      	beq.n	8003f6c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d01f      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 0304 	and.w	r3, r3, #4
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d010      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003fa4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fa8:	4a1c      	ldr	r2, [pc, #112]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003faa:	f043 0304 	orr.w	r3, r3, #4
 8003fae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003fb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fb8:	4a18      	ldr	r2, [pc, #96]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003fba:	f043 0301 	orr.w	r3, r3, #1
 8003fbe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003fc2:	e018      	b.n	8003ff6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003fc4:	4b15      	ldr	r3, [pc, #84]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003fc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fca:	4a14      	ldr	r2, [pc, #80]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003fcc:	f043 0301 	orr.w	r3, r3, #1
 8003fd0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003fd4:	e00f      	b.n	8003ff6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003fd6:	4b11      	ldr	r3, [pc, #68]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003fd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fdc:	4a0f      	ldr	r2, [pc, #60]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003fde:	f023 0301 	bic.w	r3, r3, #1
 8003fe2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003fe8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fec:	4a0b      	ldr	r2, [pc, #44]	@ (800401c <HAL_RCC_OscConfig+0x7b8>)
 8003fee:	f023 0304 	bic.w	r3, r3, #4
 8003ff2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d057      	beq.n	80040ae <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8003ffe:	f7ff f815 	bl	800302c <HAL_GetTick>
 8004002:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004004:	e00e      	b.n	8004024 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004006:	f7ff f811 	bl	800302c <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004014:	4293      	cmp	r3, r2
 8004016:	d905      	bls.n	8004024 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e2f8      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
 800401c:	46020c00 	.word	0x46020c00
 8004020:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004024:	4b9c      	ldr	r3, [pc, #624]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004026:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0e9      	beq.n	8004006 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800403a:	2b00      	cmp	r3, #0
 800403c:	d01b      	beq.n	8004076 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800403e:	4b96      	ldr	r3, [pc, #600]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004040:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004044:	4a94      	ldr	r2, [pc, #592]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800404a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800404e:	e00a      	b.n	8004066 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004050:	f7fe ffec 	bl	800302c <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800405e:	4293      	cmp	r3, r2
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e2d3      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004066:	4b8c      	ldr	r3, [pc, #560]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004068:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800406c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004070:	2b00      	cmp	r3, #0
 8004072:	d0ed      	beq.n	8004050 <HAL_RCC_OscConfig+0x7ec>
 8004074:	e053      	b.n	800411e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004076:	4b88      	ldr	r3, [pc, #544]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004078:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800407c:	4a86      	ldr	r2, [pc, #536]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 800407e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004082:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004086:	e00a      	b.n	800409e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004088:	f7fe ffd0 	bl	800302c <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004096:	4293      	cmp	r3, r2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e2b7      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800409e:	4b7e      	ldr	r3, [pc, #504]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80040a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1ed      	bne.n	8004088 <HAL_RCC_OscConfig+0x824>
 80040ac:	e037      	b.n	800411e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80040ae:	f7fe ffbd 	bl	800302c <HAL_GetTick>
 80040b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040b4:	e00a      	b.n	80040cc <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040b6:	f7fe ffb9 	bl	800302c <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d901      	bls.n	80040cc <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	e2a0      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040cc:	4b72      	ldr	r3, [pc, #456]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80040ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1ed      	bne.n	80040b6 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80040da:	4b6f      	ldr	r3, [pc, #444]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80040dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d01a      	beq.n	800411e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80040e8:	4b6b      	ldr	r3, [pc, #428]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80040ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040ee:	4a6a      	ldr	r2, [pc, #424]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80040f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80040f8:	e00a      	b.n	8004110 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fa:	f7fe ff97 	bl	800302c <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004108:	4293      	cmp	r3, r2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e27e      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004110:	4b61      	ldr	r3, [pc, #388]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004112:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004116:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1ed      	bne.n	80040fa <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800411e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004122:	2b01      	cmp	r3, #1
 8004124:	d107      	bne.n	8004136 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004126:	4b5c      	ldr	r3, [pc, #368]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004128:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800412c:	4a5a      	ldr	r2, [pc, #360]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 800412e:	f023 0304 	bic.w	r3, r3, #4
 8004132:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0320 	and.w	r3, r3, #32
 800413e:	2b00      	cmp	r3, #0
 8004140:	d036      	beq.n	80041b0 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004146:	2b00      	cmp	r3, #0
 8004148:	d019      	beq.n	800417e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800414a:	4b53      	ldr	r3, [pc, #332]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a52      	ldr	r2, [pc, #328]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004150:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004154:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004156:	f7fe ff69 	bl	800302c <HAL_GetTick>
 800415a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800415c:	e008      	b.n	8004170 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800415e:	f7fe ff65 	bl	800302c <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d901      	bls.n	8004170 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e24e      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004170:	4b49      	ldr	r3, [pc, #292]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d0f0      	beq.n	800415e <HAL_RCC_OscConfig+0x8fa>
 800417c:	e018      	b.n	80041b0 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800417e:	4b46      	ldr	r3, [pc, #280]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a45      	ldr	r2, [pc, #276]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004184:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004188:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800418a:	f7fe ff4f 	bl	800302c <HAL_GetTick>
 800418e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004190:	e008      	b.n	80041a4 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004192:	f7fe ff4b 	bl	800302c <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d901      	bls.n	80041a4 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e234      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80041a4:	4b3c      	ldr	r3, [pc, #240]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1f0      	bne.n	8004192 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d036      	beq.n	800422a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d019      	beq.n	80041f8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80041c4:	4b34      	ldr	r3, [pc, #208]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a33      	ldr	r2, [pc, #204]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80041ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041ce:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80041d0:	f7fe ff2c 	bl	800302c <HAL_GetTick>
 80041d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80041d8:	f7fe ff28 	bl	800302c <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e211      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80041ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d0f0      	beq.n	80041d8 <HAL_RCC_OscConfig+0x974>
 80041f6:	e018      	b.n	800422a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80041f8:	4b27      	ldr	r3, [pc, #156]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a26      	ldr	r2, [pc, #152]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 80041fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004202:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004204:	f7fe ff12 	bl	800302c <HAL_GetTick>
 8004208:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800420c:	f7fe ff0e 	bl	800302c <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b02      	cmp	r3, #2
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e1f7      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800421e:	4b1e      	ldr	r3, [pc, #120]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1f0      	bne.n	800420c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	d07f      	beq.n	8004336 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800423a:	2b00      	cmp	r3, #0
 800423c:	d062      	beq.n	8004304 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800423e:	4b16      	ldr	r3, [pc, #88]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	4a15      	ldr	r2, [pc, #84]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004244:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004248:	6093      	str	r3, [r2, #8]
 800424a:	4b13      	ldr	r3, [pc, #76]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004256:	4910      	ldr	r1, [pc, #64]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004258:	4313      	orrs	r3, r2
 800425a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004260:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004264:	d309      	bcc.n	800427a <HAL_RCC_OscConfig+0xa16>
 8004266:	4b0c      	ldr	r3, [pc, #48]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	f023 021f 	bic.w	r2, r3, #31
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	4909      	ldr	r1, [pc, #36]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004274:	4313      	orrs	r3, r2
 8004276:	60cb      	str	r3, [r1, #12]
 8004278:	e02a      	b.n	80042d0 <HAL_RCC_OscConfig+0xa6c>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427e:	2b00      	cmp	r3, #0
 8004280:	da0c      	bge.n	800429c <HAL_RCC_OscConfig+0xa38>
 8004282:	4b05      	ldr	r3, [pc, #20]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	015b      	lsls	r3, r3, #5
 8004290:	4901      	ldr	r1, [pc, #4]	@ (8004298 <HAL_RCC_OscConfig+0xa34>)
 8004292:	4313      	orrs	r3, r2
 8004294:	60cb      	str	r3, [r1, #12]
 8004296:	e01b      	b.n	80042d0 <HAL_RCC_OscConfig+0xa6c>
 8004298:	46020c00 	.word	0x46020c00
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042a4:	d30a      	bcc.n	80042bc <HAL_RCC_OscConfig+0xa58>
 80042a6:	4ba1      	ldr	r3, [pc, #644]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	029b      	lsls	r3, r3, #10
 80042b4:	499d      	ldr	r1, [pc, #628]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	60cb      	str	r3, [r1, #12]
 80042ba:	e009      	b.n	80042d0 <HAL_RCC_OscConfig+0xa6c>
 80042bc:	4b9b      	ldr	r3, [pc, #620]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	03db      	lsls	r3, r3, #15
 80042ca:	4998      	ldr	r1, [pc, #608]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80042d0:	4b96      	ldr	r3, [pc, #600]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a95      	ldr	r2, [pc, #596]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80042d6:	f043 0310 	orr.w	r3, r3, #16
 80042da:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80042dc:	f7fe fea6 	bl	800302c <HAL_GetTick>
 80042e0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80042e4:	f7fe fea2 	bl	800302c <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e18b      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80042f6:	4b8d      	ldr	r3, [pc, #564]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0320 	and.w	r3, r3, #32
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d0f0      	beq.n	80042e4 <HAL_RCC_OscConfig+0xa80>
 8004302:	e018      	b.n	8004336 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004304:	4b89      	ldr	r3, [pc, #548]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a88      	ldr	r2, [pc, #544]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 800430a:	f023 0310 	bic.w	r3, r3, #16
 800430e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004310:	f7fe fe8c 	bl	800302c <HAL_GetTick>
 8004314:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004318:	f7fe fe88 	bl	800302c <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e171      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800432a:	4b80      	ldr	r3, [pc, #512]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0320 	and.w	r3, r3, #32
 8004332:	2b00      	cmp	r3, #0
 8004334:	d1f0      	bne.n	8004318 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 8166 	beq.w	800460c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8004340:	2300      	movs	r3, #0
 8004342:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004346:	4b79      	ldr	r3, [pc, #484]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	f003 030c 	and.w	r3, r3, #12
 800434e:	2b0c      	cmp	r3, #12
 8004350:	f000 80f2 	beq.w	8004538 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004358:	2b02      	cmp	r3, #2
 800435a:	f040 80c5 	bne.w	80044e8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800435e:	4b73      	ldr	r3, [pc, #460]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a72      	ldr	r2, [pc, #456]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004364:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004368:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800436a:	f7fe fe5f 	bl	800302c <HAL_GetTick>
 800436e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004370:	e008      	b.n	8004384 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004372:	f7fe fe5b 	bl	800302c <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	2b02      	cmp	r3, #2
 800437e:	d901      	bls.n	8004384 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e144      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004384:	4b69      	ldr	r3, [pc, #420]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d1f0      	bne.n	8004372 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004390:	4b66      	ldr	r3, [pc, #408]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004392:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004396:	f003 0304 	and.w	r3, r3, #4
 800439a:	2b00      	cmp	r3, #0
 800439c:	d111      	bne.n	80043c2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800439e:	4b63      	ldr	r3, [pc, #396]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80043a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043a4:	4a61      	ldr	r2, [pc, #388]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80043a6:	f043 0304 	orr.w	r3, r3, #4
 80043aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80043ae:	4b5f      	ldr	r3, [pc, #380]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80043b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043b4:	f003 0304 	and.w	r3, r3, #4
 80043b8:	60fb      	str	r3, [r7, #12]
 80043ba:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80043bc:	2301      	movs	r3, #1
 80043be:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80043c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004530 <HAL_RCC_OscConfig+0xccc>)
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043ce:	d102      	bne.n	80043d6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80043d0:	2301      	movs	r3, #1
 80043d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80043d6:	4b56      	ldr	r3, [pc, #344]	@ (8004530 <HAL_RCC_OscConfig+0xccc>)
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	4a55      	ldr	r2, [pc, #340]	@ (8004530 <HAL_RCC_OscConfig+0xccc>)
 80043dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043e0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80043e2:	4b52      	ldr	r3, [pc, #328]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80043e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043ea:	f023 0303 	bic.w	r3, r3, #3
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80043f6:	3a01      	subs	r2, #1
 80043f8:	0212      	lsls	r2, r2, #8
 80043fa:	4311      	orrs	r1, r2
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004400:	430a      	orrs	r2, r1
 8004402:	494a      	ldr	r1, [pc, #296]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004404:	4313      	orrs	r3, r2
 8004406:	628b      	str	r3, [r1, #40]	@ 0x28
 8004408:	4b48      	ldr	r3, [pc, #288]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 800440a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800440c:	4b49      	ldr	r3, [pc, #292]	@ (8004534 <HAL_RCC_OscConfig+0xcd0>)
 800440e:	4013      	ands	r3, r2
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004414:	3a01      	subs	r2, #1
 8004416:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800441e:	3a01      	subs	r2, #1
 8004420:	0252      	lsls	r2, r2, #9
 8004422:	b292      	uxth	r2, r2
 8004424:	4311      	orrs	r1, r2
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800442a:	3a01      	subs	r2, #1
 800442c:	0412      	lsls	r2, r2, #16
 800442e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004432:	4311      	orrs	r1, r2
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004438:	3a01      	subs	r2, #1
 800443a:	0612      	lsls	r2, r2, #24
 800443c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004440:	430a      	orrs	r2, r1
 8004442:	493a      	ldr	r1, [pc, #232]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004444:	4313      	orrs	r3, r2
 8004446:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004448:	4b38      	ldr	r3, [pc, #224]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 800444a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444c:	4a37      	ldr	r2, [pc, #220]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 800444e:	f023 0310 	bic.w	r3, r3, #16
 8004452:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004458:	4a34      	ldr	r2, [pc, #208]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800445e:	4b33      	ldr	r3, [pc, #204]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004462:	4a32      	ldr	r2, [pc, #200]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004464:	f043 0310 	orr.w	r3, r3, #16
 8004468:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800446a:	4b30      	ldr	r3, [pc, #192]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 800446c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446e:	f023 020c 	bic.w	r2, r3, #12
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004476:	492d      	ldr	r1, [pc, #180]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004478:	4313      	orrs	r3, r2
 800447a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 800447c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004480:	2b01      	cmp	r3, #1
 8004482:	d105      	bne.n	8004490 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004484:	4b2a      	ldr	r3, [pc, #168]	@ (8004530 <HAL_RCC_OscConfig+0xccc>)
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	4a29      	ldr	r2, [pc, #164]	@ (8004530 <HAL_RCC_OscConfig+0xccc>)
 800448a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800448e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8004490:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004494:	2b01      	cmp	r3, #1
 8004496:	d107      	bne.n	80044a8 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8004498:	4b24      	ldr	r3, [pc, #144]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 800449a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800449e:	4a23      	ldr	r2, [pc, #140]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80044a0:	f023 0304 	bic.w	r3, r3, #4
 80044a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80044a8:	4b20      	ldr	r3, [pc, #128]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a1f      	ldr	r2, [pc, #124]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80044ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044b2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80044b4:	f7fe fdba 	bl	800302c <HAL_GetTick>
 80044b8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044bc:	f7fe fdb6 	bl	800302c <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e09f      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80044ce:	4b17      	ldr	r3, [pc, #92]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d0f0      	beq.n	80044bc <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80044da:	4b14      	ldr	r3, [pc, #80]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80044dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044de:	4a13      	ldr	r2, [pc, #76]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80044e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044e4:	6293      	str	r3, [r2, #40]	@ 0x28
 80044e6:	e091      	b.n	800460c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80044e8:	4b10      	ldr	r3, [pc, #64]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a0f      	ldr	r2, [pc, #60]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 80044ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044f2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80044f4:	f7fe fd9a 	bl	800302c <HAL_GetTick>
 80044f8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044fc:	f7fe fd96 	bl	800302c <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e07f      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800450e:	4b07      	ldr	r3, [pc, #28]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f0      	bne.n	80044fc <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800451a:	4b04      	ldr	r3, [pc, #16]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 800451c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800451e:	4a03      	ldr	r2, [pc, #12]	@ (800452c <HAL_RCC_OscConfig+0xcc8>)
 8004520:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004524:	f023 0303 	bic.w	r3, r3, #3
 8004528:	6293      	str	r3, [r2, #40]	@ 0x28
 800452a:	e06f      	b.n	800460c <HAL_RCC_OscConfig+0xda8>
 800452c:	46020c00 	.word	0x46020c00
 8004530:	46020800 	.word	0x46020800
 8004534:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004538:	4b37      	ldr	r3, [pc, #220]	@ (8004618 <HAL_RCC_OscConfig+0xdb4>)
 800453a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800453e:	4b36      	ldr	r3, [pc, #216]	@ (8004618 <HAL_RCC_OscConfig+0xdb4>)
 8004540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004542:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004548:	2b01      	cmp	r3, #1
 800454a:	d039      	beq.n	80045c0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	f003 0203 	and.w	r2, r3, #3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004556:	429a      	cmp	r2, r3
 8004558:	d132      	bne.n	80045c0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	0a1b      	lsrs	r3, r3, #8
 800455e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004568:	429a      	cmp	r2, r3
 800456a:	d129      	bne.n	80045c0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004576:	429a      	cmp	r2, r3
 8004578:	d122      	bne.n	80045c0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004584:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004586:	429a      	cmp	r2, r3
 8004588:	d11a      	bne.n	80045c0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	0a5b      	lsrs	r3, r3, #9
 800458e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004596:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004598:	429a      	cmp	r2, r3
 800459a:	d111      	bne.n	80045c0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	0c1b      	lsrs	r3, r3, #16
 80045a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045a8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d108      	bne.n	80045c0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	0e1b      	lsrs	r3, r3, #24
 80045b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ba:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80045bc:	429a      	cmp	r2, r3
 80045be:	d001      	beq.n	80045c4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e024      	b.n	800460e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80045c4:	4b14      	ldr	r3, [pc, #80]	@ (8004618 <HAL_RCC_OscConfig+0xdb4>)
 80045c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c8:	08db      	lsrs	r3, r3, #3
 80045ca:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d01a      	beq.n	800460c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80045d6:	4b10      	ldr	r3, [pc, #64]	@ (8004618 <HAL_RCC_OscConfig+0xdb4>)
 80045d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045da:	4a0f      	ldr	r2, [pc, #60]	@ (8004618 <HAL_RCC_OscConfig+0xdb4>)
 80045dc:	f023 0310 	bic.w	r3, r3, #16
 80045e0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e2:	f7fe fd23 	bl	800302c <HAL_GetTick>
 80045e6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80045e8:	bf00      	nop
 80045ea:	f7fe fd1f 	bl	800302c <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d0f9      	beq.n	80045ea <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045fa:	4a07      	ldr	r2, [pc, #28]	@ (8004618 <HAL_RCC_OscConfig+0xdb4>)
 80045fc:	00db      	lsls	r3, r3, #3
 80045fe:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004600:	4b05      	ldr	r3, [pc, #20]	@ (8004618 <HAL_RCC_OscConfig+0xdb4>)
 8004602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004604:	4a04      	ldr	r2, [pc, #16]	@ (8004618 <HAL_RCC_OscConfig+0xdb4>)
 8004606:	f043 0310 	orr.w	r3, r3, #16
 800460a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3738      	adds	r7, #56	@ 0x38
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	46020c00 	.word	0x46020c00

0800461c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e1d9      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004630:	4b9b      	ldr	r3, [pc, #620]	@ (80048a0 <HAL_RCC_ClockConfig+0x284>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	429a      	cmp	r2, r3
 800463c:	d910      	bls.n	8004660 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800463e:	4b98      	ldr	r3, [pc, #608]	@ (80048a0 <HAL_RCC_ClockConfig+0x284>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f023 020f 	bic.w	r2, r3, #15
 8004646:	4996      	ldr	r1, [pc, #600]	@ (80048a0 <HAL_RCC_ClockConfig+0x284>)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	4313      	orrs	r3, r2
 800464c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800464e:	4b94      	ldr	r3, [pc, #592]	@ (80048a0 <HAL_RCC_ClockConfig+0x284>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 030f 	and.w	r3, r3, #15
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	429a      	cmp	r2, r3
 800465a:	d001      	beq.n	8004660 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e1c1      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0310 	and.w	r3, r3, #16
 8004668:	2b00      	cmp	r3, #0
 800466a:	d010      	beq.n	800468e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	695a      	ldr	r2, [r3, #20]
 8004670:	4b8c      	ldr	r3, [pc, #560]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004674:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004678:	429a      	cmp	r2, r3
 800467a:	d908      	bls.n	800468e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 800467c:	4b89      	ldr	r3, [pc, #548]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 800467e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004680:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	4986      	ldr	r1, [pc, #536]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 800468a:	4313      	orrs	r3, r2
 800468c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0308 	and.w	r3, r3, #8
 8004696:	2b00      	cmp	r3, #0
 8004698:	d012      	beq.n	80046c0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	4b81      	ldr	r3, [pc, #516]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	091b      	lsrs	r3, r3, #4
 80046a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d909      	bls.n	80046c0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80046ac:	4b7d      	ldr	r3, [pc, #500]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	497a      	ldr	r1, [pc, #488]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0304 	and.w	r3, r3, #4
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d010      	beq.n	80046ee <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	4b74      	ldr	r3, [pc, #464]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80046d2:	6a1b      	ldr	r3, [r3, #32]
 80046d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046d8:	429a      	cmp	r2, r3
 80046da:	d908      	bls.n	80046ee <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80046dc:	4b71      	ldr	r3, [pc, #452]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80046de:	6a1b      	ldr	r3, [r3, #32]
 80046e0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	496e      	ldr	r1, [pc, #440]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d010      	beq.n	800471c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689a      	ldr	r2, [r3, #8]
 80046fe:	4b69      	ldr	r3, [pc, #420]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	f003 030f 	and.w	r3, r3, #15
 8004706:	429a      	cmp	r2, r3
 8004708:	d908      	bls.n	800471c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800470a:	4b66      	ldr	r3, [pc, #408]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	f023 020f 	bic.w	r2, r3, #15
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	4963      	ldr	r1, [pc, #396]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004718:	4313      	orrs	r3, r2
 800471a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	2b00      	cmp	r3, #0
 8004726:	f000 80d2 	beq.w	80048ce <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800472a:	2300      	movs	r3, #0
 800472c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2b03      	cmp	r3, #3
 8004734:	d143      	bne.n	80047be <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004736:	4b5b      	ldr	r3, [pc, #364]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004738:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800473c:	f003 0304 	and.w	r3, r3, #4
 8004740:	2b00      	cmp	r3, #0
 8004742:	d110      	bne.n	8004766 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004744:	4b57      	ldr	r3, [pc, #348]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004746:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800474a:	4a56      	ldr	r2, [pc, #344]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 800474c:	f043 0304 	orr.w	r3, r3, #4
 8004750:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004754:	4b53      	ldr	r3, [pc, #332]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004756:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800475a:	f003 0304 	and.w	r3, r3, #4
 800475e:	60bb      	str	r3, [r7, #8]
 8004760:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8004762:	2301      	movs	r3, #1
 8004764:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004766:	f7fe fc61 	bl	800302c <HAL_GetTick>
 800476a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 800476c:	4b4e      	ldr	r3, [pc, #312]	@ (80048a8 <HAL_RCC_ClockConfig+0x28c>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00f      	beq.n	8004798 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004778:	e008      	b.n	800478c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800477a:	f7fe fc57 	bl	800302c <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	2b02      	cmp	r3, #2
 8004786:	d901      	bls.n	800478c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e12b      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800478c:	4b46      	ldr	r3, [pc, #280]	@ (80048a8 <HAL_RCC_ClockConfig+0x28c>)
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d0f0      	beq.n	800477a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004798:	7dfb      	ldrb	r3, [r7, #23]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d107      	bne.n	80047ae <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800479e:	4b41      	ldr	r3, [pc, #260]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80047a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047a4:	4a3f      	ldr	r2, [pc, #252]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80047a6:	f023 0304 	bic.w	r3, r3, #4
 80047aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80047ae:	4b3d      	ldr	r3, [pc, #244]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d121      	bne.n	80047fe <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e112      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d107      	bne.n	80047d6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047c6:	4b37      	ldr	r3, [pc, #220]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d115      	bne.n	80047fe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e106      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d107      	bne.n	80047ee <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80047de:	4b31      	ldr	r3, [pc, #196]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0304 	and.w	r3, r3, #4
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d109      	bne.n	80047fe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e0fa      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047ee:	4b2d      	ldr	r3, [pc, #180]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d101      	bne.n	80047fe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e0f2      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80047fe:	4b29      	ldr	r3, [pc, #164]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	f023 0203 	bic.w	r2, r3, #3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	4926      	ldr	r1, [pc, #152]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 800480c:	4313      	orrs	r3, r2
 800480e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004810:	f7fe fc0c 	bl	800302c <HAL_GetTick>
 8004814:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	2b03      	cmp	r3, #3
 800481c:	d112      	bne.n	8004844 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800481e:	e00a      	b.n	8004836 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004820:	f7fe fc04 	bl	800302c <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800482e:	4293      	cmp	r3, r2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e0d6      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004836:	4b1b      	ldr	r3, [pc, #108]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004838:	69db      	ldr	r3, [r3, #28]
 800483a:	f003 030c 	and.w	r3, r3, #12
 800483e:	2b0c      	cmp	r3, #12
 8004840:	d1ee      	bne.n	8004820 <HAL_RCC_ClockConfig+0x204>
 8004842:	e044      	b.n	80048ce <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	2b02      	cmp	r3, #2
 800484a:	d112      	bne.n	8004872 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800484c:	e00a      	b.n	8004864 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800484e:	f7fe fbed 	bl	800302c <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	f241 3288 	movw	r2, #5000	@ 0x1388
 800485c:	4293      	cmp	r3, r2
 800485e:	d901      	bls.n	8004864 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e0bf      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004864:	4b0f      	ldr	r3, [pc, #60]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	f003 030c 	and.w	r3, r3, #12
 800486c:	2b08      	cmp	r3, #8
 800486e:	d1ee      	bne.n	800484e <HAL_RCC_ClockConfig+0x232>
 8004870:	e02d      	b.n	80048ce <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d123      	bne.n	80048c2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800487a:	e00a      	b.n	8004892 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800487c:	f7fe fbd6 	bl	800302c <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800488a:	4293      	cmp	r3, r2
 800488c:	d901      	bls.n	8004892 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e0a8      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004892:	4b04      	ldr	r3, [pc, #16]	@ (80048a4 <HAL_RCC_ClockConfig+0x288>)
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	f003 030c 	and.w	r3, r3, #12
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1ee      	bne.n	800487c <HAL_RCC_ClockConfig+0x260>
 800489e:	e016      	b.n	80048ce <HAL_RCC_ClockConfig+0x2b2>
 80048a0:	40022000 	.word	0x40022000
 80048a4:	46020c00 	.word	0x46020c00
 80048a8:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048ac:	f7fe fbbe 	bl	800302c <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e090      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80048c2:	4b4a      	ldr	r3, [pc, #296]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	f003 030c 	and.w	r3, r3, #12
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	d1ee      	bne.n	80048ac <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d010      	beq.n	80048fc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689a      	ldr	r2, [r3, #8]
 80048de:	4b43      	ldr	r3, [pc, #268]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 80048e0:	6a1b      	ldr	r3, [r3, #32]
 80048e2:	f003 030f 	and.w	r3, r3, #15
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d208      	bcs.n	80048fc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80048ea:	4b40      	ldr	r3, [pc, #256]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	f023 020f 	bic.w	r2, r3, #15
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	493d      	ldr	r1, [pc, #244]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048fc:	4b3c      	ldr	r3, [pc, #240]	@ (80049f0 <HAL_RCC_ClockConfig+0x3d4>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 030f 	and.w	r3, r3, #15
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	429a      	cmp	r2, r3
 8004908:	d210      	bcs.n	800492c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800490a:	4b39      	ldr	r3, [pc, #228]	@ (80049f0 <HAL_RCC_ClockConfig+0x3d4>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f023 020f 	bic.w	r2, r3, #15
 8004912:	4937      	ldr	r1, [pc, #220]	@ (80049f0 <HAL_RCC_ClockConfig+0x3d4>)
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	4313      	orrs	r3, r2
 8004918:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800491a:	4b35      	ldr	r3, [pc, #212]	@ (80049f0 <HAL_RCC_ClockConfig+0x3d4>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 030f 	and.w	r3, r3, #15
 8004922:	683a      	ldr	r2, [r7, #0]
 8004924:	429a      	cmp	r2, r3
 8004926:	d001      	beq.n	800492c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e05b      	b.n	80049e4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0304 	and.w	r3, r3, #4
 8004934:	2b00      	cmp	r3, #0
 8004936:	d010      	beq.n	800495a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68da      	ldr	r2, [r3, #12]
 800493c:	4b2b      	ldr	r3, [pc, #172]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004944:	429a      	cmp	r2, r3
 8004946:	d208      	bcs.n	800495a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004948:	4b28      	ldr	r3, [pc, #160]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	4925      	ldr	r1, [pc, #148]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 8004956:	4313      	orrs	r3, r2
 8004958:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0308 	and.w	r3, r3, #8
 8004962:	2b00      	cmp	r3, #0
 8004964:	d012      	beq.n	800498c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691a      	ldr	r2, [r3, #16]
 800496a:	4b20      	ldr	r3, [pc, #128]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 800496c:	6a1b      	ldr	r3, [r3, #32]
 800496e:	091b      	lsrs	r3, r3, #4
 8004970:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004974:	429a      	cmp	r2, r3
 8004976:	d209      	bcs.n	800498c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004978:	4b1c      	ldr	r3, [pc, #112]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	4919      	ldr	r1, [pc, #100]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 8004988:	4313      	orrs	r3, r2
 800498a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0310 	and.w	r3, r3, #16
 8004994:	2b00      	cmp	r3, #0
 8004996:	d010      	beq.n	80049ba <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	695a      	ldr	r2, [r3, #20]
 800499c:	4b13      	ldr	r3, [pc, #76]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 800499e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d208      	bcs.n	80049ba <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80049a8:	4b10      	ldr	r3, [pc, #64]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 80049aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	490d      	ldr	r1, [pc, #52]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80049ba:	f000 f821 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 80049be:	4602      	mov	r2, r0
 80049c0:	4b0a      	ldr	r3, [pc, #40]	@ (80049ec <HAL_RCC_ClockConfig+0x3d0>)
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	f003 030f 	and.w	r3, r3, #15
 80049c8:	490a      	ldr	r1, [pc, #40]	@ (80049f4 <HAL_RCC_ClockConfig+0x3d8>)
 80049ca:	5ccb      	ldrb	r3, [r1, r3]
 80049cc:	fa22 f303 	lsr.w	r3, r2, r3
 80049d0:	4a09      	ldr	r2, [pc, #36]	@ (80049f8 <HAL_RCC_ClockConfig+0x3dc>)
 80049d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80049d4:	4b09      	ldr	r3, [pc, #36]	@ (80049fc <HAL_RCC_ClockConfig+0x3e0>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4618      	mov	r0, r3
 80049da:	f7fe fa9d 	bl	8002f18 <HAL_InitTick>
 80049de:	4603      	mov	r3, r0
 80049e0:	73fb      	strb	r3, [r7, #15]

  return status;
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	46020c00 	.word	0x46020c00
 80049f0:	40022000 	.word	0x40022000
 80049f4:	0800eca0 	.word	0x0800eca0
 80049f8:	20000008 	.word	0x20000008
 80049fc:	2000000c 	.word	0x2000000c

08004a00 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b08b      	sub	sp, #44	@ 0x2c
 8004a04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a0e:	4b78      	ldr	r3, [pc, #480]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	f003 030c 	and.w	r3, r3, #12
 8004a16:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a18:	4b75      	ldr	r3, [pc, #468]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a1c:	f003 0303 	and.w	r3, r3, #3
 8004a20:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d005      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0x34>
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	2b0c      	cmp	r3, #12
 8004a2c:	d121      	bne.n	8004a72 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d11e      	bne.n	8004a72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004a34:	4b6e      	ldr	r3, [pc, #440]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d107      	bne.n	8004a50 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8004a40:	4b6b      	ldr	r3, [pc, #428]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004a42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004a46:	0b1b      	lsrs	r3, r3, #12
 8004a48:	f003 030f 	and.w	r3, r3, #15
 8004a4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a4e:	e005      	b.n	8004a5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8004a50:	4b67      	ldr	r3, [pc, #412]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	0f1b      	lsrs	r3, r3, #28
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004a5c:	4a65      	ldr	r2, [pc, #404]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a64:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d110      	bne.n	8004a8e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004a70:	e00d      	b.n	8004a8e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a72:	4b5f      	ldr	r3, [pc, #380]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004a74:	69db      	ldr	r3, [r3, #28]
 8004a76:	f003 030c 	and.w	r3, r3, #12
 8004a7a:	2b04      	cmp	r3, #4
 8004a7c:	d102      	bne.n	8004a84 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004a7e:	4b5e      	ldr	r3, [pc, #376]	@ (8004bf8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004a80:	623b      	str	r3, [r7, #32]
 8004a82:	e004      	b.n	8004a8e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	2b08      	cmp	r3, #8
 8004a88:	d101      	bne.n	8004a8e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a8a:	4b5b      	ldr	r3, [pc, #364]	@ (8004bf8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004a8c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	2b0c      	cmp	r3, #12
 8004a92:	f040 80a5 	bne.w	8004be0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004a96:	4b56      	ldr	r3, [pc, #344]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a9a:	f003 0303 	and.w	r3, r3, #3
 8004a9e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004aa0:	4b53      	ldr	r3, [pc, #332]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa4:	0a1b      	lsrs	r3, r3, #8
 8004aa6:	f003 030f 	and.w	r3, r3, #15
 8004aaa:	3301      	adds	r3, #1
 8004aac:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004aae:	4b50      	ldr	r3, [pc, #320]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab2:	091b      	lsrs	r3, r3, #4
 8004ab4:	f003 0301 	and.w	r3, r3, #1
 8004ab8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004aba:	4b4d      	ldr	r3, [pc, #308]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004abe:	08db      	lsrs	r3, r3, #3
 8004ac0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ac4:	68ba      	ldr	r2, [r7, #8]
 8004ac6:	fb02 f303 	mul.w	r3, r2, r3
 8004aca:	ee07 3a90 	vmov	s15, r3
 8004ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d003      	beq.n	8004ae4 <HAL_RCC_GetSysClockFreq+0xe4>
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	2b03      	cmp	r3, #3
 8004ae0:	d022      	beq.n	8004b28 <HAL_RCC_GetSysClockFreq+0x128>
 8004ae2:	e043      	b.n	8004b6c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aee:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8004bfc <HAL_RCC_GetSysClockFreq+0x1fc>
 8004af2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004af6:	4b3e      	ldr	r3, [pc, #248]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004afe:	ee07 3a90 	vmov	s15, r3
 8004b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004b06:	ed97 6a01 	vldr	s12, [r7, #4]
 8004b0a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8004c00 <HAL_RCC_GetSysClockFreq+0x200>
 8004b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004b16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b26:	e046      	b.n	8004bb6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	ee07 3a90 	vmov	s15, r3
 8004b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b32:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8004bfc <HAL_RCC_GetSysClockFreq+0x1fc>
 8004b36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b42:	ee07 3a90 	vmov	s15, r3
 8004b46:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004b4a:	ed97 6a01 	vldr	s12, [r7, #4]
 8004b4e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8004c00 <HAL_RCC_GetSysClockFreq+0x200>
 8004b52:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b56:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004b5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b6a:	e024      	b.n	8004bb6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6e:	ee07 3a90 	vmov	s15, r3
 8004b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	ee07 3a90 	vmov	s15, r3
 8004b7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b84:	4b1a      	ldr	r3, [pc, #104]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b8c:	ee07 3a90 	vmov	s15, r3
 8004b90:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004b94:	ed97 6a01 	vldr	s12, [r7, #4]
 8004b98:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8004c00 <HAL_RCC_GetSysClockFreq+0x200>
 8004b9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ba0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004ba4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ba8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004bac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bb0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bb4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8004bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bba:	0e1b      	lsrs	r3, r3, #24
 8004bbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	ee07 3a90 	vmov	s15, r3
 8004bca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004bce:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bda:	ee17 3a90 	vmov	r3, s15
 8004bde:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8004be0:	6a3b      	ldr	r3, [r7, #32]
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	372c      	adds	r7, #44	@ 0x2c
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	46020c00 	.word	0x46020c00
 8004bf4:	0800ecb8 	.word	0x0800ecb8
 8004bf8:	00f42400 	.word	0x00f42400
 8004bfc:	4b742400 	.word	0x4b742400
 8004c00:	46000000 	.word	0x46000000

08004c04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004c08:	f7ff fefa 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	4b07      	ldr	r3, [pc, #28]	@ (8004c2c <HAL_RCC_GetHCLKFreq+0x28>)
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	f003 030f 	and.w	r3, r3, #15
 8004c16:	4906      	ldr	r1, [pc, #24]	@ (8004c30 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004c18:	5ccb      	ldrb	r3, [r1, r3]
 8004c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c1e:	4a05      	ldr	r2, [pc, #20]	@ (8004c34 <HAL_RCC_GetHCLKFreq+0x30>)
 8004c20:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8004c22:	4b04      	ldr	r3, [pc, #16]	@ (8004c34 <HAL_RCC_GetHCLKFreq+0x30>)
 8004c24:	681b      	ldr	r3, [r3, #0]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	46020c00 	.word	0x46020c00
 8004c30:	0800eca0 	.word	0x0800eca0
 8004c34:	20000008 	.word	0x20000008

08004c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8004c3c:	f7ff ffe2 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
 8004c40:	4602      	mov	r2, r0
 8004c42:	4b05      	ldr	r3, [pc, #20]	@ (8004c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	091b      	lsrs	r3, r3, #4
 8004c48:	f003 0307 	and.w	r3, r3, #7
 8004c4c:	4903      	ldr	r1, [pc, #12]	@ (8004c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c4e:	5ccb      	ldrb	r3, [r1, r3]
 8004c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	46020c00 	.word	0x46020c00
 8004c5c:	0800ecb0 	.word	0x0800ecb0

08004c60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8004c64:	f7ff ffce 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	4b05      	ldr	r3, [pc, #20]	@ (8004c80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	0a1b      	lsrs	r3, r3, #8
 8004c70:	f003 0307 	and.w	r3, r3, #7
 8004c74:	4903      	ldr	r1, [pc, #12]	@ (8004c84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c76:	5ccb      	ldrb	r3, [r1, r3]
 8004c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	46020c00 	.word	0x46020c00
 8004c84:	0800ecb0 	.word	0x0800ecb0

08004c88 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8004c8c:	f7ff ffba 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
 8004c90:	4602      	mov	r2, r0
 8004c92:	4b05      	ldr	r3, [pc, #20]	@ (8004ca8 <HAL_RCC_GetPCLK3Freq+0x20>)
 8004c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c96:	091b      	lsrs	r3, r3, #4
 8004c98:	f003 0307 	and.w	r3, r3, #7
 8004c9c:	4903      	ldr	r1, [pc, #12]	@ (8004cac <HAL_RCC_GetPCLK3Freq+0x24>)
 8004c9e:	5ccb      	ldrb	r3, [r1, r3]
 8004ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	46020c00 	.word	0x46020c00
 8004cac:	0800ecb0 	.word	0x0800ecb0

08004cb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8004db4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004cc6:	f7fe fdbf 	bl	8003848 <HAL_PWREx_GetVoltageRange>
 8004cca:	6178      	str	r0, [r7, #20]
 8004ccc:	e019      	b.n	8004d02 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cce:	4b39      	ldr	r3, [pc, #228]	@ (8004db4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004cd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cd4:	4a37      	ldr	r2, [pc, #220]	@ (8004db4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004cd6:	f043 0304 	orr.w	r3, r3, #4
 8004cda:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004cde:	4b35      	ldr	r3, [pc, #212]	@ (8004db4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004ce0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	60fb      	str	r3, [r7, #12]
 8004cea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004cec:	f7fe fdac 	bl	8003848 <HAL_PWREx_GetVoltageRange>
 8004cf0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004cf2:	4b30      	ldr	r3, [pc, #192]	@ (8004db4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cf8:	4a2e      	ldr	r2, [pc, #184]	@ (8004db4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004cfa:	f023 0304 	bic.w	r3, r3, #4
 8004cfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004d08:	d003      	beq.n	8004d12 <RCC_SetFlashLatencyFromMSIRange+0x62>
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d10:	d109      	bne.n	8004d26 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d18:	d202      	bcs.n	8004d20 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004d1e:	e033      	b.n	8004d88 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8004d20:	2300      	movs	r3, #0
 8004d22:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004d24:	e030      	b.n	8004d88 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d2c:	d208      	bcs.n	8004d40 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d34:	d102      	bne.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8004d36:	2303      	movs	r3, #3
 8004d38:	613b      	str	r3, [r7, #16]
 8004d3a:	e025      	b.n	8004d88 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e035      	b.n	8004dac <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d46:	d90f      	bls.n	8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d109      	bne.n	8004d62 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d54:	d902      	bls.n	8004d5c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8004d56:	2300      	movs	r3, #0
 8004d58:	613b      	str	r3, [r7, #16]
 8004d5a:	e015      	b.n	8004d88 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	613b      	str	r3, [r7, #16]
 8004d60:	e012      	b.n	8004d88 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8004d62:	2300      	movs	r3, #0
 8004d64:	613b      	str	r3, [r7, #16]
 8004d66:	e00f      	b.n	8004d88 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d6e:	d109      	bne.n	8004d84 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d76:	d102      	bne.n	8004d7e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8004d78:	2301      	movs	r3, #1
 8004d7a:	613b      	str	r3, [r7, #16]
 8004d7c:	e004      	b.n	8004d88 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8004d7e:	2302      	movs	r3, #2
 8004d80:	613b      	str	r3, [r7, #16]
 8004d82:	e001      	b.n	8004d88 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8004d84:	2301      	movs	r3, #1
 8004d86:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004d88:	4b0b      	ldr	r3, [pc, #44]	@ (8004db8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f023 020f 	bic.w	r2, r3, #15
 8004d90:	4909      	ldr	r1, [pc, #36]	@ (8004db8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8004d98:	4b07      	ldr	r3, [pc, #28]	@ (8004db8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 030f 	and.w	r3, r3, #15
 8004da0:	693a      	ldr	r2, [r7, #16]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d001      	beq.n	8004daa <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e000      	b.n	8004dac <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3718      	adds	r7, #24
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	46020c00 	.word	0x46020c00
 8004db8:	40022000 	.word	0x40022000

08004dbc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dc0:	b0b6      	sub	sp, #216	@ 0xd8
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004dc8:	2300      	movs	r3, #0
 8004dca:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004dce:	2300      	movs	r3, #0
 8004dd0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004dd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ddc:	f002 0401 	and.w	r4, r2, #1
 8004de0:	2500      	movs	r5, #0
 8004de2:	ea54 0305 	orrs.w	r3, r4, r5
 8004de6:	d00b      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004de8:	4bc5      	ldr	r3, [pc, #788]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004dee:	f023 0103 	bic.w	r1, r3, #3
 8004df2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004df6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004df8:	4ac1      	ldr	r2, [pc, #772]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004dfa:	430b      	orrs	r3, r1
 8004dfc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e08:	f002 0804 	and.w	r8, r2, #4
 8004e0c:	f04f 0900 	mov.w	r9, #0
 8004e10:	ea58 0309 	orrs.w	r3, r8, r9
 8004e14:	d00b      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004e16:	4bba      	ldr	r3, [pc, #744]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e1c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004e20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e26:	4ab6      	ldr	r2, [pc, #728]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004e28:	430b      	orrs	r3, r1
 8004e2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e36:	f002 0a08 	and.w	sl, r2, #8
 8004e3a:	f04f 0b00 	mov.w	fp, #0
 8004e3e:	ea5a 030b 	orrs.w	r3, sl, fp
 8004e42:	d00b      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004e44:	4bae      	ldr	r3, [pc, #696]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e4a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004e4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e54:	4aaa      	ldr	r2, [pc, #680]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004e56:	430b      	orrs	r3, r1
 8004e58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004e5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e64:	f002 0310 	and.w	r3, r2, #16
 8004e68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004e72:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004e76:	460b      	mov	r3, r1
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	d00b      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004e7c:	4ba0      	ldr	r3, [pc, #640]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e8c:	4a9c      	ldr	r2, [pc, #624]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004e8e:	430b      	orrs	r3, r1
 8004e90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9c:	f002 0320 	and.w	r3, r2, #32
 8004ea0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004eaa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004eae:	460b      	mov	r3, r1
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	d00b      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004eb4:	4b92      	ldr	r3, [pc, #584]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004eb6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004eba:	f023 0107 	bic.w	r1, r3, #7
 8004ebe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ec2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ec4:	4a8e      	ldr	r2, [pc, #568]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004ec6:	430b      	orrs	r3, r1
 8004ec8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ecc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004ed8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004edc:	2300      	movs	r3, #0
 8004ede:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ee2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	d00b      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004eec:	4b84      	ldr	r3, [pc, #528]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ef2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8004ef6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004efa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004efc:	4a80      	ldr	r2, [pc, #512]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004efe:	430b      	orrs	r3, r1
 8004f00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f0c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004f10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f14:	2300      	movs	r3, #0
 8004f16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f1a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	4313      	orrs	r3, r2
 8004f22:	d00b      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004f24:	4b76      	ldr	r3, [pc, #472]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f34:	4a72      	ldr	r2, [pc, #456]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f36:	430b      	orrs	r3, r1
 8004f38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f44:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8004f48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f52:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004f56:	460b      	mov	r3, r1
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	d00b      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004f5c:	4b68      	ldr	r3, [pc, #416]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f62:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004f66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f6c:	4a64      	ldr	r2, [pc, #400]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f6e:	430b      	orrs	r3, r1
 8004f70:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004f80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f84:	2300      	movs	r3, #0
 8004f86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004f8a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4313      	orrs	r3, r2
 8004f92:	d00b      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004f94:	4b5a      	ldr	r3, [pc, #360]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f9a:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8004f9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa4:	4a56      	ldr	r2, [pc, #344]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004fa6:	430b      	orrs	r3, r1
 8004fa8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004fac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb4:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004fb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004fc2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	d00b      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004fcc:	4b4c      	ldr	r3, [pc, #304]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004fce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fd2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8004fd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fdc:	4a48      	ldr	r2, [pc, #288]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004fde:	430b      	orrs	r3, r1
 8004fe0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004fe4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fec:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004ff0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ffa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004ffe:	460b      	mov	r3, r1
 8005000:	4313      	orrs	r3, r2
 8005002:	d00b      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005004:	4b3e      	ldr	r3, [pc, #248]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005006:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800500a:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800500e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005012:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005014:	4a3a      	ldr	r2, [pc, #232]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005016:	430b      	orrs	r3, r1
 8005018:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800501c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005024:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005028:	67bb      	str	r3, [r7, #120]	@ 0x78
 800502a:	2300      	movs	r3, #0
 800502c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800502e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005032:	460b      	mov	r3, r1
 8005034:	4313      	orrs	r3, r2
 8005036:	d00b      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005038:	4b31      	ldr	r3, [pc, #196]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800503a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800503e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005042:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005046:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005048:	4a2d      	ldr	r2, [pc, #180]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800504a:	430b      	orrs	r3, r1
 800504c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005050:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005058:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800505c:	673b      	str	r3, [r7, #112]	@ 0x70
 800505e:	2300      	movs	r3, #0
 8005060:	677b      	str	r3, [r7, #116]	@ 0x74
 8005062:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005066:	460b      	mov	r3, r1
 8005068:	4313      	orrs	r3, r2
 800506a:	d04f      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800506c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005070:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005074:	2b80      	cmp	r3, #128	@ 0x80
 8005076:	d02d      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8005078:	2b80      	cmp	r3, #128	@ 0x80
 800507a:	d827      	bhi.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x310>
 800507c:	2b60      	cmp	r3, #96	@ 0x60
 800507e:	d02b      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8005080:	2b60      	cmp	r3, #96	@ 0x60
 8005082:	d823      	bhi.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005084:	2b40      	cmp	r3, #64	@ 0x40
 8005086:	d006      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8005088:	2b40      	cmp	r3, #64	@ 0x40
 800508a:	d81f      	bhi.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x310>
 800508c:	2b00      	cmp	r3, #0
 800508e:	d009      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8005090:	2b20      	cmp	r3, #32
 8005092:	d011      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8005094:	e01a      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005096:	4b1a      	ldr	r3, [pc, #104]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509a:	4a19      	ldr	r2, [pc, #100]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800509c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050a0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80050a2:	e01a      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050a8:	3308      	adds	r3, #8
 80050aa:	4618      	mov	r0, r3
 80050ac:	f002 f914 	bl	80072d8 <RCCEx_PLL2_Config>
 80050b0:	4603      	mov	r3, r0
 80050b2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80050b6:	e010      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80050b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050bc:	332c      	adds	r3, #44	@ 0x2c
 80050be:	4618      	mov	r0, r3
 80050c0:	f002 f9a2 	bl	8007408 <RCCEx_PLL3_Config>
 80050c4:	4603      	mov	r3, r0
 80050c6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80050ca:	e006      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80050d2:	e002      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 80050d4:	bf00      	nop
 80050d6:	e000      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 80050d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050da:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d110      	bne.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80050e2:	4b07      	ldr	r3, [pc, #28]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80050e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80050e8:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80050ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050f4:	4a02      	ldr	r2, [pc, #8]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80050f6:	430b      	orrs	r3, r1
 80050f8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80050fc:	e006      	b.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x350>
 80050fe:	bf00      	nop
 8005100:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005104:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005108:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800510c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005114:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005118:	66bb      	str	r3, [r7, #104]	@ 0x68
 800511a:	2300      	movs	r3, #0
 800511c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800511e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005122:	460b      	mov	r3, r1
 8005124:	4313      	orrs	r3, r2
 8005126:	d046      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005128:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800512c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005130:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005134:	d028      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005136:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800513a:	d821      	bhi.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 800513c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005140:	d022      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005142:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005146:	d81b      	bhi.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005148:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800514c:	d01c      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800514e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005152:	d815      	bhi.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005154:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005158:	d008      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 800515a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800515e:	d80f      	bhi.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005160:	2b00      	cmp	r3, #0
 8005162:	d011      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005164:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005168:	d00e      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800516a:	e009      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800516c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005170:	3308      	adds	r3, #8
 8005172:	4618      	mov	r0, r3
 8005174:	f002 f8b0 	bl	80072d8 <RCCEx_PLL2_Config>
 8005178:	4603      	mov	r3, r0
 800517a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800517e:	e004      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005186:	e000      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 8005188:	bf00      	nop
    }

    if (ret == HAL_OK)
 800518a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d10d      	bne.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005192:	4bb6      	ldr	r3, [pc, #728]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005194:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005198:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800519c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80051a4:	4ab1      	ldr	r2, [pc, #708]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80051a6:	430b      	orrs	r3, r1
 80051a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80051ac:	e003      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ae:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80051b2:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80051b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051be:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80051c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80051c4:	2300      	movs	r3, #0
 80051c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80051c8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80051cc:	460b      	mov	r3, r1
 80051ce:	4313      	orrs	r3, r2
 80051d0:	d03e      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80051d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051da:	2b04      	cmp	r3, #4
 80051dc:	d81d      	bhi.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x45e>
 80051de:	a201      	add	r2, pc, #4	@ (adr r2, 80051e4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80051e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e4:	08005223 	.word	0x08005223
 80051e8:	080051f9 	.word	0x080051f9
 80051ec:	08005207 	.word	0x08005207
 80051f0:	08005223 	.word	0x08005223
 80051f4:	08005223 	.word	0x08005223
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80051f8:	4b9c      	ldr	r3, [pc, #624]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80051fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fc:	4a9b      	ldr	r2, [pc, #620]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80051fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005202:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005204:	e00e      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005206:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800520a:	332c      	adds	r3, #44	@ 0x2c
 800520c:	4618      	mov	r0, r3
 800520e:	f002 f8fb 	bl	8007408 <RCCEx_PLL3_Config>
 8005212:	4603      	mov	r3, r0
 8005214:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005218:	e004      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005220:	e000      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 8005222:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005224:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10d      	bne.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 800522c:	4b8f      	ldr	r3, [pc, #572]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800522e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005232:	f023 0107 	bic.w	r1, r3, #7
 8005236:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800523a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800523e:	4a8b      	ldr	r2, [pc, #556]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005240:	430b      	orrs	r3, r1
 8005242:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005246:	e003      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005248:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800524c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8005250:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005258:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800525c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800525e:	2300      	movs	r3, #0
 8005260:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005262:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005266:	460b      	mov	r3, r1
 8005268:	4313      	orrs	r3, r2
 800526a:	d04a      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 800526c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005274:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005278:	d028      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x510>
 800527a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800527e:	d821      	bhi.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005280:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005284:	d024      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005286:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800528a:	d81b      	bhi.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800528c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005290:	d00e      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8005292:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005296:	d815      	bhi.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005298:	2b00      	cmp	r3, #0
 800529a:	d01b      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800529c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052a0:	d110      	bne.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80052a2:	4b72      	ldr	r3, [pc, #456]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80052a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a6:	4a71      	ldr	r2, [pc, #452]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80052a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052ac:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80052ae:	e012      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052b4:	332c      	adds	r3, #44	@ 0x2c
 80052b6:	4618      	mov	r0, r3
 80052b8:	f002 f8a6 	bl	8007408 <RCCEx_PLL3_Config>
 80052bc:	4603      	mov	r3, r0
 80052be:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80052c2:	e008      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80052ca:	e004      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80052cc:	bf00      	nop
 80052ce:	e002      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80052d0:	bf00      	nop
 80052d2:	e000      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80052d4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80052d6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10d      	bne.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80052de:	4b63      	ldr	r3, [pc, #396]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80052e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052e4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80052e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f0:	4a5e      	ldr	r2, [pc, #376]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80052f2:	430b      	orrs	r3, r1
 80052f4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80052f8:	e003      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052fa:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80052fe:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005302:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800530e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005310:	2300      	movs	r3, #0
 8005312:	657b      	str	r3, [r7, #84]	@ 0x54
 8005314:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005318:	460b      	mov	r3, r1
 800531a:	4313      	orrs	r3, r2
 800531c:	f000 80ba 	beq.w	8005494 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005320:	2300      	movs	r3, #0
 8005322:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005326:	4b51      	ldr	r3, [pc, #324]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005328:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b00      	cmp	r3, #0
 8005332:	d113      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005334:	4b4d      	ldr	r3, [pc, #308]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005336:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800533a:	4a4c      	ldr	r2, [pc, #304]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800533c:	f043 0304 	orr.w	r3, r3, #4
 8005340:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005344:	4b49      	ldr	r3, [pc, #292]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005346:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800534a:	f003 0304 	and.w	r3, r3, #4
 800534e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005352:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 8005356:	2301      	movs	r3, #1
 8005358:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800535c:	4b44      	ldr	r3, [pc, #272]	@ (8005470 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800535e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005360:	4a43      	ldr	r2, [pc, #268]	@ (8005470 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8005362:	f043 0301 	orr.w	r3, r3, #1
 8005366:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005368:	f7fd fe60 	bl	800302c <HAL_GetTick>
 800536c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005370:	e00b      	b.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005372:	f7fd fe5b 	bl	800302c <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	2b02      	cmp	r3, #2
 8005380:	d903      	bls.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005388:	e005      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800538a:	4b39      	ldr	r3, [pc, #228]	@ (8005470 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800538c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	d0ed      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 8005396:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d16a      	bne.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800539e:	4b33      	ldr	r3, [pc, #204]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80053ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d023      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x640>
 80053b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053b8:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80053bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d01b      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053c4:	4b29      	ldr	r3, [pc, #164]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053d2:	4b26      	ldr	r3, [pc, #152]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053d8:	4a24      	ldr	r2, [pc, #144]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053e2:	4b22      	ldr	r3, [pc, #136]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053e8:	4a20      	ldr	r2, [pc, #128]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80053f2:	4a1e      	ldr	r2, [pc, #120]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80053fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	2b00      	cmp	r3, #0
 8005406:	d019      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005408:	f7fd fe10 	bl	800302c <HAL_GetTick>
 800540c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005410:	e00d      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005412:	f7fd fe0b 	bl	800302c <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800541c:	1ad2      	subs	r2, r2, r3
 800541e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005422:	429a      	cmp	r2, r3
 8005424:	d903      	bls.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 800542c:	e006      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800542e:	4b0f      	ldr	r3, [pc, #60]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005430:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b00      	cmp	r3, #0
 800543a:	d0ea      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 800543c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10d      	bne.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005444:	4b09      	ldr	r3, [pc, #36]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005446:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800544a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800544e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005452:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005456:	4a05      	ldr	r2, [pc, #20]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005458:	430b      	orrs	r3, r1
 800545a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800545e:	e00d      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005460:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005464:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 8005468:	e008      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 800546a:	bf00      	nop
 800546c:	46020c00 	.word	0x46020c00
 8005470:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005474:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005478:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800547c:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8005480:	2b01      	cmp	r3, #1
 8005482:	d107      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005484:	4bb2      	ldr	r3, [pc, #712]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005486:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800548a:	4ab1      	ldr	r2, [pc, #708]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800548c:	f023 0304 	bic.w	r3, r3, #4
 8005490:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8005494:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80054a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054a2:	2300      	movs	r3, #0
 80054a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054a6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80054aa:	460b      	mov	r3, r1
 80054ac:	4313      	orrs	r3, r2
 80054ae:	d042      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80054b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80054b8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80054bc:	d022      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80054be:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80054c2:	d81b      	bhi.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80054c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054c8:	d011      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x732>
 80054ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054ce:	d815      	bhi.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d019      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 80054d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054d8:	d110      	bne.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054de:	3308      	adds	r3, #8
 80054e0:	4618      	mov	r0, r3
 80054e2:	f001 fef9 	bl	80072d8 <RCCEx_PLL2_Config>
 80054e6:	4603      	mov	r3, r0
 80054e8:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80054ec:	e00d      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054ee:	4b98      	ldr	r3, [pc, #608]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80054f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f2:	4a97      	ldr	r2, [pc, #604]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80054f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054f8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80054fa:	e006      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005502:	e002      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8005504:	bf00      	nop
 8005506:	e000      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8005508:	bf00      	nop
    }
    if (ret == HAL_OK)
 800550a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10d      	bne.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8005512:	4b8f      	ldr	r3, [pc, #572]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005518:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800551c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005520:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005524:	4a8a      	ldr	r2, [pc, #552]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005526:	430b      	orrs	r3, r1
 8005528:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800552c:	e003      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800552e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005532:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005536:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800553a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005542:	643b      	str	r3, [r7, #64]	@ 0x40
 8005544:	2300      	movs	r3, #0
 8005546:	647b      	str	r3, [r7, #68]	@ 0x44
 8005548:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800554c:	460b      	mov	r3, r1
 800554e:	4313      	orrs	r3, r2
 8005550:	d02d      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005552:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800555a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800555e:	d00b      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8005560:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005564:	d804      	bhi.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8005566:	2b00      	cmp	r3, #0
 8005568:	d008      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 800556a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800556e:	d007      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005576:	e004      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8005578:	bf00      	nop
 800557a:	e002      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 800557c:	bf00      	nop
 800557e:	e000      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8005580:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005582:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10d      	bne.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800558a:	4b71      	ldr	r3, [pc, #452]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800558c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005590:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005594:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800559c:	4a6c      	ldr	r2, [pc, #432]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800559e:	430b      	orrs	r3, r1
 80055a0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80055a4:	e003      	b.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80055aa:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 80055ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80055ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055bc:	2300      	movs	r3, #0
 80055be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055c0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80055c4:	460b      	mov	r3, r1
 80055c6:	4313      	orrs	r3, r2
 80055c8:	d00c      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 80055ca:	4b61      	ldr	r3, [pc, #388]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80055cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80055d0:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 80055d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055dc:	4a5c      	ldr	r2, [pc, #368]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80055de:	430b      	orrs	r3, r1
 80055e0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80055e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ec:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80055f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80055f2:	2300      	movs	r3, #0
 80055f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80055f6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80055fa:	460b      	mov	r3, r1
 80055fc:	4313      	orrs	r3, r2
 80055fe:	d019      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8005600:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005604:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005608:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800560c:	d105      	bne.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800560e:	4b50      	ldr	r3, [pc, #320]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005612:	4a4f      	ldr	r2, [pc, #316]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005618:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800561a:	4b4d      	ldr	r3, [pc, #308]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800561c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005620:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005624:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005628:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800562c:	4a48      	ldr	r2, [pc, #288]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800562e:	430b      	orrs	r3, r1
 8005630:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005634:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005640:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005642:	2300      	movs	r3, #0
 8005644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005646:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800564a:	460b      	mov	r3, r1
 800564c:	4313      	orrs	r3, r2
 800564e:	d00c      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005650:	4b3f      	ldr	r3, [pc, #252]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005656:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800565a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800565e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005662:	493b      	ldr	r1, [pc, #236]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005664:	4313      	orrs	r3, r2
 8005666:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800566a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800566e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005672:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005676:	623b      	str	r3, [r7, #32]
 8005678:	2300      	movs	r3, #0
 800567a:	627b      	str	r3, [r7, #36]	@ 0x24
 800567c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005680:	460b      	mov	r3, r1
 8005682:	4313      	orrs	r3, r2
 8005684:	d00c      	beq.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005686:	4b32      	ldr	r3, [pc, #200]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800568c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005690:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005694:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005698:	492d      	ldr	r1, [pc, #180]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800569a:	4313      	orrs	r3, r2
 800569c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80056a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80056ac:	61bb      	str	r3, [r7, #24]
 80056ae:	2300      	movs	r3, #0
 80056b0:	61fb      	str	r3, [r7, #28]
 80056b2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80056b6:	460b      	mov	r3, r1
 80056b8:	4313      	orrs	r3, r2
 80056ba:	d00c      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80056bc:	4b24      	ldr	r3, [pc, #144]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80056be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056c2:	f023 0218 	bic.w	r2, r3, #24
 80056c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80056ce:	4920      	ldr	r1, [pc, #128]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80056d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056de:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80056e2:	613b      	str	r3, [r7, #16]
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]
 80056e8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80056ec:	460b      	mov	r3, r1
 80056ee:	4313      	orrs	r3, r2
 80056f0:	d034      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80056f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80056fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056fe:	d105      	bne.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005700:	4b13      	ldr	r3, [pc, #76]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005704:	4a12      	ldr	r2, [pc, #72]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005706:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800570a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800570c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005710:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005714:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005718:	d108      	bne.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800571a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800571e:	3308      	adds	r3, #8
 8005720:	4618      	mov	r0, r3
 8005722:	f001 fdd9 	bl	80072d8 <RCCEx_PLL2_Config>
 8005726:	4603      	mov	r3, r0
 8005728:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 800572c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005730:	2b00      	cmp	r3, #0
 8005732:	d10f      	bne.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005734:	4b06      	ldr	r3, [pc, #24]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005736:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800573a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800573e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005742:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005746:	4902      	ldr	r1, [pc, #8]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005748:	4313      	orrs	r3, r2
 800574a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800574e:	e005      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8005750:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005754:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005758:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800575c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005764:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005768:	60bb      	str	r3, [r7, #8]
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
 800576e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005772:	460b      	mov	r3, r1
 8005774:	4313      	orrs	r3, r2
 8005776:	d03a      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8005778:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800577c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005780:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005784:	d00e      	beq.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8005786:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800578a:	d815      	bhi.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 800578c:	2b00      	cmp	r3, #0
 800578e:	d017      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005790:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005794:	d110      	bne.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005796:	4b27      	ldr	r3, [pc, #156]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579a:	4a26      	ldr	r2, [pc, #152]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800579c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057a0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80057a2:	e00e      	b.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057a8:	3308      	adds	r3, #8
 80057aa:	4618      	mov	r0, r3
 80057ac:	f001 fd94 	bl	80072d8 <RCCEx_PLL2_Config>
 80057b0:	4603      	mov	r3, r0
 80057b2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80057b6:	e004      	b.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80057be:	e000      	b.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 80057c0:	bf00      	nop
    }
    if (ret == HAL_OK)
 80057c2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10d      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80057ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80057cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057d0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80057d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057dc:	4915      	ldr	r1, [pc, #84]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80057e4:	e003      	b.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80057ea:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80057ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f6:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80057fa:	603b      	str	r3, [r7, #0]
 80057fc:	2300      	movs	r3, #0
 80057fe:	607b      	str	r3, [r7, #4]
 8005800:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005804:	460b      	mov	r3, r1
 8005806:	4313      	orrs	r3, r2
 8005808:	d00c      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800580a:	4b0a      	ldr	r3, [pc, #40]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800580c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005810:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005814:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005818:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800581c:	4905      	ldr	r1, [pc, #20]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800581e:	4313      	orrs	r3, r2
 8005820:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8005824:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8005828:	4618      	mov	r0, r3
 800582a:	37d8      	adds	r7, #216	@ 0xd8
 800582c:	46bd      	mov	sp, r7
 800582e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005832:	bf00      	nop
 8005834:	46020c00 	.word	0x46020c00

08005838 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005838:	b480      	push	{r7}
 800583a:	b089      	sub	sp, #36	@ 0x24
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005840:	4ba6      	ldr	r3, [pc, #664]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005848:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800584a:	4ba4      	ldr	r3, [pc, #656]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800584c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800584e:	f003 0303 	and.w	r3, r3, #3
 8005852:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005854:	4ba1      	ldr	r3, [pc, #644]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005858:	0a1b      	lsrs	r3, r3, #8
 800585a:	f003 030f 	and.w	r3, r3, #15
 800585e:	3301      	adds	r3, #1
 8005860:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005862:	4b9e      	ldr	r3, [pc, #632]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005866:	091b      	lsrs	r3, r3, #4
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800586e:	4b9b      	ldr	r3, [pc, #620]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005872:	08db      	lsrs	r3, r3, #3
 8005874:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	fb02 f303 	mul.w	r3, r2, r3
 800587e:	ee07 3a90 	vmov	s15, r3
 8005882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005886:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	2b03      	cmp	r3, #3
 800588e:	d062      	beq.n	8005956 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	2b03      	cmp	r3, #3
 8005894:	f200 8081 	bhi.w	800599a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d024      	beq.n	80058e8 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d17a      	bne.n	800599a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	ee07 3a90 	vmov	s15, r3
 80058aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ae:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005ae0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80058b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058b6:	4b89      	ldr	r3, [pc, #548]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80058b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058be:	ee07 3a90 	vmov	s15, r3
 80058c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80058c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80058ca:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005ae4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80058ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80058d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80058d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058da:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80058de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80058e6:	e08f      	b.n	8005a08 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80058e8:	4b7c      	ldr	r3, [pc, #496]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d005      	beq.n	8005900 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80058f4:	4b79      	ldr	r3, [pc, #484]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	0f1b      	lsrs	r3, r3, #28
 80058fa:	f003 030f 	and.w	r3, r3, #15
 80058fe:	e006      	b.n	800590e <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8005900:	4b76      	ldr	r3, [pc, #472]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005902:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005906:	041b      	lsls	r3, r3, #16
 8005908:	0f1b      	lsrs	r3, r3, #28
 800590a:	f003 030f 	and.w	r3, r3, #15
 800590e:	4a76      	ldr	r2, [pc, #472]	@ (8005ae8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005914:	ee07 3a90 	vmov	s15, r3
 8005918:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	ee07 3a90 	vmov	s15, r3
 8005922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	ee07 3a90 	vmov	s15, r3
 8005930:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005934:	ed97 6a02 	vldr	s12, [r7, #8]
 8005938:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005ae4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800593c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005940:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005944:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005948:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800594c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005950:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005954:	e058      	b.n	8005a08 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	ee07 3a90 	vmov	s15, r3
 800595c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005960:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005ae0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005964:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005968:	4b5c      	ldr	r3, [pc, #368]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800596a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800596c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005970:	ee07 3a90 	vmov	s15, r3
 8005974:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005978:	ed97 6a02 	vldr	s12, [r7, #8]
 800597c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005ae4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005980:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005984:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005988:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800598c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005994:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005998:	e036      	b.n	8005a08 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800599a:	4b50      	ldr	r3, [pc, #320]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d005      	beq.n	80059b2 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 80059a6:	4b4d      	ldr	r3, [pc, #308]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	0f1b      	lsrs	r3, r3, #28
 80059ac:	f003 030f 	and.w	r3, r3, #15
 80059b0:	e006      	b.n	80059c0 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 80059b2:	4b4a      	ldr	r3, [pc, #296]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80059b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80059b8:	041b      	lsls	r3, r3, #16
 80059ba:	0f1b      	lsrs	r3, r3, #28
 80059bc:	f003 030f 	and.w	r3, r3, #15
 80059c0:	4a49      	ldr	r2, [pc, #292]	@ (8005ae8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80059c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059c6:	ee07 3a90 	vmov	s15, r3
 80059ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	ee07 3a90 	vmov	s15, r3
 80059d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80059dc:	69bb      	ldr	r3, [r7, #24]
 80059de:	ee07 3a90 	vmov	s15, r3
 80059e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80059ea:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005ae4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80059ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80059fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a06:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005a08:	4b34      	ldr	r3, [pc, #208]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d017      	beq.n	8005a44 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005a14:	4b31      	ldr	r3, [pc, #196]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a18:	0a5b      	lsrs	r3, r3, #9
 8005a1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a1e:	ee07 3a90 	vmov	s15, r3
 8005a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8005a26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a2a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005a2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a3a:	ee17 2a90 	vmov	r2, s15
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	601a      	str	r2, [r3, #0]
 8005a42:	e002      	b.n	8005a4a <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005a4a:	4b24      	ldr	r3, [pc, #144]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d017      	beq.n	8005a86 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005a56:	4b21      	ldr	r3, [pc, #132]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a5a:	0c1b      	lsrs	r3, r3, #16
 8005a5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a60:	ee07 3a90 	vmov	s15, r3
 8005a64:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005a68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a6c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005a70:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a7c:	ee17 2a90 	vmov	r2, s15
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	605a      	str	r2, [r3, #4]
 8005a84:	e002      	b.n	8005a8c <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005a8c:	4b13      	ldr	r3, [pc, #76]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d017      	beq.n	8005ac8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005a98:	4b10      	ldr	r3, [pc, #64]	@ (8005adc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a9c:	0e1b      	lsrs	r3, r3, #24
 8005a9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005aa2:	ee07 3a90 	vmov	s15, r3
 8005aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8005aaa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005aae:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005ab2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005abe:	ee17 2a90 	vmov	r2, s15
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005ac6:	e002      	b.n	8005ace <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	609a      	str	r2, [r3, #8]
}
 8005ace:	bf00      	nop
 8005ad0:	3724      	adds	r7, #36	@ 0x24
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	46020c00 	.word	0x46020c00
 8005ae0:	4b742400 	.word	0x4b742400
 8005ae4:	46000000 	.word	0x46000000
 8005ae8:	0800ecb8 	.word	0x0800ecb8

08005aec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b089      	sub	sp, #36	@ 0x24
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005af4:	4ba6      	ldr	r3, [pc, #664]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005afc:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005afe:	4ba4      	ldr	r3, [pc, #656]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b02:	f003 0303 	and.w	r3, r3, #3
 8005b06:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8005b08:	4ba1      	ldr	r3, [pc, #644]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0c:	0a1b      	lsrs	r3, r3, #8
 8005b0e:	f003 030f 	and.w	r3, r3, #15
 8005b12:	3301      	adds	r3, #1
 8005b14:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005b16:	4b9e      	ldr	r3, [pc, #632]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1a:	091b      	lsrs	r3, r3, #4
 8005b1c:	f003 0301 	and.w	r3, r3, #1
 8005b20:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005b22:	4b9b      	ldr	r3, [pc, #620]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b26:	08db      	lsrs	r3, r3, #3
 8005b28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	fb02 f303 	mul.w	r3, r2, r3
 8005b32:	ee07 3a90 	vmov	s15, r3
 8005b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b3a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2b03      	cmp	r3, #3
 8005b42:	d062      	beq.n	8005c0a <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	2b03      	cmp	r3, #3
 8005b48:	f200 8081 	bhi.w	8005c4e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d024      	beq.n	8005b9c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d17a      	bne.n	8005c4e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	ee07 3a90 	vmov	s15, r3
 8005b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b62:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005d94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8005b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b6a:	4b89      	ldr	r3, [pc, #548]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b72:	ee07 3a90 	vmov	s15, r3
 8005b76:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005b7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b7e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005d98 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005b82:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005b8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005b9a:	e08f      	b.n	8005cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005b9c:	4b7c      	ldr	r3, [pc, #496]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d005      	beq.n	8005bb4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005ba8:	4b79      	ldr	r3, [pc, #484]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	0f1b      	lsrs	r3, r3, #28
 8005bae:	f003 030f 	and.w	r3, r3, #15
 8005bb2:	e006      	b.n	8005bc2 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8005bb4:	4b76      	ldr	r3, [pc, #472]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005bb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005bba:	041b      	lsls	r3, r3, #16
 8005bbc:	0f1b      	lsrs	r3, r3, #28
 8005bbe:	f003 030f 	and.w	r3, r3, #15
 8005bc2:	4a76      	ldr	r2, [pc, #472]	@ (8005d9c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8005bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bc8:	ee07 3a90 	vmov	s15, r3
 8005bcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	ee07 3a90 	vmov	s15, r3
 8005bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	ee07 3a90 	vmov	s15, r3
 8005be4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005be8:	ed97 6a02 	vldr	s12, [r7, #8]
 8005bec:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005d98 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005bf0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bf4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bf8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bfc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005c00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c04:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c08:	e058      	b.n	8005cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	ee07 3a90 	vmov	s15, r3
 8005c10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c14:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005d94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8005c18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c1c:	4b5c      	ldr	r3, [pc, #368]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c24:	ee07 3a90 	vmov	s15, r3
 8005c28:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c2c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c30:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005d98 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005c34:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005c38:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c40:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005c44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c48:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c4c:	e036      	b.n	8005cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005c4e:	4b50      	ldr	r3, [pc, #320]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d005      	beq.n	8005c66 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8005c5a:	4b4d      	ldr	r3, [pc, #308]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	0f1b      	lsrs	r3, r3, #28
 8005c60:	f003 030f 	and.w	r3, r3, #15
 8005c64:	e006      	b.n	8005c74 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8005c66:	4b4a      	ldr	r3, [pc, #296]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005c68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005c6c:	041b      	lsls	r3, r3, #16
 8005c6e:	0f1b      	lsrs	r3, r3, #28
 8005c70:	f003 030f 	and.w	r3, r3, #15
 8005c74:	4a49      	ldr	r2, [pc, #292]	@ (8005d9c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8005c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c7a:	ee07 3a90 	vmov	s15, r3
 8005c7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	ee07 3a90 	vmov	s15, r3
 8005c88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	ee07 3a90 	vmov	s15, r3
 8005c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c9e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005d98 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005caa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cb6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005cba:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005cbc:	4b34      	ldr	r3, [pc, #208]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d017      	beq.n	8005cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005cc8:	4b31      	ldr	r3, [pc, #196]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ccc:	0a5b      	lsrs	r3, r3, #9
 8005cce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cd2:	ee07 3a90 	vmov	s15, r3
 8005cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8005cda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005cde:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005ce2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cee:	ee17 2a90 	vmov	r2, s15
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	601a      	str	r2, [r3, #0]
 8005cf6:	e002      	b.n	8005cfe <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005cfe:	4b24      	ldr	r3, [pc, #144]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d017      	beq.n	8005d3a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005d0a:	4b21      	ldr	r3, [pc, #132]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d0e:	0c1b      	lsrs	r3, r3, #16
 8005d10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d14:	ee07 3a90 	vmov	s15, r3
 8005d18:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005d1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d20:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005d24:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d30:	ee17 2a90 	vmov	r2, s15
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	605a      	str	r2, [r3, #4]
 8005d38:	e002      	b.n	8005d40 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005d40:	4b13      	ldr	r3, [pc, #76]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d017      	beq.n	8005d7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005d4c:	4b10      	ldr	r3, [pc, #64]	@ (8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d50:	0e1b      	lsrs	r3, r3, #24
 8005d52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d56:	ee07 3a90 	vmov	s15, r3
 8005d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8005d5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d62:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005d66:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d72:	ee17 2a90 	vmov	r2, s15
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005d7a:	e002      	b.n	8005d82 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	609a      	str	r2, [r3, #8]
}
 8005d82:	bf00      	nop
 8005d84:	3724      	adds	r7, #36	@ 0x24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	46020c00 	.word	0x46020c00
 8005d94:	4b742400 	.word	0x4b742400
 8005d98:	46000000 	.word	0x46000000
 8005d9c:	0800ecb8 	.word	0x0800ecb8

08005da0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b089      	sub	sp, #36	@ 0x24
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8005da8:	4ba6      	ldr	r3, [pc, #664]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005db0:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8005db2:	4ba4      	ldr	r3, [pc, #656]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db6:	f003 0303 	and.w	r3, r3, #3
 8005dba:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8005dbc:	4ba1      	ldr	r3, [pc, #644]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dc0:	0a1b      	lsrs	r3, r3, #8
 8005dc2:	f003 030f 	and.w	r3, r3, #15
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8005dca:	4b9e      	ldr	r3, [pc, #632]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dce:	091b      	lsrs	r3, r3, #4
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8005dd6:	4b9b      	ldr	r3, [pc, #620]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005dd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dda:	08db      	lsrs	r3, r3, #3
 8005ddc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	fb02 f303 	mul.w	r3, r2, r3
 8005de6:	ee07 3a90 	vmov	s15, r3
 8005dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dee:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2b03      	cmp	r3, #3
 8005df6:	d062      	beq.n	8005ebe <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	2b03      	cmp	r3, #3
 8005dfc:	f200 8081 	bhi.w	8005f02 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d024      	beq.n	8005e50 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d17a      	bne.n	8005f02 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	ee07 3a90 	vmov	s15, r3
 8005e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e16:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006048 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8005e1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e1e:	4b89      	ldr	r3, [pc, #548]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e26:	ee07 3a90 	vmov	s15, r3
 8005e2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e32:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800604c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005e36:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005e3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e42:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e4a:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8005e4e:	e08f      	b.n	8005f70 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005e50:	4b7c      	ldr	r3, [pc, #496]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d005      	beq.n	8005e68 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8005e5c:	4b79      	ldr	r3, [pc, #484]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	0f1b      	lsrs	r3, r3, #28
 8005e62:	f003 030f 	and.w	r3, r3, #15
 8005e66:	e006      	b.n	8005e76 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8005e68:	4b76      	ldr	r3, [pc, #472]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005e6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e6e:	041b      	lsls	r3, r3, #16
 8005e70:	0f1b      	lsrs	r3, r3, #28
 8005e72:	f003 030f 	and.w	r3, r3, #15
 8005e76:	4a76      	ldr	r2, [pc, #472]	@ (8006050 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8005e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e7c:	ee07 3a90 	vmov	s15, r3
 8005e80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	ee07 3a90 	vmov	s15, r3
 8005e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	ee07 3a90 	vmov	s15, r3
 8005e98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e9c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ea0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800604c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005ea4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ea8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005eb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eb8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005ebc:	e058      	b.n	8005f70 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	ee07 3a90 	vmov	s15, r3
 8005ec4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ec8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006048 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8005ecc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ed0:	4b5c      	ldr	r3, [pc, #368]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ed8:	ee07 3a90 	vmov	s15, r3
 8005edc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ee0:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ee4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800604c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005ee8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005eec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ef0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ef4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005efc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f00:	e036      	b.n	8005f70 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005f02:	4b50      	ldr	r3, [pc, #320]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d005      	beq.n	8005f1a <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8005f0e:	4b4d      	ldr	r3, [pc, #308]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	0f1b      	lsrs	r3, r3, #28
 8005f14:	f003 030f 	and.w	r3, r3, #15
 8005f18:	e006      	b.n	8005f28 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8005f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f20:	041b      	lsls	r3, r3, #16
 8005f22:	0f1b      	lsrs	r3, r3, #28
 8005f24:	f003 030f 	and.w	r3, r3, #15
 8005f28:	4a49      	ldr	r2, [pc, #292]	@ (8006050 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8005f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f2e:	ee07 3a90 	vmov	s15, r3
 8005f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	ee07 3a90 	vmov	s15, r3
 8005f3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	ee07 3a90 	vmov	s15, r3
 8005f4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f52:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800604c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005f56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f62:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f6a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f6e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8005f70:	4b34      	ldr	r3, [pc, #208]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d017      	beq.n	8005fac <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005f7c:	4b31      	ldr	r3, [pc, #196]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f80:	0a5b      	lsrs	r3, r3, #9
 8005f82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f86:	ee07 3a90 	vmov	s15, r3
 8005f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8005f8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f92:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005f96:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fa2:	ee17 2a90 	vmov	r2, s15
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	601a      	str	r2, [r3, #0]
 8005faa:	e002      	b.n	8005fb2 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8005fb2:	4b24      	ldr	r3, [pc, #144]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d017      	beq.n	8005fee <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005fbe:	4b21      	ldr	r3, [pc, #132]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc2:	0c1b      	lsrs	r3, r3, #16
 8005fc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fc8:	ee07 3a90 	vmov	s15, r3
 8005fcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8005fd0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fd4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005fd8:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fe0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fe4:	ee17 2a90 	vmov	r2, s15
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	605a      	str	r2, [r3, #4]
 8005fec:	e002      	b.n	8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8005ff4:	4b13      	ldr	r3, [pc, #76]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ff8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d017      	beq.n	8006030 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006000:	4b10      	ldr	r3, [pc, #64]	@ (8006044 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006004:	0e1b      	lsrs	r3, r3, #24
 8006006:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800600a:	ee07 3a90 	vmov	s15, r3
 800600e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8006012:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006016:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800601a:	edd7 6a07 	vldr	s13, [r7, #28]
 800601e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006022:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006026:	ee17 2a90 	vmov	r2, s15
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800602e:	e002      	b.n	8006036 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	609a      	str	r2, [r3, #8]
}
 8006036:	bf00      	nop
 8006038:	3724      	adds	r7, #36	@ 0x24
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop
 8006044:	46020c00 	.word	0x46020c00
 8006048:	4b742400 	.word	0x4b742400
 800604c:	46000000 	.word	0x46000000
 8006050:	0800ecb8 	.word	0x0800ecb8

08006054 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b08e      	sub	sp, #56	@ 0x38
 8006058:	af00      	add	r7, sp, #0
 800605a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800605e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006062:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8006066:	430b      	orrs	r3, r1
 8006068:	d145      	bne.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800606a:	4b9b      	ldr	r3, [pc, #620]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800606c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006070:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006074:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006076:	4b98      	ldr	r3, [pc, #608]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006078:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800607c:	f003 0302 	and.w	r3, r3, #2
 8006080:	2b02      	cmp	r3, #2
 8006082:	d108      	bne.n	8006096 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006086:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800608a:	d104      	bne.n	8006096 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800608c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006090:	637b      	str	r3, [r7, #52]	@ 0x34
 8006092:	f001 b912 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006096:	4b90      	ldr	r3, [pc, #576]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006098:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800609c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060a4:	d114      	bne.n	80060d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80060a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060ac:	d110      	bne.n	80060d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80060ae:	4b8a      	ldr	r3, [pc, #552]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80060b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060bc:	d103      	bne.n	80060c6 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80060be:	23fa      	movs	r3, #250	@ 0xfa
 80060c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80060c2:	f001 b8fa 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80060c6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80060ca:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80060cc:	f001 b8f5 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80060d0:	4b81      	ldr	r3, [pc, #516]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060dc:	d107      	bne.n	80060ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80060de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060e4:	d103      	bne.n	80060ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80060e6:	4b7d      	ldr	r3, [pc, #500]	@ (80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80060e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ea:	f001 b8e6 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80060f2:	f001 b8e2 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80060f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060fa:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80060fe:	430b      	orrs	r3, r1
 8006100:	d151      	bne.n	80061a6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006102:	4b75      	ldr	r3, [pc, #468]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006104:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006108:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800610c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800610e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006110:	2b80      	cmp	r3, #128	@ 0x80
 8006112:	d035      	beq.n	8006180 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006116:	2b80      	cmp	r3, #128	@ 0x80
 8006118:	d841      	bhi.n	800619e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800611a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800611c:	2b60      	cmp	r3, #96	@ 0x60
 800611e:	d02a      	beq.n	8006176 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006122:	2b60      	cmp	r3, #96	@ 0x60
 8006124:	d83b      	bhi.n	800619e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006128:	2b40      	cmp	r3, #64	@ 0x40
 800612a:	d009      	beq.n	8006140 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800612c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612e:	2b40      	cmp	r3, #64	@ 0x40
 8006130:	d835      	bhi.n	800619e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006134:	2b00      	cmp	r3, #0
 8006136:	d00c      	beq.n	8006152 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8006138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613a:	2b20      	cmp	r3, #32
 800613c:	d012      	beq.n	8006164 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800613e:	e02e      	b.n	800619e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006140:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006144:	4618      	mov	r0, r3
 8006146:	f7ff fb77 	bl	8005838 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800614a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800614e:	f001 b8b4 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006152:	f107 0318 	add.w	r3, r7, #24
 8006156:	4618      	mov	r0, r3
 8006158:	f7ff fcc8 	bl	8005aec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006160:	f001 b8ab 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006164:	f107 030c 	add.w	r3, r7, #12
 8006168:	4618      	mov	r0, r3
 800616a:	f7ff fe19 	bl	8005da0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006172:	f001 b8a2 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006176:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800617a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800617c:	f001 b89d 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006180:	4b55      	ldr	r3, [pc, #340]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006188:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800618c:	d103      	bne.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800618e:	4b54      	ldr	r3, [pc, #336]	@ (80062e0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8006190:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006192:	f001 b892 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006196:	2300      	movs	r3, #0
 8006198:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800619a:	f001 b88e 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 800619e:	2300      	movs	r3, #0
 80061a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80061a2:	f001 b88a 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 80061a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061aa:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80061ae:	430b      	orrs	r3, r1
 80061b0:	d126      	bne.n	8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 80061b2:	4b49      	ldr	r3, [pc, #292]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80061b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80061b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061bc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 80061be:	4b46      	ldr	r3, [pc, #280]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061ca:	d106      	bne.n	80061da <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80061cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d103      	bne.n	80061da <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 80061d2:	4b43      	ldr	r3, [pc, #268]	@ (80062e0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80061d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80061d6:	f001 b870 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 80061da:	4b3f      	ldr	r3, [pc, #252]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061e6:	d107      	bne.n	80061f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80061e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061ee:	d103      	bne.n	80061f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 80061f0:	4b3c      	ldr	r3, [pc, #240]	@ (80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80061f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80061f4:	f001 b861 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 80061f8:	2300      	movs	r3, #0
 80061fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80061fc:	f001 b85d 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8006200:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006204:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8006208:	430b      	orrs	r3, r1
 800620a:	d171      	bne.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800620c:	4b32      	ldr	r3, [pc, #200]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800620e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006212:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006216:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800621e:	d034      	beq.n	800628a <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8006220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006222:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006226:	d853      	bhi.n	80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800622e:	d00b      	beq.n	8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8006230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006232:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006236:	d84b      	bhi.n	80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623a:	2b00      	cmp	r3, #0
 800623c:	d016      	beq.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 800623e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006240:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006244:	d009      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8006246:	e043      	b.n	80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006248:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800624c:	4618      	mov	r0, r3
 800624e:	f7ff faf3 	bl	8005838 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006254:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006256:	f001 b830 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800625a:	f107 0318 	add.w	r3, r7, #24
 800625e:	4618      	mov	r0, r3
 8006260:	f7ff fc44 	bl	8005aec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006268:	f001 b827 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800626c:	4b1a      	ldr	r3, [pc, #104]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006274:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006278:	d103      	bne.n	8006282 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 800627a:	4b1b      	ldr	r3, [pc, #108]	@ (80062e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800627c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800627e:	f001 b81c 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006282:	2300      	movs	r3, #0
 8006284:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006286:	f001 b818 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800628a:	4b13      	ldr	r3, [pc, #76]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0320 	and.w	r3, r3, #32
 8006292:	2b20      	cmp	r3, #32
 8006294:	d118      	bne.n	80062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006296:	4b10      	ldr	r3, [pc, #64]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d005      	beq.n	80062ae <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80062a2:	4b0d      	ldr	r3, [pc, #52]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	0e1b      	lsrs	r3, r3, #24
 80062a8:	f003 030f 	and.w	r3, r3, #15
 80062ac:	e006      	b.n	80062bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 80062ae:	4b0a      	ldr	r3, [pc, #40]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80062b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80062b4:	041b      	lsls	r3, r3, #16
 80062b6:	0e1b      	lsrs	r3, r3, #24
 80062b8:	f003 030f 	and.w	r3, r3, #15
 80062bc:	4a0b      	ldr	r2, [pc, #44]	@ (80062ec <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80062be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062c2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80062c4:	f000 bff9 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80062c8:	2300      	movs	r3, #0
 80062ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062cc:	f000 bff5 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062d4:	f000 bff1 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80062d8:	46020c00 	.word	0x46020c00
 80062dc:	0007a120 	.word	0x0007a120
 80062e0:	00f42400 	.word	0x00f42400
 80062e4:	007a1200 	.word	0x007a1200
 80062e8:	02dc6c00 	.word	0x02dc6c00
 80062ec:	0800ecb8 	.word	0x0800ecb8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80062f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062f4:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80062f8:	430b      	orrs	r3, r1
 80062fa:	d17f      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80062fc:	4ba8      	ldr	r3, [pc, #672]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80062fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006302:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006306:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8006308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630a:	2b00      	cmp	r3, #0
 800630c:	d165      	bne.n	80063da <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800630e:	4ba4      	ldr	r3, [pc, #656]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006314:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006318:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 800631a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006320:	d034      	beq.n	800638c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8006322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006324:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006328:	d853      	bhi.n	80063d2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800632a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800632c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006330:	d00b      	beq.n	800634a <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8006332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006338:	d84b      	bhi.n	80063d2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800633a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633c:	2b00      	cmp	r3, #0
 800633e:	d016      	beq.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8006340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006342:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006346:	d009      	beq.n	800635c <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8006348:	e043      	b.n	80063d2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800634a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800634e:	4618      	mov	r0, r3
 8006350:	f7ff fa72 	bl	8005838 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006356:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006358:	f000 bfaf 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800635c:	f107 0318 	add.w	r3, r7, #24
 8006360:	4618      	mov	r0, r3
 8006362:	f7ff fbc3 	bl	8005aec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800636a:	f000 bfa6 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800636e:	4b8c      	ldr	r3, [pc, #560]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006376:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800637a:	d103      	bne.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 800637c:	4b89      	ldr	r3, [pc, #548]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 800637e:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006380:	f000 bf9b 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8006384:	2300      	movs	r3, #0
 8006386:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006388:	f000 bf97 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800638c:	4b84      	ldr	r3, [pc, #528]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 0320 	and.w	r3, r3, #32
 8006394:	2b20      	cmp	r3, #32
 8006396:	d118      	bne.n	80063ca <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006398:	4b81      	ldr	r3, [pc, #516]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d005      	beq.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80063a4:	4b7e      	ldr	r3, [pc, #504]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	0e1b      	lsrs	r3, r3, #24
 80063aa:	f003 030f 	and.w	r3, r3, #15
 80063ae:	e006      	b.n	80063be <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 80063b0:	4b7b      	ldr	r3, [pc, #492]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80063b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80063b6:	041b      	lsls	r3, r3, #16
 80063b8:	0e1b      	lsrs	r3, r3, #24
 80063ba:	f003 030f 	and.w	r3, r3, #15
 80063be:	4a7a      	ldr	r2, [pc, #488]	@ (80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 80063c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063c4:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80063c6:	f000 bf78 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 80063ca:	2300      	movs	r3, #0
 80063cc:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80063ce:	f000 bf74 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 80063d2:	2300      	movs	r3, #0
 80063d4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80063d6:	f000 bf70 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 80063da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063e0:	d108      	bne.n	80063f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80063e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7ff fa26 	bl	8005838 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 80063ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80063f0:	f000 bf63 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 80063f4:	2300      	movs	r3, #0
 80063f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80063f8:	f000 bf5f 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 80063fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006400:	1e51      	subs	r1, r2, #1
 8006402:	430b      	orrs	r3, r1
 8006404:	d136      	bne.n	8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006406:	4b66      	ldr	r3, [pc, #408]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800640c:	f003 0303 	and.w	r3, r3, #3
 8006410:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006414:	2b00      	cmp	r3, #0
 8006416:	d104      	bne.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8006418:	f7fe fc22 	bl	8004c60 <HAL_RCC_GetPCLK2Freq>
 800641c:	6378      	str	r0, [r7, #52]	@ 0x34
 800641e:	f000 bf4c 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006424:	2b01      	cmp	r3, #1
 8006426:	d104      	bne.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006428:	f7fe faea 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 800642c:	6378      	str	r0, [r7, #52]	@ 0x34
 800642e:	f000 bf44 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006432:	4b5b      	ldr	r3, [pc, #364]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800643a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800643e:	d106      	bne.n	800644e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8006440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006442:	2b02      	cmp	r3, #2
 8006444:	d103      	bne.n	800644e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 8006446:	4b59      	ldr	r3, [pc, #356]	@ (80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8006448:	637b      	str	r3, [r7, #52]	@ 0x34
 800644a:	f000 bf36 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800644e:	4b54      	ldr	r3, [pc, #336]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006450:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006454:	f003 0302 	and.w	r3, r3, #2
 8006458:	2b02      	cmp	r3, #2
 800645a:	d107      	bne.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 800645c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800645e:	2b03      	cmp	r3, #3
 8006460:	d104      	bne.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 8006462:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006466:	637b      	str	r3, [r7, #52]	@ 0x34
 8006468:	f000 bf27 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800646c:	2300      	movs	r3, #0
 800646e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006470:	f000 bf23 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8006474:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006478:	1f11      	subs	r1, r2, #4
 800647a:	430b      	orrs	r3, r1
 800647c:	d136      	bne.n	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800647e:	4b48      	ldr	r3, [pc, #288]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006480:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006484:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006488:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800648a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648c:	2b00      	cmp	r3, #0
 800648e:	d104      	bne.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006490:	f7fe fbd2 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 8006494:	6378      	str	r0, [r7, #52]	@ 0x34
 8006496:	f000 bf10 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800649a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649c:	2b10      	cmp	r3, #16
 800649e:	d104      	bne.n	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80064a0:	f7fe faae 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 80064a4:	6378      	str	r0, [r7, #52]	@ 0x34
 80064a6:	f000 bf08 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80064aa:	4b3d      	ldr	r3, [pc, #244]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064b6:	d106      	bne.n	80064c6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80064b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ba:	2b20      	cmp	r3, #32
 80064bc:	d103      	bne.n	80064c6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 80064be:	4b3b      	ldr	r3, [pc, #236]	@ (80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 80064c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80064c2:	f000 befa 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80064c6:	4b36      	ldr	r3, [pc, #216]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80064c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064cc:	f003 0302 	and.w	r3, r3, #2
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d107      	bne.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 80064d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d6:	2b30      	cmp	r3, #48	@ 0x30
 80064d8:	d104      	bne.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 80064da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064de:	637b      	str	r3, [r7, #52]	@ 0x34
 80064e0:	f000 beeb 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80064e4:	2300      	movs	r3, #0
 80064e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80064e8:	f000 bee7 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80064ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064f0:	f1a2 0108 	sub.w	r1, r2, #8
 80064f4:	430b      	orrs	r3, r1
 80064f6:	d136      	bne.n	8006566 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80064f8:	4b29      	ldr	r3, [pc, #164]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80064fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80064fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006502:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006506:	2b00      	cmp	r3, #0
 8006508:	d104      	bne.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800650a:	f7fe fb95 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 800650e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006510:	f000 bed3 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006516:	2b40      	cmp	r3, #64	@ 0x40
 8006518:	d104      	bne.n	8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800651a:	f7fe fa71 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 800651e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006520:	f000 becb 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006524:	4b1e      	ldr	r3, [pc, #120]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800652c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006530:	d106      	bne.n	8006540 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8006532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006534:	2b80      	cmp	r3, #128	@ 0x80
 8006536:	d103      	bne.n	8006540 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8006538:	4b1c      	ldr	r3, [pc, #112]	@ (80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 800653a:	637b      	str	r3, [r7, #52]	@ 0x34
 800653c:	f000 bebd 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006540:	4b17      	ldr	r3, [pc, #92]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006542:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006546:	f003 0302 	and.w	r3, r3, #2
 800654a:	2b02      	cmp	r3, #2
 800654c:	d107      	bne.n	800655e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800654e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006550:	2bc0      	cmp	r3, #192	@ 0xc0
 8006552:	d104      	bne.n	800655e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8006554:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006558:	637b      	str	r3, [r7, #52]	@ 0x34
 800655a:	f000 beae 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800655e:	2300      	movs	r3, #0
 8006560:	637b      	str	r3, [r7, #52]	@ 0x34
 8006562:	f000 beaa 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006566:	e9d7 2300 	ldrd	r2, r3, [r7]
 800656a:	f1a2 0110 	sub.w	r1, r2, #16
 800656e:	430b      	orrs	r3, r1
 8006570:	d141      	bne.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006572:	4b0b      	ldr	r3, [pc, #44]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006574:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006578:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800657c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800657e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006580:	2b00      	cmp	r3, #0
 8006582:	d104      	bne.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006584:	f7fe fb58 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 8006588:	6378      	str	r0, [r7, #52]	@ 0x34
 800658a:	f000 be96 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800658e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006590:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006594:	d10c      	bne.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006596:	f7fe fa33 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 800659a:	6378      	str	r0, [r7, #52]	@ 0x34
 800659c:	f000 be8d 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80065a0:	46020c00 	.word	0x46020c00
 80065a4:	02dc6c00 	.word	0x02dc6c00
 80065a8:	0800ecb8 	.word	0x0800ecb8
 80065ac:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80065b0:	4baa      	ldr	r3, [pc, #680]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065bc:	d107      	bne.n	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80065be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065c4:	d103      	bne.n	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 80065c6:	4ba6      	ldr	r3, [pc, #664]	@ (8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80065c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ca:	f000 be76 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80065ce:	4ba3      	ldr	r3, [pc, #652]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80065d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80065d4:	f003 0302 	and.w	r3, r3, #2
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d108      	bne.n	80065ee <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 80065dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065e2:	d104      	bne.n	80065ee <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 80065e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ea:	f000 be66 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80065ee:	2300      	movs	r3, #0
 80065f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80065f2:	f000 be62 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80065f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065fa:	f1a2 0120 	sub.w	r1, r2, #32
 80065fe:	430b      	orrs	r3, r1
 8006600:	d158      	bne.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006602:	4b96      	ldr	r3, [pc, #600]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006604:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006608:	f003 0307 	and.w	r3, r3, #7
 800660c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800660e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006610:	2b00      	cmp	r3, #0
 8006612:	d104      	bne.n	800661e <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006614:	f7fe fb38 	bl	8004c88 <HAL_RCC_GetPCLK3Freq>
 8006618:	6378      	str	r0, [r7, #52]	@ 0x34
 800661a:	f000 be4e 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800661e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006620:	2b01      	cmp	r3, #1
 8006622:	d104      	bne.n	800662e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006624:	f7fe f9ec 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8006628:	6378      	str	r0, [r7, #52]	@ 0x34
 800662a:	f000 be46 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800662e:	4b8b      	ldr	r3, [pc, #556]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800663a:	d106      	bne.n	800664a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800663c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663e:	2b02      	cmp	r3, #2
 8006640:	d103      	bne.n	800664a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 8006642:	4b87      	ldr	r3, [pc, #540]	@ (8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8006644:	637b      	str	r3, [r7, #52]	@ 0x34
 8006646:	f000 be38 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800664a:	4b84      	ldr	r3, [pc, #528]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800664c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006650:	f003 0302 	and.w	r3, r3, #2
 8006654:	2b02      	cmp	r3, #2
 8006656:	d107      	bne.n	8006668 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8006658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665a:	2b03      	cmp	r3, #3
 800665c:	d104      	bne.n	8006668 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 800665e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006662:	637b      	str	r3, [r7, #52]	@ 0x34
 8006664:	f000 be29 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006668:	4b7c      	ldr	r3, [pc, #496]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0320 	and.w	r3, r3, #32
 8006670:	2b20      	cmp	r3, #32
 8006672:	d11b      	bne.n	80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8006674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006676:	2b04      	cmp	r3, #4
 8006678:	d118      	bne.n	80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800667a:	4b78      	ldr	r3, [pc, #480]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d005      	beq.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 8006686:	4b75      	ldr	r3, [pc, #468]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	0e1b      	lsrs	r3, r3, #24
 800668c:	f003 030f 	and.w	r3, r3, #15
 8006690:	e006      	b.n	80066a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8006692:	4b72      	ldr	r3, [pc, #456]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006694:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006698:	041b      	lsls	r3, r3, #16
 800669a:	0e1b      	lsrs	r3, r3, #24
 800669c:	f003 030f 	and.w	r3, r3, #15
 80066a0:	4a70      	ldr	r2, [pc, #448]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80066a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a8:	f000 be07 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80066ac:	2300      	movs	r3, #0
 80066ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80066b0:	f000 be03 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80066b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066b8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80066bc:	430b      	orrs	r3, r1
 80066be:	d16c      	bne.n	800679a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80066c0:	4b66      	ldr	r3, [pc, #408]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80066c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066c6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80066ca:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80066cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d2:	d104      	bne.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80066d4:	f7fe f994 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 80066d8:	6378      	str	r0, [r7, #52]	@ 0x34
 80066da:	f000 bdee 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80066de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066e4:	d108      	bne.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066e6:	f107 0318 	add.w	r3, r7, #24
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7ff f9fe 	bl	8005aec <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80066f0:	6a3b      	ldr	r3, [r7, #32]
 80066f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80066f4:	f000 bde1 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80066f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d104      	bne.n	8006708 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80066fe:	f7fe fa81 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
 8006702:	6378      	str	r0, [r7, #52]	@ 0x34
 8006704:	f000 bdd9 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800670e:	d122      	bne.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006710:	4b52      	ldr	r3, [pc, #328]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 0320 	and.w	r3, r3, #32
 8006718:	2b20      	cmp	r3, #32
 800671a:	d118      	bne.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800671c:	4b4f      	ldr	r3, [pc, #316]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d005      	beq.n	8006734 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8006728:	4b4c      	ldr	r3, [pc, #304]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	0e1b      	lsrs	r3, r3, #24
 800672e:	f003 030f 	and.w	r3, r3, #15
 8006732:	e006      	b.n	8006742 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8006734:	4b49      	ldr	r3, [pc, #292]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006736:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800673a:	041b      	lsls	r3, r3, #16
 800673c:	0e1b      	lsrs	r3, r3, #24
 800673e:	f003 030f 	and.w	r3, r3, #15
 8006742:	4a48      	ldr	r2, [pc, #288]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006748:	637b      	str	r3, [r7, #52]	@ 0x34
 800674a:	f000 bdb6 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 800674e:	2300      	movs	r3, #0
 8006750:	637b      	str	r3, [r7, #52]	@ 0x34
 8006752:	f000 bdb2 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006756:	4b41      	ldr	r3, [pc, #260]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800675e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006762:	d107      	bne.n	8006774 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8006764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006766:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800676a:	d103      	bne.n	8006774 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 800676c:	4b3c      	ldr	r3, [pc, #240]	@ (8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800676e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006770:	f000 bda3 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006774:	4b39      	ldr	r3, [pc, #228]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800677c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006780:	d107      	bne.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8006782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006784:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006788:	d103      	bne.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 800678a:	4b35      	ldr	r3, [pc, #212]	@ (8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800678c:	637b      	str	r3, [r7, #52]	@ 0x34
 800678e:	f000 bd94 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8006792:	2300      	movs	r3, #0
 8006794:	637b      	str	r3, [r7, #52]	@ 0x34
 8006796:	f000 bd90 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800679a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800679e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80067a2:	430b      	orrs	r3, r1
 80067a4:	d160      	bne.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80067a6:	4b2d      	ldr	r3, [pc, #180]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80067a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80067ac:	f003 0307 	and.w	r3, r3, #7
 80067b0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80067b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b4:	2b04      	cmp	r3, #4
 80067b6:	d84c      	bhi.n	8006852 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 80067b8:	a201      	add	r2, pc, #4	@ (adr r2, 80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 80067ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067be:	bf00      	nop
 80067c0:	080067f9 	.word	0x080067f9
 80067c4:	080067d5 	.word	0x080067d5
 80067c8:	080067e7 	.word	0x080067e7
 80067cc:	08006803 	.word	0x08006803
 80067d0:	0800680d 	.word	0x0800680d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067d8:	4618      	mov	r0, r3
 80067da:	f7ff f82d 	bl	8005838 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80067de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067e2:	f000 bd6a 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067e6:	f107 030c 	add.w	r3, r7, #12
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7ff fad8 	bl	8005da0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067f4:	f000 bd61 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80067f8:	f7fe fa04 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
 80067fc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80067fe:	f000 bd5c 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006802:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006806:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006808:	f000 bd57 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800680c:	4b13      	ldr	r3, [pc, #76]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0320 	and.w	r3, r3, #32
 8006814:	2b20      	cmp	r3, #32
 8006816:	d118      	bne.n	800684a <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006818:	4b10      	ldr	r3, [pc, #64]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d005      	beq.n	8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8006824:	4b0d      	ldr	r3, [pc, #52]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	0e1b      	lsrs	r3, r3, #24
 800682a:	f003 030f 	and.w	r3, r3, #15
 800682e:	e006      	b.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8006830:	4b0a      	ldr	r3, [pc, #40]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006832:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006836:	041b      	lsls	r3, r3, #16
 8006838:	0e1b      	lsrs	r3, r3, #24
 800683a:	f003 030f 	and.w	r3, r3, #15
 800683e:	4a09      	ldr	r2, [pc, #36]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006840:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006844:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006846:	f000 bd38 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800684a:	2300      	movs	r3, #0
 800684c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800684e:	f000 bd34 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8006852:	2300      	movs	r3, #0
 8006854:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006856:	f000 bd30 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800685a:	bf00      	nop
 800685c:	46020c00 	.word	0x46020c00
 8006860:	00f42400 	.word	0x00f42400
 8006864:	0800ecb8 	.word	0x0800ecb8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8006868:	e9d7 2300 	ldrd	r2, r3, [r7]
 800686c:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8006870:	430b      	orrs	r3, r1
 8006872:	d167      	bne.n	8006944 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006874:	4ba0      	ldr	r3, [pc, #640]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006876:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800687a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800687e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006882:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006886:	d036      	beq.n	80068f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800688e:	d855      	bhi.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006892:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006896:	d029      	beq.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8006898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800689e:	d84d      	bhi.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 80068a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068a6:	d013      	beq.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 80068a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068ae:	d845      	bhi.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 80068b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d015      	beq.n	80068e2 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 80068b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068bc:	d13e      	bne.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80068be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068c2:	4618      	mov	r0, r3
 80068c4:	f7fe ffb8 	bl	8005838 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80068c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068cc:	f000 bcf5 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068d0:	f107 030c 	add.w	r3, r7, #12
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7ff fa63 	bl	8005da0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068de:	f000 bcec 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80068e2:	f7fe f98f 	bl	8004c04 <HAL_RCC_GetHCLKFreq>
 80068e6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80068e8:	f000 bce7 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80068ec:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80068f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068f2:	f000 bce2 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80068f6:	4b80      	ldr	r3, [pc, #512]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 0320 	and.w	r3, r3, #32
 80068fe:	2b20      	cmp	r3, #32
 8006900:	d118      	bne.n	8006934 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006902:	4b7d      	ldr	r3, [pc, #500]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d005      	beq.n	800691a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 800690e:	4b7a      	ldr	r3, [pc, #488]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	0e1b      	lsrs	r3, r3, #24
 8006914:	f003 030f 	and.w	r3, r3, #15
 8006918:	e006      	b.n	8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 800691a:	4b77      	ldr	r3, [pc, #476]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800691c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006920:	041b      	lsls	r3, r3, #16
 8006922:	0e1b      	lsrs	r3, r3, #24
 8006924:	f003 030f 	and.w	r3, r3, #15
 8006928:	4a74      	ldr	r2, [pc, #464]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 800692a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800692e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006930:	f000 bcc3 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006934:	2300      	movs	r3, #0
 8006936:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006938:	f000 bcbf 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 800693c:	2300      	movs	r3, #0
 800693e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006940:	f000 bcbb 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8006944:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006948:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800694c:	430b      	orrs	r3, r1
 800694e:	d14c      	bne.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006950:	4b69      	ldr	r3, [pc, #420]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006952:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006956:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800695a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800695c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695e:	2b00      	cmp	r3, #0
 8006960:	d104      	bne.n	800696c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006962:	f7fe f969 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 8006966:	6378      	str	r0, [r7, #52]	@ 0x34
 8006968:	f000 bca7 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800696c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800696e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006972:	d104      	bne.n	800697e <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006974:	f7fe f844 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8006978:	6378      	str	r0, [r7, #52]	@ 0x34
 800697a:	f000 bc9e 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800697e:	4b5e      	ldr	r3, [pc, #376]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006986:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800698a:	d107      	bne.n	800699c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 800698c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800698e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006992:	d103      	bne.n	800699c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8006994:	4b5a      	ldr	r3, [pc, #360]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006996:	637b      	str	r3, [r7, #52]	@ 0x34
 8006998:	f000 bc8f 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800699c:	4b56      	ldr	r3, [pc, #344]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0320 	and.w	r3, r3, #32
 80069a4:	2b20      	cmp	r3, #32
 80069a6:	d11c      	bne.n	80069e2 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 80069a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069ae:	d118      	bne.n	80069e2 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80069b0:	4b51      	ldr	r3, [pc, #324]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d005      	beq.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 80069bc:	4b4e      	ldr	r3, [pc, #312]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	0e1b      	lsrs	r3, r3, #24
 80069c2:	f003 030f 	and.w	r3, r3, #15
 80069c6:	e006      	b.n	80069d6 <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 80069c8:	4b4b      	ldr	r3, [pc, #300]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80069ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80069ce:	041b      	lsls	r3, r3, #16
 80069d0:	0e1b      	lsrs	r3, r3, #24
 80069d2:	f003 030f 	and.w	r3, r3, #15
 80069d6:	4a49      	ldr	r2, [pc, #292]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 80069d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80069de:	f000 bc6c 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 80069e2:	2300      	movs	r3, #0
 80069e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80069e6:	f000 bc68 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 80069ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069ee:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 80069f2:	430b      	orrs	r3, r1
 80069f4:	d14c      	bne.n	8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80069f6:	4b40      	ldr	r3, [pc, #256]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80069f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069fc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006a00:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d104      	bne.n	8006a12 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006a08:	f7fe f916 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 8006a0c:	6378      	str	r0, [r7, #52]	@ 0x34
 8006a0e:	f000 bc54 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a18:	d104      	bne.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006a1a:	f7fd fff1 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8006a1e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006a20:	f000 bc4b 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006a24:	4b34      	ldr	r3, [pc, #208]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a30:	d107      	bne.n	8006a42 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 8006a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a38:	d103      	bne.n	8006a42 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 8006a3a:	4b31      	ldr	r3, [pc, #196]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006a3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a3e:	f000 bc3c 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8006a42:	4b2d      	ldr	r3, [pc, #180]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 0320 	and.w	r3, r3, #32
 8006a4a:	2b20      	cmp	r3, #32
 8006a4c:	d11c      	bne.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a54:	d118      	bne.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006a56:	4b28      	ldr	r3, [pc, #160]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d005      	beq.n	8006a6e <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8006a62:	4b25      	ldr	r3, [pc, #148]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	0e1b      	lsrs	r3, r3, #24
 8006a68:	f003 030f 	and.w	r3, r3, #15
 8006a6c:	e006      	b.n	8006a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8006a6e:	4b22      	ldr	r3, [pc, #136]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006a70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a74:	041b      	lsls	r3, r3, #16
 8006a76:	0e1b      	lsrs	r3, r3, #24
 8006a78:	f003 030f 	and.w	r3, r3, #15
 8006a7c:	4a1f      	ldr	r2, [pc, #124]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a82:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a84:	f000 bc19 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a8c:	f000 bc15 	b.w	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8006a90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a94:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006a98:	430b      	orrs	r3, r1
 8006a9a:	d157      	bne.n	8006b4c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006a9c:	4b16      	ldr	r3, [pc, #88]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006a9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006aa2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006aa6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aaa:	2bc0      	cmp	r3, #192	@ 0xc0
 8006aac:	d02a      	beq.n	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8006aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab0:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ab2:	d848      	bhi.n	8006b46 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab6:	2b80      	cmp	r3, #128	@ 0x80
 8006ab8:	d00d      	beq.n	8006ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006abc:	2b80      	cmp	r3, #128	@ 0x80
 8006abe:	d842      	bhi.n	8006b46 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8006ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d003      	beq.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 8006ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac8:	2b40      	cmp	r3, #64	@ 0x40
 8006aca:	d011      	beq.n	8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006acc:	e03b      	b.n	8006b46 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8006ace:	f7fe f8db 	bl	8004c88 <HAL_RCC_GetPCLK3Freq>
 8006ad2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006ad4:	e3f1      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006ad6:	4b08      	ldr	r3, [pc, #32]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ae2:	d102      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8006ae4:	4b06      	ldr	r3, [pc, #24]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006ae6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006ae8:	e3e7      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006aee:	e3e4      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006af0:	f7fd ff86 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8006af4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006af6:	e3e0      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8006af8:	46020c00 	.word	0x46020c00
 8006afc:	0800ecb8 	.word	0x0800ecb8
 8006b00:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006b04:	4ba3      	ldr	r3, [pc, #652]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 0320 	and.w	r3, r3, #32
 8006b0c:	2b20      	cmp	r3, #32
 8006b0e:	d117      	bne.n	8006b40 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006b10:	4ba0      	ldr	r3, [pc, #640]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d005      	beq.n	8006b28 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 8006b1c:	4b9d      	ldr	r3, [pc, #628]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	0e1b      	lsrs	r3, r3, #24
 8006b22:	f003 030f 	and.w	r3, r3, #15
 8006b26:	e006      	b.n	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 8006b28:	4b9a      	ldr	r3, [pc, #616]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b2e:	041b      	lsls	r3, r3, #16
 8006b30:	0e1b      	lsrs	r3, r3, #24
 8006b32:	f003 030f 	and.w	r3, r3, #15
 8006b36:	4a98      	ldr	r2, [pc, #608]	@ (8006d98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006b38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b3c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006b3e:	e3bc      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b44:	e3b9      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 8006b46:	2300      	movs	r3, #0
 8006b48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b4a:	e3b6      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8006b4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b50:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8006b54:	430b      	orrs	r3, r1
 8006b56:	d147      	bne.n	8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006b58:	4b8e      	ldr	r3, [pc, #568]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b5e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006b62:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8006b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d103      	bne.n	8006b72 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006b6a:	f7fe f865 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 8006b6e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b70:	e3a3      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8006b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b78:	d103      	bne.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b7a:	f7fd ff41 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8006b7e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b80:	e39b      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006b82:	4b84      	ldr	r3, [pc, #528]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b8e:	d106      	bne.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8006b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b96:	d102      	bne.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 8006b98:	4b80      	ldr	r3, [pc, #512]	@ (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b9c:	e38d      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8006b9e:	4b7d      	ldr	r3, [pc, #500]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 0320 	and.w	r3, r3, #32
 8006ba6:	2b20      	cmp	r3, #32
 8006ba8:	d11b      	bne.n	8006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 8006baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bac:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006bb0:	d117      	bne.n	8006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006bb2:	4b78      	ldr	r3, [pc, #480]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d005      	beq.n	8006bca <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8006bbe:	4b75      	ldr	r3, [pc, #468]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	0e1b      	lsrs	r3, r3, #24
 8006bc4:	f003 030f 	and.w	r3, r3, #15
 8006bc8:	e006      	b.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 8006bca:	4b72      	ldr	r3, [pc, #456]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006bcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006bd0:	041b      	lsls	r3, r3, #16
 8006bd2:	0e1b      	lsrs	r3, r3, #24
 8006bd4:	f003 030f 	and.w	r3, r3, #15
 8006bd8:	4a6f      	ldr	r2, [pc, #444]	@ (8006d98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bde:	637b      	str	r3, [r7, #52]	@ 0x34
 8006be0:	e36b      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8006be2:	2300      	movs	r3, #0
 8006be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006be6:	e368      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8006be8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bec:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006bf0:	430b      	orrs	r3, r1
 8006bf2:	d164      	bne.n	8006cbe <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8006bf4:	4b67      	ldr	r3, [pc, #412]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006bf6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006bfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bfe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8006c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d120      	bne.n	8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006c06:	4b63      	ldr	r3, [pc, #396]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0320 	and.w	r3, r3, #32
 8006c0e:	2b20      	cmp	r3, #32
 8006c10:	d117      	bne.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006c12:	4b60      	ldr	r3, [pc, #384]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d005      	beq.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 8006c1e:	4b5d      	ldr	r3, [pc, #372]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	0e1b      	lsrs	r3, r3, #24
 8006c24:	f003 030f 	and.w	r3, r3, #15
 8006c28:	e006      	b.n	8006c38 <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 8006c2a:	4b5a      	ldr	r3, [pc, #360]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006c2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c30:	041b      	lsls	r3, r3, #16
 8006c32:	0e1b      	lsrs	r3, r3, #24
 8006c34:	f003 030f 	and.w	r3, r3, #15
 8006c38:	4a57      	ldr	r2, [pc, #348]	@ (8006d98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c40:	e33b      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8006c42:	2300      	movs	r3, #0
 8006c44:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c46:	e338      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8006c48:	4b52      	ldr	r3, [pc, #328]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006c4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c56:	d112      	bne.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 8006c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c5e:	d10e      	bne.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006c60:	4b4c      	ldr	r3, [pc, #304]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006c62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c6e:	d102      	bne.n	8006c76 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8006c70:	23fa      	movs	r3, #250	@ 0xfa
 8006c72:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006c74:	e321      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8006c76:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006c7a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006c7c:	e31d      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8006c7e:	4b45      	ldr	r3, [pc, #276]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c8a:	d106      	bne.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 8006c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c92:	d102      	bne.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 8006c94:	4b41      	ldr	r3, [pc, #260]	@ (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006c96:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c98:	e30f      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8006c9a:	4b3e      	ldr	r3, [pc, #248]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006c9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ca0:	f003 0302 	and.w	r3, r3, #2
 8006ca4:	2b02      	cmp	r3, #2
 8006ca6:	d107      	bne.n	8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8006ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006caa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006cae:	d103      	bne.n	8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8006cb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cb6:	e300      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cbc:	e2fd      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8006cbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cc2:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006cc6:	430b      	orrs	r3, r1
 8006cc8:	d16a      	bne.n	8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006cca:	4b32      	ldr	r3, [pc, #200]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006ccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006cd0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006cd4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d120      	bne.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0320 	and.w	r3, r3, #32
 8006ce4:	2b20      	cmp	r3, #32
 8006ce6:	d117      	bne.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006ce8:	4b2a      	ldr	r3, [pc, #168]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d005      	beq.n	8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8006cf4:	4b27      	ldr	r3, [pc, #156]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	0e1b      	lsrs	r3, r3, #24
 8006cfa:	f003 030f 	and.w	r3, r3, #15
 8006cfe:	e006      	b.n	8006d0e <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8006d00:	4b24      	ldr	r3, [pc, #144]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006d02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d06:	041b      	lsls	r3, r3, #16
 8006d08:	0e1b      	lsrs	r3, r3, #24
 8006d0a:	f003 030f 	and.w	r3, r3, #15
 8006d0e:	4a22      	ldr	r2, [pc, #136]	@ (8006d98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d14:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d16:	e2d0      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d1c:	e2cd      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8006d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006d20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d2c:	d112      	bne.n	8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8006d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d34:	d10e      	bne.n	8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d36:	4b17      	ldr	r3, [pc, #92]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006d38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d44:	d102      	bne.n	8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 8006d46:	23fa      	movs	r3, #250	@ 0xfa
 8006d48:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d4a:	e2b6      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8006d4c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006d50:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d52:	e2b2      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8006d54:	4b0f      	ldr	r3, [pc, #60]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d60:	d106      	bne.n	8006d70 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8006d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d68:	d102      	bne.n	8006d70 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 8006d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006d6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d6e:	e2a4      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8006d70:	4b08      	ldr	r3, [pc, #32]	@ (8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006d72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d76:	f003 0302 	and.w	r3, r3, #2
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	d107      	bne.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8006d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d84:	d103      	bne.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8006d86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d8c:	e295      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d92:	e292      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8006d94:	46020c00 	.word	0x46020c00
 8006d98:	0800ecb8 	.word	0x0800ecb8
 8006d9c:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8006da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006da4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006da8:	430b      	orrs	r3, r1
 8006daa:	d147      	bne.n	8006e3c <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006dac:	4b9a      	ldr	r3, [pc, #616]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006db2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006db6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d103      	bne.n	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006dbe:	f7fd ff3b 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 8006dc2:	6378      	str	r0, [r7, #52]	@ 0x34
 8006dc4:	e279      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8006dc6:	4b94      	ldr	r3, [pc, #592]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006dc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dd4:	d112      	bne.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006ddc:	d10e      	bne.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006dde:	4b8e      	ldr	r3, [pc, #568]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006de0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006de8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dec:	d102      	bne.n	8006df4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8006dee:	23fa      	movs	r3, #250	@ 0xfa
 8006df0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006df2:	e262      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8006df4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006df8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006dfa:	e25e      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8006dfc:	4b86      	ldr	r3, [pc, #536]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e08:	d106      	bne.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006e10:	d102      	bne.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 8006e12:	4b82      	ldr	r3, [pc, #520]	@ (800701c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006e14:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e16:	e250      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8006e18:	4b7f      	ldr	r3, [pc, #508]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006e1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e1e:	f003 0302 	and.w	r3, r3, #2
 8006e22:	2b02      	cmp	r3, #2
 8006e24:	d107      	bne.n	8006e36 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8006e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e28:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006e2c:	d103      	bne.n	8006e36 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 8006e2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e34:	e241      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8006e36:	2300      	movs	r3, #0
 8006e38:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e3a:	e23e      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8006e3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e40:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8006e44:	430b      	orrs	r3, r1
 8006e46:	d12d      	bne.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8006e48:	4b73      	ldr	r3, [pc, #460]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006e4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e4e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006e52:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8006e54:	4b70      	ldr	r3, [pc, #448]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e60:	d105      	bne.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8006e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d102      	bne.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 8006e68:	4b6c      	ldr	r3, [pc, #432]	@ (800701c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006e6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e6c:	e225      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8006e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e74:	d107      	bne.n	8006e86 <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7fe fcdc 	bl	8005838 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e82:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e84:	e219      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8006e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e88:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e8c:	d107      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e8e:	f107 0318 	add.w	r3, r7, #24
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7fe fe2a 	bl	8005aec <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e9c:	e20d      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ea2:	e20a      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8006ea4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ea8:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8006eac:	430b      	orrs	r3, r1
 8006eae:	d156      	bne.n	8006f5e <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006eb0:	4b59      	ldr	r3, [pc, #356]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006eb6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006eba:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8006ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ec2:	d028      	beq.n	8006f16 <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 8006ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006eca:	d845      	bhi.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8006ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ece:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ed2:	d013      	beq.n	8006efc <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 8006ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006eda:	d83d      	bhi.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8006edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d004      	beq.n	8006eec <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 8006ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ee8:	d004      	beq.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 8006eea:	e035      	b.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8006eec:	f7fd feb8 	bl	8004c60 <HAL_RCC_GetPCLK2Freq>
 8006ef0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006ef2:	e1e2      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006ef4:	f7fd fd84 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8006ef8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006efa:	e1de      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006efc:	4b46      	ldr	r3, [pc, #280]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f08:	d102      	bne.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 8006f0a:	4b44      	ldr	r3, [pc, #272]	@ (800701c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006f0c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006f0e:	e1d4      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006f10:	2300      	movs	r3, #0
 8006f12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f14:	e1d1      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006f16:	4b40      	ldr	r3, [pc, #256]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0320 	and.w	r3, r3, #32
 8006f1e:	2b20      	cmp	r3, #32
 8006f20:	d117      	bne.n	8006f52 <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006f22:	4b3d      	ldr	r3, [pc, #244]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d005      	beq.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 8006f2e:	4b3a      	ldr	r3, [pc, #232]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	0e1b      	lsrs	r3, r3, #24
 8006f34:	f003 030f 	and.w	r3, r3, #15
 8006f38:	e006      	b.n	8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8006f3a:	4b37      	ldr	r3, [pc, #220]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006f3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f40:	041b      	lsls	r3, r3, #16
 8006f42:	0e1b      	lsrs	r3, r3, #24
 8006f44:	f003 030f 	and.w	r3, r3, #15
 8006f48:	4a35      	ldr	r2, [pc, #212]	@ (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8006f4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f4e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006f50:	e1b3      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f56:	e1b0      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f5c:	e1ad      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8006f5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f62:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8006f66:	430b      	orrs	r3, r1
 8006f68:	d15c      	bne.n	8007024 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006f6a:	4b2b      	ldr	r3, [pc, #172]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006f6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006f74:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8006f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f78:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f7c:	d028      	beq.n	8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f80:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f84:	d845      	bhi.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8006f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f8c:	d013      	beq.n	8006fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 8006f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f94:	d83d      	bhi.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8006f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d004      	beq.n	8006fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8006f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fa2:	d004      	beq.n	8006fae <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8006fa4:	e035      	b.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8006fa6:	f7fd fe47 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 8006faa:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006fac:	e185      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006fae:	f7fd fd27 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8006fb2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006fb4:	e181      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006fb6:	4b18      	ldr	r3, [pc, #96]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fc2:	d102      	bne.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 8006fc4:	4b15      	ldr	r3, [pc, #84]	@ (800701c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006fc6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006fc8:	e177      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fce:	e174      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006fd0:	4b11      	ldr	r3, [pc, #68]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0320 	and.w	r3, r3, #32
 8006fd8:	2b20      	cmp	r3, #32
 8006fda:	d117      	bne.n	800700c <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d005      	beq.n	8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 8006fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	0e1b      	lsrs	r3, r3, #24
 8006fee:	f003 030f 	and.w	r3, r3, #15
 8006ff2:	e006      	b.n	8007002 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8006ff4:	4b08      	ldr	r3, [pc, #32]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006ff6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ffa:	041b      	lsls	r3, r3, #16
 8006ffc:	0e1b      	lsrs	r3, r3, #24
 8006ffe:	f003 030f 	and.w	r3, r3, #15
 8007002:	4a07      	ldr	r2, [pc, #28]	@ (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8007004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007008:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800700a:	e156      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800700c:	2300      	movs	r3, #0
 800700e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007010:	e153      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8007012:	2300      	movs	r3, #0
 8007014:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007016:	e150      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8007018:	46020c00 	.word	0x46020c00
 800701c:	00f42400 	.word	0x00f42400
 8007020:	0800ecb8 	.word	0x0800ecb8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8007024:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007028:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800702c:	430b      	orrs	r3, r1
 800702e:	d176      	bne.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007030:	4ba4      	ldr	r3, [pc, #656]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007032:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007036:	f003 0318 	and.w	r3, r3, #24
 800703a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800703c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800703e:	2b18      	cmp	r3, #24
 8007040:	d86a      	bhi.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 8007042:	a201      	add	r2, pc, #4	@ (adr r2, 8007048 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007048:	080070ad 	.word	0x080070ad
 800704c:	08007119 	.word	0x08007119
 8007050:	08007119 	.word	0x08007119
 8007054:	08007119 	.word	0x08007119
 8007058:	08007119 	.word	0x08007119
 800705c:	08007119 	.word	0x08007119
 8007060:	08007119 	.word	0x08007119
 8007064:	08007119 	.word	0x08007119
 8007068:	080070b5 	.word	0x080070b5
 800706c:	08007119 	.word	0x08007119
 8007070:	08007119 	.word	0x08007119
 8007074:	08007119 	.word	0x08007119
 8007078:	08007119 	.word	0x08007119
 800707c:	08007119 	.word	0x08007119
 8007080:	08007119 	.word	0x08007119
 8007084:	08007119 	.word	0x08007119
 8007088:	080070bd 	.word	0x080070bd
 800708c:	08007119 	.word	0x08007119
 8007090:	08007119 	.word	0x08007119
 8007094:	08007119 	.word	0x08007119
 8007098:	08007119 	.word	0x08007119
 800709c:	08007119 	.word	0x08007119
 80070a0:	08007119 	.word	0x08007119
 80070a4:	08007119 	.word	0x08007119
 80070a8:	080070d7 	.word	0x080070d7
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80070ac:	f7fd fdec 	bl	8004c88 <HAL_RCC_GetPCLK3Freq>
 80070b0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80070b2:	e102      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80070b4:	f7fd fca4 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 80070b8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80070ba:	e0fe      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80070bc:	4b81      	ldr	r3, [pc, #516]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070c8:	d102      	bne.n	80070d0 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 80070ca:	4b7f      	ldr	r3, [pc, #508]	@ (80072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 80070cc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80070ce:	e0f4      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80070d0:	2300      	movs	r3, #0
 80070d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070d4:	e0f1      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80070d6:	4b7b      	ldr	r3, [pc, #492]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0320 	and.w	r3, r3, #32
 80070de:	2b20      	cmp	r3, #32
 80070e0:	d117      	bne.n	8007112 <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80070e2:	4b78      	ldr	r3, [pc, #480]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d005      	beq.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80070ee:	4b75      	ldr	r3, [pc, #468]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	0e1b      	lsrs	r3, r3, #24
 80070f4:	f003 030f 	and.w	r3, r3, #15
 80070f8:	e006      	b.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 80070fa:	4b72      	ldr	r3, [pc, #456]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80070fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007100:	041b      	lsls	r3, r3, #16
 8007102:	0e1b      	lsrs	r3, r3, #24
 8007104:	f003 030f 	and.w	r3, r3, #15
 8007108:	4a70      	ldr	r2, [pc, #448]	@ (80072cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800710a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800710e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007110:	e0d3      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007112:	2300      	movs	r3, #0
 8007114:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007116:	e0d0      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8007118:	2300      	movs	r3, #0
 800711a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800711c:	e0cd      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800711e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007122:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8007126:	430b      	orrs	r3, r1
 8007128:	d155      	bne.n	80071d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800712a:	4b66      	ldr	r3, [pc, #408]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800712c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007130:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007134:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007138:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800713c:	d013      	beq.n	8007166 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 800713e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007140:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007144:	d844      	bhi.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8007146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007148:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800714c:	d013      	beq.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 800714e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007150:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007154:	d83c      	bhi.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8007156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007158:	2b00      	cmp	r3, #0
 800715a:	d014      	beq.n	8007186 <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 800715c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007162:	d014      	beq.n	800718e <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8007164:	e034      	b.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007166:	f107 0318 	add.w	r3, r7, #24
 800716a:	4618      	mov	r0, r3
 800716c:	f7fe fcbe 	bl	8005aec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007174:	e0a1      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007176:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800717a:	4618      	mov	r0, r3
 800717c:	f7fe fb5c 	bl	8005838 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007182:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007184:	e099      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007186:	f7fd fc3b 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 800718a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800718c:	e095      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800718e:	4b4d      	ldr	r3, [pc, #308]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0320 	and.w	r3, r3, #32
 8007196:	2b20      	cmp	r3, #32
 8007198:	d117      	bne.n	80071ca <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800719a:	4b4a      	ldr	r3, [pc, #296]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d005      	beq.n	80071b2 <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 80071a6:	4b47      	ldr	r3, [pc, #284]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	0e1b      	lsrs	r3, r3, #24
 80071ac:	f003 030f 	and.w	r3, r3, #15
 80071b0:	e006      	b.n	80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 80071b2:	4b44      	ldr	r3, [pc, #272]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80071b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80071b8:	041b      	lsls	r3, r3, #16
 80071ba:	0e1b      	lsrs	r3, r3, #24
 80071bc:	f003 030f 	and.w	r3, r3, #15
 80071c0:	4a42      	ldr	r2, [pc, #264]	@ (80072cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80071c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071c6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80071c8:	e077      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80071ca:	2300      	movs	r3, #0
 80071cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80071ce:	e074      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80071d0:	2300      	movs	r3, #0
 80071d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80071d4:	e071      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 80071d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071da:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80071de:	430b      	orrs	r3, r1
 80071e0:	d131      	bne.n	8007246 <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80071e2:	4b38      	ldr	r3, [pc, #224]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80071e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071ec:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80071ee:	4b35      	ldr	r3, [pc, #212]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80071f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071f4:	f003 0302 	and.w	r3, r3, #2
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d106      	bne.n	800720a <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 80071fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d103      	bne.n	800720a <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 8007202:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007206:	637b      	str	r3, [r7, #52]	@ 0x34
 8007208:	e057      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800720a:	4b2e      	ldr	r3, [pc, #184]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800720c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007210:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007214:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007218:	d112      	bne.n	8007240 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 800721a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007220:	d10e      	bne.n	8007240 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007222:	4b28      	ldr	r3, [pc, #160]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007224:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800722c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007230:	d102      	bne.n	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 8007232:	23fa      	movs	r3, #250	@ 0xfa
 8007234:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007236:	e040      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8007238:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800723c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800723e:	e03c      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8007240:	2300      	movs	r3, #0
 8007242:	637b      	str	r3, [r7, #52]	@ 0x34
 8007244:	e039      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8007246:	e9d7 2300 	ldrd	r2, r3, [r7]
 800724a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800724e:	430b      	orrs	r3, r1
 8007250:	d131      	bne.n	80072b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007252:	4b1c      	ldr	r3, [pc, #112]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007254:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007258:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800725c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800725e:	4b19      	ldr	r3, [pc, #100]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800726a:	d105      	bne.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 800726c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726e:	2b00      	cmp	r3, #0
 8007270:	d102      	bne.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 8007272:	4b17      	ldr	r3, [pc, #92]	@ (80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 8007274:	637b      	str	r3, [r7, #52]	@ 0x34
 8007276:	e020      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8007278:	4b12      	ldr	r3, [pc, #72]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007280:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007284:	d106      	bne.n	8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 8007286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007288:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800728c:	d102      	bne.n	8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 800728e:	4b11      	ldr	r3, [pc, #68]	@ (80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007290:	637b      	str	r3, [r7, #52]	@ 0x34
 8007292:	e012      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8007294:	4b0b      	ldr	r3, [pc, #44]	@ (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800729c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a0:	d106      	bne.n	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 80072a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072a8:	d102      	bne.n	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 80072aa:	4b07      	ldr	r3, [pc, #28]	@ (80072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 80072ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80072ae:	e004      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80072b0:	2300      	movs	r3, #0
 80072b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80072b4:	e001      	b.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80072b6:	2300      	movs	r3, #0
 80072b8:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80072ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3738      	adds	r7, #56	@ 0x38
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	46020c00 	.word	0x46020c00
 80072c8:	00f42400 	.word	0x00f42400
 80072cc:	0800ecb8 	.word	0x0800ecb8
 80072d0:	02dc6c00 	.word	0x02dc6c00
 80072d4:	016e3600 	.word	0x016e3600

080072d8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80072e0:	4b47      	ldr	r3, [pc, #284]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a46      	ldr	r2, [pc, #280]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 80072e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072ea:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80072ec:	f7fb fe9e 	bl	800302c <HAL_GetTick>
 80072f0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80072f2:	e008      	b.n	8007306 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80072f4:	f7fb fe9a 	bl	800302c <HAL_GetTick>
 80072f8:	4602      	mov	r2, r0
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d901      	bls.n	8007306 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e077      	b.n	80073f6 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007306:	4b3e      	ldr	r3, [pc, #248]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1f0      	bne.n	80072f4 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007312:	4b3b      	ldr	r3, [pc, #236]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 8007314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007316:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800731a:	f023 0303 	bic.w	r3, r3, #3
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	6811      	ldr	r1, [r2, #0]
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	6852      	ldr	r2, [r2, #4]
 8007326:	3a01      	subs	r2, #1
 8007328:	0212      	lsls	r2, r2, #8
 800732a:	430a      	orrs	r2, r1
 800732c:	4934      	ldr	r1, [pc, #208]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 800732e:	4313      	orrs	r3, r2
 8007330:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007332:	4b33      	ldr	r3, [pc, #204]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 8007334:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007336:	4b33      	ldr	r3, [pc, #204]	@ (8007404 <RCCEx_PLL2_Config+0x12c>)
 8007338:	4013      	ands	r3, r2
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	6892      	ldr	r2, [r2, #8]
 800733e:	3a01      	subs	r2, #1
 8007340:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	68d2      	ldr	r2, [r2, #12]
 8007348:	3a01      	subs	r2, #1
 800734a:	0252      	lsls	r2, r2, #9
 800734c:	b292      	uxth	r2, r2
 800734e:	4311      	orrs	r1, r2
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	6912      	ldr	r2, [r2, #16]
 8007354:	3a01      	subs	r2, #1
 8007356:	0412      	lsls	r2, r2, #16
 8007358:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800735c:	4311      	orrs	r1, r2
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	6952      	ldr	r2, [r2, #20]
 8007362:	3a01      	subs	r2, #1
 8007364:	0612      	lsls	r2, r2, #24
 8007366:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800736a:	430a      	orrs	r2, r1
 800736c:	4924      	ldr	r1, [pc, #144]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 800736e:	4313      	orrs	r3, r2
 8007370:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007372:	4b23      	ldr	r3, [pc, #140]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 8007374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007376:	f023 020c 	bic.w	r2, r3, #12
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	4920      	ldr	r1, [pc, #128]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 8007380:	4313      	orrs	r3, r2
 8007382:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007384:	4b1e      	ldr	r3, [pc, #120]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 8007386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a1b      	ldr	r3, [r3, #32]
 800738c:	491c      	ldr	r1, [pc, #112]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 800738e:	4313      	orrs	r3, r2
 8007390:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8007392:	4b1b      	ldr	r3, [pc, #108]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 8007394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007396:	4a1a      	ldr	r2, [pc, #104]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 8007398:	f023 0310 	bic.w	r3, r3, #16
 800739c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800739e:	4b18      	ldr	r3, [pc, #96]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 80073a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80073a6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	69d2      	ldr	r2, [r2, #28]
 80073ae:	00d2      	lsls	r2, r2, #3
 80073b0:	4913      	ldr	r1, [pc, #76]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 80073b2:	4313      	orrs	r3, r2
 80073b4:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80073b6:	4b12      	ldr	r3, [pc, #72]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 80073b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ba:	4a11      	ldr	r2, [pc, #68]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 80073bc:	f043 0310 	orr.w	r3, r3, #16
 80073c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80073c2:	4b0f      	ldr	r3, [pc, #60]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a0e      	ldr	r2, [pc, #56]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 80073c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80073cc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80073ce:	f7fb fe2d 	bl	800302c <HAL_GetTick>
 80073d2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80073d4:	e008      	b.n	80073e8 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80073d6:	f7fb fe29 	bl	800302c <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d901      	bls.n	80073e8 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e006      	b.n	80073f6 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80073e8:	4b05      	ldr	r3, [pc, #20]	@ (8007400 <RCCEx_PLL2_Config+0x128>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d0f0      	beq.n	80073d6 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80073f4:	2300      	movs	r3, #0

}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3710      	adds	r7, #16
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	46020c00 	.word	0x46020c00
 8007404:	80800000 	.word	0x80800000

08007408 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b084      	sub	sp, #16
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007410:	4b47      	ldr	r3, [pc, #284]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a46      	ldr	r2, [pc, #280]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 8007416:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800741a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800741c:	f7fb fe06 	bl	800302c <HAL_GetTick>
 8007420:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007422:	e008      	b.n	8007436 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007424:	f7fb fe02 	bl	800302c <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	2b02      	cmp	r3, #2
 8007430:	d901      	bls.n	8007436 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007432:	2303      	movs	r3, #3
 8007434:	e077      	b.n	8007526 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007436:	4b3e      	ldr	r3, [pc, #248]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d1f0      	bne.n	8007424 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007442:	4b3b      	ldr	r3, [pc, #236]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 8007444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007446:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800744a:	f023 0303 	bic.w	r3, r3, #3
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	6811      	ldr	r1, [r2, #0]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	6852      	ldr	r2, [r2, #4]
 8007456:	3a01      	subs	r2, #1
 8007458:	0212      	lsls	r2, r2, #8
 800745a:	430a      	orrs	r2, r1
 800745c:	4934      	ldr	r1, [pc, #208]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 800745e:	4313      	orrs	r3, r2
 8007460:	630b      	str	r3, [r1, #48]	@ 0x30
 8007462:	4b33      	ldr	r3, [pc, #204]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 8007464:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007466:	4b33      	ldr	r3, [pc, #204]	@ (8007534 <RCCEx_PLL3_Config+0x12c>)
 8007468:	4013      	ands	r3, r2
 800746a:	687a      	ldr	r2, [r7, #4]
 800746c:	6892      	ldr	r2, [r2, #8]
 800746e:	3a01      	subs	r2, #1
 8007470:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	68d2      	ldr	r2, [r2, #12]
 8007478:	3a01      	subs	r2, #1
 800747a:	0252      	lsls	r2, r2, #9
 800747c:	b292      	uxth	r2, r2
 800747e:	4311      	orrs	r1, r2
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	6912      	ldr	r2, [r2, #16]
 8007484:	3a01      	subs	r2, #1
 8007486:	0412      	lsls	r2, r2, #16
 8007488:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800748c:	4311      	orrs	r1, r2
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	6952      	ldr	r2, [r2, #20]
 8007492:	3a01      	subs	r2, #1
 8007494:	0612      	lsls	r2, r2, #24
 8007496:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800749a:	430a      	orrs	r2, r1
 800749c:	4924      	ldr	r1, [pc, #144]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 800749e:	4313      	orrs	r3, r2
 80074a0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80074a2:	4b23      	ldr	r3, [pc, #140]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074a6:	f023 020c 	bic.w	r2, r3, #12
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	4920      	ldr	r1, [pc, #128]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074b0:	4313      	orrs	r3, r2
 80074b2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80074b4:	4b1e      	ldr	r3, [pc, #120]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6a1b      	ldr	r3, [r3, #32]
 80074bc:	491c      	ldr	r1, [pc, #112]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074be:	4313      	orrs	r3, r2
 80074c0:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80074c2:	4b1b      	ldr	r3, [pc, #108]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c6:	4a1a      	ldr	r2, [pc, #104]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074c8:	f023 0310 	bic.w	r3, r3, #16
 80074cc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80074ce:	4b18      	ldr	r3, [pc, #96]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074d6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	69d2      	ldr	r2, [r2, #28]
 80074de:	00d2      	lsls	r2, r2, #3
 80074e0:	4913      	ldr	r1, [pc, #76]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074e2:	4313      	orrs	r3, r2
 80074e4:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80074e6:	4b12      	ldr	r3, [pc, #72]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ea:	4a11      	ldr	r2, [pc, #68]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074ec:	f043 0310 	orr.w	r3, r3, #16
 80074f0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80074f2:	4b0f      	ldr	r3, [pc, #60]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a0e      	ldr	r2, [pc, #56]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 80074f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074fc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80074fe:	f7fb fd95 	bl	800302c <HAL_GetTick>
 8007502:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007504:	e008      	b.n	8007518 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007506:	f7fb fd91 	bl	800302c <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	2b02      	cmp	r3, #2
 8007512:	d901      	bls.n	8007518 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e006      	b.n	8007526 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007518:	4b05      	ldr	r3, [pc, #20]	@ (8007530 <RCCEx_PLL3_Config+0x128>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007520:	2b00      	cmp	r3, #0
 8007522:	d0f0      	beq.n	8007506 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3710      	adds	r7, #16
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	46020c00 	.word	0x46020c00
 8007534:	80800000 	.word	0x80800000

08007538 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b084      	sub	sp, #16
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d101      	bne.n	800754a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	e0fb      	b.n	8007742 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a7f      	ldr	r2, [pc, #508]	@ (800774c <HAL_SPI_Init+0x214>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d004      	beq.n	800755e <HAL_SPI_Init+0x26>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a7d      	ldr	r2, [pc, #500]	@ (8007750 <HAL_SPI_Init+0x218>)
 800755a:	4293      	cmp	r3, r2
 800755c:	e000      	b.n	8007560 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800755e:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a78      	ldr	r2, [pc, #480]	@ (800774c <HAL_SPI_Init+0x214>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d004      	beq.n	800757a <HAL_SPI_Init+0x42>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a76      	ldr	r2, [pc, #472]	@ (8007750 <HAL_SPI_Init+0x218>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d105      	bne.n	8007586 <HAL_SPI_Init+0x4e>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	2b0f      	cmp	r3, #15
 8007580:	d901      	bls.n	8007586 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e0dd      	b.n	8007742 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 feb0 	bl	80082ec <SPI_GetPacketSize>
 800758c:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a6e      	ldr	r2, [pc, #440]	@ (800774c <HAL_SPI_Init+0x214>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d004      	beq.n	80075a2 <HAL_SPI_Init+0x6a>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a6c      	ldr	r2, [pc, #432]	@ (8007750 <HAL_SPI_Init+0x218>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d102      	bne.n	80075a8 <HAL_SPI_Init+0x70>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2b08      	cmp	r3, #8
 80075a6:	d816      	bhi.n	80075d6 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80075ac:	4a69      	ldr	r2, [pc, #420]	@ (8007754 <HAL_SPI_Init+0x21c>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d00e      	beq.n	80075d0 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a68      	ldr	r2, [pc, #416]	@ (8007758 <HAL_SPI_Init+0x220>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d009      	beq.n	80075d0 <HAL_SPI_Init+0x98>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a66      	ldr	r2, [pc, #408]	@ (800775c <HAL_SPI_Init+0x224>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d004      	beq.n	80075d0 <HAL_SPI_Init+0x98>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a65      	ldr	r2, [pc, #404]	@ (8007760 <HAL_SPI_Init+0x228>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d104      	bne.n	80075da <HAL_SPI_Init+0xa2>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2b10      	cmp	r3, #16
 80075d4:	d901      	bls.n	80075da <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e0b3      	b.n	8007742 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d106      	bne.n	80075f4 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f7fa fd1e 	bl	8002030 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2202      	movs	r2, #2
 80075f8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f022 0201 	bic.w	r2, r2, #1
 800760a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007616:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	699b      	ldr	r3, [r3, #24]
 800761c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007620:	d119      	bne.n	8007656 <HAL_SPI_Init+0x11e>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800762a:	d103      	bne.n	8007634 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007630:	2b00      	cmp	r3, #0
 8007632:	d008      	beq.n	8007646 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10c      	bne.n	8007656 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007640:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007644:	d107      	bne.n	8007656 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007654:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00f      	beq.n	8007682 <HAL_SPI_Init+0x14a>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	2b06      	cmp	r3, #6
 8007668:	d90b      	bls.n	8007682 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	430a      	orrs	r2, r1
 800767e:	601a      	str	r2, [r3, #0]
 8007680:	e007      	b.n	8007692 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007690:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	69da      	ldr	r2, [r3, #28]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800769a:	431a      	orrs	r2, r3
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	431a      	orrs	r2, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076a4:	ea42 0103 	orr.w	r1, r2, r3
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68da      	ldr	r2, [r3, #12]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	430a      	orrs	r2, r1
 80076b2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076bc:	431a      	orrs	r2, r3
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076c2:	431a      	orrs	r2, r3
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	699b      	ldr	r3, [r3, #24]
 80076c8:	431a      	orrs	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	431a      	orrs	r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	695b      	ldr	r3, [r3, #20]
 80076d4:	431a      	orrs	r2, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a1b      	ldr	r3, [r3, #32]
 80076da:	431a      	orrs	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	431a      	orrs	r2, r3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076e6:	431a      	orrs	r2, r3
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	431a      	orrs	r2, r3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076f2:	431a      	orrs	r2, r3
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076f8:	431a      	orrs	r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076fe:	ea42 0103 	orr.w	r1, r2, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	430a      	orrs	r2, r1
 800770c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00a      	beq.n	8007730 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	430a      	orrs	r2, r1
 800772e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8007740:	2300      	movs	r3, #0
}
 8007742:	4618      	mov	r0, r3
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	46002000 	.word	0x46002000
 8007750:	56002000 	.word	0x56002000
 8007754:	40013000 	.word	0x40013000
 8007758:	50013000 	.word	0x50013000
 800775c:	40003800 	.word	0x40003800
 8007760:	50003800 	.word	0x50003800

08007764 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b088      	sub	sp, #32
 8007768:	af02      	add	r7, sp, #8
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	603b      	str	r3, [r7, #0]
 8007770:	4613      	mov	r3, r2
 8007772:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	3320      	adds	r3, #32
 800777a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a90      	ldr	r2, [pc, #576]	@ (80079c4 <HAL_SPI_Transmit+0x260>)
 8007782:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007784:	f7fb fc52 	bl	800302c <HAL_GetTick>
 8007788:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007790:	b2db      	uxtb	r3, r3
 8007792:	2b01      	cmp	r3, #1
 8007794:	d001      	beq.n	800779a <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8007796:	2302      	movs	r3, #2
 8007798:	e1f4      	b.n	8007b84 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d002      	beq.n	80077a6 <HAL_SPI_Transmit+0x42>
 80077a0:	88fb      	ldrh	r3, [r7, #6]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d101      	bne.n	80077aa <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e1ec      	b.n	8007b84 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d101      	bne.n	80077b8 <HAL_SPI_Transmit+0x54>
 80077b4:	2302      	movs	r3, #2
 80077b6:	e1e5      	b.n	8007b84 <HAL_SPI_Transmit+0x420>
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2201      	movs	r2, #1
 80077bc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2203      	movs	r2, #3
 80077c4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	68ba      	ldr	r2, [r7, #8]
 80077d4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	88fa      	ldrh	r2, [r7, #6]
 80077da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	88fa      	ldrh	r2, [r7, #6]
 80077e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2200      	movs	r2, #0
 8007800:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2200      	movs	r2, #0
 8007806:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007810:	d108      	bne.n	8007824 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007820:	601a      	str	r2, [r3, #0]
 8007822:	e009      	b.n	8007838 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007836:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	0c1b      	lsrs	r3, r3, #16
 8007840:	041b      	lsls	r3, r3, #16
 8007842:	88f9      	ldrh	r1, [r7, #6]
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	6812      	ldr	r2, [r2, #0]
 8007848:	430b      	orrs	r3, r1
 800784a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f042 0201 	orr.w	r2, r2, #1
 800785a:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	69db      	ldr	r3, [r3, #28]
 8007862:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d10c      	bne.n	8007884 <HAL_SPI_Transmit+0x120>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007872:	d107      	bne.n	8007884 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681a      	ldr	r2, [r3, #0]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007882:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	2b0f      	cmp	r3, #15
 800788a:	d95b      	bls.n	8007944 <HAL_SPI_Transmit+0x1e0>
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a4d      	ldr	r2, [pc, #308]	@ (80079c8 <HAL_SPI_Transmit+0x264>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d04f      	beq.n	8007936 <HAL_SPI_Transmit+0x1d2>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a4c      	ldr	r2, [pc, #304]	@ (80079cc <HAL_SPI_Transmit+0x268>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d04a      	beq.n	8007936 <HAL_SPI_Transmit+0x1d2>
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a4a      	ldr	r2, [pc, #296]	@ (80079d0 <HAL_SPI_Transmit+0x26c>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d045      	beq.n	8007936 <HAL_SPI_Transmit+0x1d2>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a49      	ldr	r2, [pc, #292]	@ (80079d4 <HAL_SPI_Transmit+0x270>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d147      	bne.n	8007944 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80078b4:	e03f      	b.n	8007936 <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	695b      	ldr	r3, [r3, #20]
 80078bc:	f003 0302 	and.w	r3, r3, #2
 80078c0:	2b02      	cmp	r3, #2
 80078c2:	d114      	bne.n	80078ee <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	6812      	ldr	r2, [r2, #0]
 80078ce:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078d4:	1d1a      	adds	r2, r3, #4
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	3b01      	subs	r3, #1
 80078e4:	b29a      	uxth	r2, r3
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80078ec:	e023      	b.n	8007936 <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078ee:	f7fb fb9d 	bl	800302c <HAL_GetTick>
 80078f2:	4602      	mov	r2, r0
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	1ad3      	subs	r3, r2, r3
 80078f8:	683a      	ldr	r2, [r7, #0]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d803      	bhi.n	8007906 <HAL_SPI_Transmit+0x1a2>
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007904:	d102      	bne.n	800790c <HAL_SPI_Transmit+0x1a8>
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d114      	bne.n	8007936 <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f000 fc1f 	bl	8008150 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007918:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2201      	movs	r2, #1
 8007926:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e126      	b.n	8007b84 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800793c:	b29b      	uxth	r3, r3
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1b9      	bne.n	80078b6 <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007942:	e0f9      	b.n	8007b38 <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	2b07      	cmp	r3, #7
 800794a:	f240 80ee 	bls.w	8007b2a <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800794e:	e067      	b.n	8007a20 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	695b      	ldr	r3, [r3, #20]
 8007956:	f003 0302 	and.w	r3, r3, #2
 800795a:	2b02      	cmp	r3, #2
 800795c:	d13c      	bne.n	80079d8 <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007964:	b29b      	uxth	r3, r3
 8007966:	2b01      	cmp	r3, #1
 8007968:	d918      	bls.n	800799c <HAL_SPI_Transmit+0x238>
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800796e:	2b00      	cmp	r3, #0
 8007970:	d014      	beq.n	800799c <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	6812      	ldr	r2, [r2, #0]
 800797c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007982:	1d1a      	adds	r2, r3, #4
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800798e:	b29b      	uxth	r3, r3
 8007990:	3b02      	subs	r3, #2
 8007992:	b29a      	uxth	r2, r3
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800799a:	e041      	b.n	8007a20 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079a0:	881a      	ldrh	r2, [r3, #0]
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079aa:	1c9a      	adds	r2, r3, #2
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	3b01      	subs	r3, #1
 80079ba:	b29a      	uxth	r2, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80079c2:	e02d      	b.n	8007a20 <HAL_SPI_Transmit+0x2bc>
 80079c4:	46002000 	.word	0x46002000
 80079c8:	40013000 	.word	0x40013000
 80079cc:	50013000 	.word	0x50013000
 80079d0:	40003800 	.word	0x40003800
 80079d4:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079d8:	f7fb fb28 	bl	800302c <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	683a      	ldr	r2, [r7, #0]
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d803      	bhi.n	80079f0 <HAL_SPI_Transmit+0x28c>
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ee:	d102      	bne.n	80079f6 <HAL_SPI_Transmit+0x292>
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d114      	bne.n	8007a20 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	f000 fbaa 	bl	8008150 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a02:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2200      	movs	r2, #0
 8007a18:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e0b1      	b.n	8007b84 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d191      	bne.n	8007950 <HAL_SPI_Transmit+0x1ec>
 8007a2c:	e084      	b.n	8007b38 <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	695b      	ldr	r3, [r3, #20]
 8007a34:	f003 0302 	and.w	r3, r3, #2
 8007a38:	2b02      	cmp	r3, #2
 8007a3a:	d152      	bne.n	8007ae2 <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	2b03      	cmp	r3, #3
 8007a46:	d918      	bls.n	8007a7a <HAL_SPI_Transmit+0x316>
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a4c:	2b40      	cmp	r3, #64	@ 0x40
 8007a4e:	d914      	bls.n	8007a7a <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6812      	ldr	r2, [r2, #0]
 8007a5a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a60:	1d1a      	adds	r2, r3, #4
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	3b04      	subs	r3, #4
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007a78:	e057      	b.n	8007b2a <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d917      	bls.n	8007ab6 <HAL_SPI_Transmit+0x352>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d013      	beq.n	8007ab6 <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a92:	881a      	ldrh	r2, [r3, #0]
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a9c:	1c9a      	adds	r2, r3, #2
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	3b02      	subs	r3, #2
 8007aac:	b29a      	uxth	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007ab4:	e039      	b.n	8007b2a <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	3320      	adds	r3, #32
 8007ac0:	7812      	ldrb	r2, [r2, #0]
 8007ac2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ac8:	1c5a      	adds	r2, r3, #1
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	b29a      	uxth	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007ae0:	e023      	b.n	8007b2a <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ae2:	f7fb faa3 	bl	800302c <HAL_GetTick>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	1ad3      	subs	r3, r2, r3
 8007aec:	683a      	ldr	r2, [r7, #0]
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d803      	bhi.n	8007afa <HAL_SPI_Transmit+0x396>
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af8:	d102      	bne.n	8007b00 <HAL_SPI_Transmit+0x39c>
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d114      	bne.n	8007b2a <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007b00:	68f8      	ldr	r0, [r7, #12]
 8007b02:	f000 fb25 	bl	8008150 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b0c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2200      	movs	r2, #0
 8007b22:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e02c      	b.n	8007b84 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f47f af7b 	bne.w	8007a2e <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	9300      	str	r3, [sp, #0]
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	2108      	movs	r1, #8
 8007b42:	68f8      	ldr	r0, [r7, #12]
 8007b44:	f000 fba4 	bl	8008290 <SPI_WaitOnFlagUntilTimeout>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d007      	beq.n	8007b5e <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b54:	f043 0220 	orr.w	r2, r3, #32
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007b5e:	68f8      	ldr	r0, [r7, #12]
 8007b60:	f000 faf6 	bl	8008150 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2201      	movs	r2, #1
 8007b68:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d001      	beq.n	8007b82 <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e000      	b.n	8007b84 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 8007b82:	2300      	movs	r3, #0
  }
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3718      	adds	r7, #24
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b088      	sub	sp, #32
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	603b      	str	r3, [r7, #0]
 8007b98:	4613      	mov	r3, r2
 8007b9a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba0:	095b      	lsrs	r3, r3, #5
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	3330      	adds	r3, #48	@ 0x30
 8007bae:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a94      	ldr	r2, [pc, #592]	@ (8007e08 <HAL_SPI_Receive+0x27c>)
 8007bb6:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007bb8:	f7fb fa38 	bl	800302c <HAL_GetTick>
 8007bbc:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d001      	beq.n	8007bce <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 8007bca:	2302      	movs	r3, #2
 8007bcc:	e2bc      	b.n	8008148 <HAL_SPI_Receive+0x5bc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d002      	beq.n	8007bda <HAL_SPI_Receive+0x4e>
 8007bd4:	88fb      	ldrh	r3, [r7, #6]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d101      	bne.n	8007bde <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e2b4      	b.n	8008148 <HAL_SPI_Receive+0x5bc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d101      	bne.n	8007bec <HAL_SPI_Receive+0x60>
 8007be8:	2302      	movs	r3, #2
 8007bea:	e2ad      	b.n	8008148 <HAL_SPI_Receive+0x5bc>
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2204      	movs	r2, #4
 8007bf8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	68ba      	ldr	r2, [r7, #8]
 8007c08:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	88fa      	ldrh	r2, [r7, #6]
 8007c0e:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	88fa      	ldrh	r2, [r7, #6]
 8007c16:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2200      	movs	r2, #0
 8007c34:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007c44:	d108      	bne.n	8007c58 <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c54:	601a      	str	r2, [r3, #0]
 8007c56:	e009      	b.n	8007c6c <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8007c6a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	0c1b      	lsrs	r3, r3, #16
 8007c74:	041b      	lsls	r3, r3, #16
 8007c76:	88f9      	ldrh	r1, [r7, #6]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	6812      	ldr	r2, [r2, #0]
 8007c7c:	430b      	orrs	r3, r1
 8007c7e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f042 0201 	orr.w	r2, r2, #1
 8007c8e:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	69db      	ldr	r3, [r3, #28]
 8007c96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d10c      	bne.n	8007cb8 <HAL_SPI_Receive+0x12c>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ca6:	d107      	bne.n	8007cb8 <HAL_SPI_Receive+0x12c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007cb6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	2b0f      	cmp	r3, #15
 8007cbe:	f240 809c 	bls.w	8007dfa <HAL_SPI_Receive+0x26e>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a51      	ldr	r2, [pc, #324]	@ (8007e0c <HAL_SPI_Receive+0x280>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	f000 808e 	beq.w	8007dea <HAL_SPI_Receive+0x25e>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a4f      	ldr	r2, [pc, #316]	@ (8007e10 <HAL_SPI_Receive+0x284>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	f000 8088 	beq.w	8007dea <HAL_SPI_Receive+0x25e>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a4d      	ldr	r2, [pc, #308]	@ (8007e14 <HAL_SPI_Receive+0x288>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	f000 8082 	beq.w	8007dea <HAL_SPI_Receive+0x25e>
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a4b      	ldr	r2, [pc, #300]	@ (8007e18 <HAL_SPI_Receive+0x28c>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	f040 8084 	bne.w	8007dfa <HAL_SPI_Receive+0x26e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007cf2:	e07a      	b.n	8007dea <HAL_SPI_Receive+0x25e>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	695b      	ldr	r3, [r3, #20]
 8007cfa:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	695b      	ldr	r3, [r3, #20]
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d114      	bne.n	8007d34 <HAL_SPI_Receive+0x1a8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007d14:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d1a:	1d1a      	adds	r2, r3, #4
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	b29a      	uxth	r2, r3
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007d32:	e05a      	b.n	8007dea <HAL_SPI_Receive+0x25e>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	8bfa      	ldrh	r2, [r7, #30]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d919      	bls.n	8007d76 <HAL_SPI_Receive+0x1ea>
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d014      	beq.n	8007d76 <HAL_SPI_Receive+0x1ea>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d54:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007d56:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d5c:	1d1a      	adds	r2, r3, #4
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	b29a      	uxth	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007d74:	e039      	b.n	8007dea <HAL_SPI_Receive+0x25e>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d010      	beq.n	8007da2 <HAL_SPI_Receive+0x216>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d8e:	d12c      	bne.n	8007dea <HAL_SPI_Receive+0x25e>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	699a      	ldr	r2, [r3, #24]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d9e:	619a      	str	r2, [r3, #24]
 8007da0:	e023      	b.n	8007dea <HAL_SPI_Receive+0x25e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007da2:	f7fb f943 	bl	800302c <HAL_GetTick>
 8007da6:	4602      	mov	r2, r0
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	1ad3      	subs	r3, r2, r3
 8007dac:	683a      	ldr	r2, [r7, #0]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d803      	bhi.n	8007dba <HAL_SPI_Receive+0x22e>
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db8:	d102      	bne.n	8007dc0 <HAL_SPI_Receive+0x234>
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d114      	bne.n	8007dea <HAL_SPI_Receive+0x25e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007dc0:	68f8      	ldr	r0, [r7, #12]
 8007dc2:	f000 f9c5 	bl	8008150 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007dcc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	e1ae      	b.n	8008148 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	f47f af7e 	bne.w	8007cf4 <HAL_SPI_Receive+0x168>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007df8:	e193      	b.n	8008122 <HAL_SPI_Receive+0x596>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	68db      	ldr	r3, [r3, #12]
 8007dfe:	2b07      	cmp	r3, #7
 8007e00:	f240 8188 	bls.w	8008114 <HAL_SPI_Receive+0x588>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007e04:	e0b0      	b.n	8007f68 <HAL_SPI_Receive+0x3dc>
 8007e06:	bf00      	nop
 8007e08:	46002000 	.word	0x46002000
 8007e0c:	40013000 	.word	0x40013000
 8007e10:	50013000 	.word	0x50013000
 8007e14:	40003800 	.word	0x40003800
 8007e18:	50003800 	.word	0x50003800
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	695b      	ldr	r3, [r3, #20]
 8007e22:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	f003 0301 	and.w	r3, r3, #1
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d114      	bne.n	8007e5c <HAL_SPI_Receive+0x2d0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e36:	69ba      	ldr	r2, [r7, #24]
 8007e38:	8812      	ldrh	r2, [r2, #0]
 8007e3a:	b292      	uxth	r2, r2
 8007e3c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e42:	1c9a      	adds	r2, r3, #2
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	3b01      	subs	r3, #1
 8007e52:	b29a      	uxth	r2, r3
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007e5a:	e085      	b.n	8007f68 <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	8bfa      	ldrh	r2, [r7, #30]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d924      	bls.n	8007eb4 <HAL_SPI_Receive+0x328>
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d01f      	beq.n	8007eb4 <HAL_SPI_Receive+0x328>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e78:	69ba      	ldr	r2, [r7, #24]
 8007e7a:	8812      	ldrh	r2, [r2, #0]
 8007e7c:	b292      	uxth	r2, r2
 8007e7e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e84:	1c9a      	adds	r2, r3, #2
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e8e:	69ba      	ldr	r2, [r7, #24]
 8007e90:	8812      	ldrh	r2, [r2, #0]
 8007e92:	b292      	uxth	r2, r2
 8007e94:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e9a:	1c9a      	adds	r2, r3, #2
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	3b02      	subs	r3, #2
 8007eaa:	b29a      	uxth	r2, r3
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007eb2:	e059      	b.n	8007f68 <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d119      	bne.n	8007ef4 <HAL_SPI_Receive+0x368>
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d014      	beq.n	8007ef4 <HAL_SPI_Receive+0x368>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ece:	69ba      	ldr	r2, [r7, #24]
 8007ed0:	8812      	ldrh	r2, [r2, #0]
 8007ed2:	b292      	uxth	r2, r2
 8007ed4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007eda:	1c9a      	adds	r2, r3, #2
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007ef2:	e039      	b.n	8007f68 <HAL_SPI_Receive+0x3dc>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d010      	beq.n	8007f20 <HAL_SPI_Receive+0x394>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f0c:	d12c      	bne.n	8007f68 <HAL_SPI_Receive+0x3dc>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	699a      	ldr	r2, [r3, #24]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f1c:	619a      	str	r2, [r3, #24]
 8007f1e:	e023      	b.n	8007f68 <HAL_SPI_Receive+0x3dc>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f20:	f7fb f884 	bl	800302c <HAL_GetTick>
 8007f24:	4602      	mov	r2, r0
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	1ad3      	subs	r3, r2, r3
 8007f2a:	683a      	ldr	r2, [r7, #0]
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d803      	bhi.n	8007f38 <HAL_SPI_Receive+0x3ac>
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f36:	d102      	bne.n	8007f3e <HAL_SPI_Receive+0x3b2>
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d114      	bne.n	8007f68 <HAL_SPI_Receive+0x3dc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f000 f906 	bl	8008150 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f4a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007f64:	2303      	movs	r3, #3
 8007f66:	e0ef      	b.n	8008148 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	f47f af53 	bne.w	8007e1c <HAL_SPI_Receive+0x290>
 8007f76:	e0d4      	b.n	8008122 <HAL_SPI_Receive+0x596>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	695b      	ldr	r3, [r3, #20]
 8007f7e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	695b      	ldr	r3, [r3, #20]
 8007f86:	f003 0301 	and.w	r3, r3, #1
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d117      	bne.n	8007fbe <HAL_SPI_Receive+0x432>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f9a:	7812      	ldrb	r2, [r2, #0]
 8007f9c:	b2d2      	uxtb	r2, r2
 8007f9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fa4:	1c5a      	adds	r2, r3, #1
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	3b01      	subs	r3, #1
 8007fb4:	b29a      	uxth	r2, r3
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007fbc:	e0aa      	b.n	8008114 <HAL_SPI_Receive+0x588>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	8bfa      	ldrh	r2, [r7, #30]
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d946      	bls.n	800805a <HAL_SPI_Receive+0x4ce>
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d041      	beq.n	800805a <HAL_SPI_Receive+0x4ce>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fe2:	7812      	ldrb	r2, [r2, #0]
 8007fe4:	b2d2      	uxtb	r2, r2
 8007fe6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fec:	1c5a      	adds	r2, r3, #1
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ffe:	7812      	ldrb	r2, [r2, #0]
 8008000:	b2d2      	uxtb	r2, r2
 8008002:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008008:	1c5a      	adds	r2, r3, #1
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800801a:	7812      	ldrb	r2, [r2, #0]
 800801c:	b2d2      	uxtb	r2, r2
 800801e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008024:	1c5a      	adds	r2, r3, #1
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008036:	7812      	ldrb	r2, [r2, #0]
 8008038:	b2d2      	uxtb	r2, r2
 800803a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008040:	1c5a      	adds	r2, r3, #1
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800804c:	b29b      	uxth	r3, r3
 800804e:	3b04      	subs	r3, #4
 8008050:	b29a      	uxth	r2, r3
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008058:	e05c      	b.n	8008114 <HAL_SPI_Receive+0x588>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008060:	b29b      	uxth	r3, r3
 8008062:	2b03      	cmp	r3, #3
 8008064:	d81c      	bhi.n	80080a0 <HAL_SPI_Receive+0x514>
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d017      	beq.n	80080a0 <HAL_SPI_Receive+0x514>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800807c:	7812      	ldrb	r2, [r2, #0]
 800807e:	b2d2      	uxtb	r2, r2
 8008080:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008086:	1c5a      	adds	r2, r3, #1
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008092:	b29b      	uxth	r3, r3
 8008094:	3b01      	subs	r3, #1
 8008096:	b29a      	uxth	r2, r3
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800809e:	e039      	b.n	8008114 <HAL_SPI_Receive+0x588>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d010      	beq.n	80080cc <HAL_SPI_Receive+0x540>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080b8:	d12c      	bne.n	8008114 <HAL_SPI_Receive+0x588>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	699a      	ldr	r2, [r3, #24]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80080c8:	619a      	str	r2, [r3, #24]
 80080ca:	e023      	b.n	8008114 <HAL_SPI_Receive+0x588>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80080cc:	f7fa ffae 	bl	800302c <HAL_GetTick>
 80080d0:	4602      	mov	r2, r0
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	1ad3      	subs	r3, r2, r3
 80080d6:	683a      	ldr	r2, [r7, #0]
 80080d8:	429a      	cmp	r2, r3
 80080da:	d803      	bhi.n	80080e4 <HAL_SPI_Receive+0x558>
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e2:	d102      	bne.n	80080ea <HAL_SPI_Receive+0x55e>
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d114      	bne.n	8008114 <HAL_SPI_Receive+0x588>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80080ea:	68f8      	ldr	r0, [r7, #12]
 80080ec:	f000 f830 	bl	8008150 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008110:	2303      	movs	r3, #3
 8008112:	e019      	b.n	8008148 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800811a:	b29b      	uxth	r3, r3
 800811c:	2b00      	cmp	r3, #0
 800811e:	f47f af2b 	bne.w	8007f78 <HAL_SPI_Receive+0x3ec>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	f000 f814 	bl	8008150 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800813e:	2b00      	cmp	r3, #0
 8008140:	d001      	beq.n	8008146 <HAL_SPI_Receive+0x5ba>
  {
    return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e000      	b.n	8008148 <HAL_SPI_Receive+0x5bc>
  }
  else
  {
    return HAL_OK;
 8008146:	2300      	movs	r3, #0
  }
}
 8008148:	4618      	mov	r0, r3
 800814a:	3720      	adds	r7, #32
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008150:	b480      	push	{r7}
 8008152:	b085      	sub	sp, #20
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	695b      	ldr	r3, [r3, #20]
 800815e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	699a      	ldr	r2, [r3, #24]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f042 0208 	orr.w	r2, r2, #8
 800816e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	699a      	ldr	r2, [r3, #24]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f042 0210 	orr.w	r2, r2, #16
 800817e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f022 0201 	bic.w	r2, r2, #1
 800818e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	6812      	ldr	r2, [r2, #0]
 800819a:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800819e:	f023 0303 	bic.w	r3, r3, #3
 80081a2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	689a      	ldr	r2, [r3, #8]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80081b2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	2b04      	cmp	r3, #4
 80081be:	d014      	beq.n	80081ea <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f003 0320 	and.w	r3, r3, #32
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00f      	beq.n	80081ea <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	699a      	ldr	r2, [r3, #24]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f042 0220 	orr.w	r2, r2, #32
 80081e8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80081f0:	b2db      	uxtb	r3, r3
 80081f2:	2b03      	cmp	r3, #3
 80081f4:	d014      	beq.n	8008220 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d00f      	beq.n	8008220 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008206:	f043 0204 	orr.w	r2, r3, #4
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	699a      	ldr	r2, [r3, #24]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800821e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008226:	2b00      	cmp	r3, #0
 8008228:	d00f      	beq.n	800824a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008230:	f043 0201 	orr.w	r2, r3, #1
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	699a      	ldr	r2, [r3, #24]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008248:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008250:	2b00      	cmp	r3, #0
 8008252:	d00f      	beq.n	8008274 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800825a:	f043 0208 	orr.w	r2, r3, #8
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	699a      	ldr	r2, [r3, #24]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008272:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8008284:	bf00      	nop
 8008286:	3714      	adds	r7, #20
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	603b      	str	r3, [r7, #0]
 800829c:	4613      	mov	r3, r2
 800829e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80082a0:	e010      	b.n	80082c4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80082a2:	f7fa fec3 	bl	800302c <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	683a      	ldr	r2, [r7, #0]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d803      	bhi.n	80082ba <SPI_WaitOnFlagUntilTimeout+0x2a>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b8:	d102      	bne.n	80082c0 <SPI_WaitOnFlagUntilTimeout+0x30>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d101      	bne.n	80082c4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80082c0:	2303      	movs	r3, #3
 80082c2:	e00f      	b.n	80082e4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	695a      	ldr	r2, [r3, #20]
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	4013      	ands	r3, r2
 80082ce:	68ba      	ldr	r2, [r7, #8]
 80082d0:	429a      	cmp	r2, r3
 80082d2:	bf0c      	ite	eq
 80082d4:	2301      	moveq	r3, #1
 80082d6:	2300      	movne	r3, #0
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	461a      	mov	r2, r3
 80082dc:	79fb      	ldrb	r3, [r7, #7]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d0df      	beq.n	80082a2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3710      	adds	r7, #16
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b085      	sub	sp, #20
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082f8:	095b      	lsrs	r3, r3, #5
 80082fa:	3301      	adds	r3, #1
 80082fc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	68db      	ldr	r3, [r3, #12]
 8008302:	3301      	adds	r3, #1
 8008304:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	3307      	adds	r3, #7
 800830a:	08db      	lsrs	r3, r3, #3
 800830c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	68fa      	ldr	r2, [r7, #12]
 8008312:	fb02 f303 	mul.w	r3, r2, r3
}
 8008316:	4618      	mov	r0, r3
 8008318:	3714      	adds	r7, #20
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr

08008322 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008322:	b480      	push	{r7}
 8008324:	b083      	sub	sp, #12
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
 800832a:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008332:	b2db      	uxtb	r3, r3
 8008334:	2b01      	cmp	r3, #1
 8008336:	d12e      	bne.n	8008396 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800833e:	2b01      	cmp	r3, #1
 8008340:	d101      	bne.n	8008346 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008342:	2302      	movs	r3, #2
 8008344:	e028      	b.n	8008398 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2201      	movs	r2, #1
 800834a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2202      	movs	r2, #2
 8008352:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f022 0201 	bic.w	r2, r2, #1
 8008364:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8008372:	ea42 0103 	orr.w	r1, r2, r3
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	689a      	ldr	r2, [r3, #8]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	430a      	orrs	r2, r1
 8008380:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2201      	movs	r2, #1
 8008386:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008392:	2300      	movs	r3, #0
 8008394:	e000      	b.n	8008398 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
  }
}
 8008398:	4618      	mov	r0, r3
 800839a:	370c      	adds	r7, #12
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b082      	sub	sp, #8
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d101      	bne.n	80083b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80083b2:	2301      	movs	r3, #1
 80083b4:	e049      	b.n	800844a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083bc:	b2db      	uxtb	r3, r3
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d106      	bne.n	80083d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f7f9 fe9a 	bl	8002104 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2202      	movs	r2, #2
 80083d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	3304      	adds	r3, #4
 80083e0:	4619      	mov	r1, r3
 80083e2:	4610      	mov	r0, r2
 80083e4:	f000 fbfe 	bl	8008be4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2201      	movs	r2, #1
 80083ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2201      	movs	r2, #1
 8008424:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2201      	movs	r2, #1
 800842c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2201      	movs	r2, #1
 8008434:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008448:	2300      	movs	r3, #0
}
 800844a:	4618      	mov	r0, r3
 800844c:	3708      	adds	r7, #8
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b082      	sub	sp, #8
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d101      	bne.n	8008464 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008460:	2301      	movs	r3, #1
 8008462:	e049      	b.n	80084f8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800846a:	b2db      	uxtb	r3, r3
 800846c:	2b00      	cmp	r3, #0
 800846e:	d106      	bne.n	800847e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 f841 	bl	8008500 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2202      	movs	r2, #2
 8008482:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	3304      	adds	r3, #4
 800848e:	4619      	mov	r1, r3
 8008490:	4610      	mov	r0, r2
 8008492:	f000 fba7 	bl	8008be4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2201      	movs	r2, #1
 800849a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2201      	movs	r2, #1
 80084a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2201      	movs	r2, #1
 80084aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2201      	movs	r2, #1
 80084ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2201      	movs	r2, #1
 80084ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2201      	movs	r2, #1
 80084d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2201      	movs	r2, #1
 80084ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084f6:	2300      	movs	r3, #0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3708      	adds	r7, #8
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d109      	bne.n	8008538 <HAL_TIM_PWM_Start+0x24>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800852a:	b2db      	uxtb	r3, r3
 800852c:	2b01      	cmp	r3, #1
 800852e:	bf14      	ite	ne
 8008530:	2301      	movne	r3, #1
 8008532:	2300      	moveq	r3, #0
 8008534:	b2db      	uxtb	r3, r3
 8008536:	e03c      	b.n	80085b2 <HAL_TIM_PWM_Start+0x9e>
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	2b04      	cmp	r3, #4
 800853c:	d109      	bne.n	8008552 <HAL_TIM_PWM_Start+0x3e>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008544:	b2db      	uxtb	r3, r3
 8008546:	2b01      	cmp	r3, #1
 8008548:	bf14      	ite	ne
 800854a:	2301      	movne	r3, #1
 800854c:	2300      	moveq	r3, #0
 800854e:	b2db      	uxtb	r3, r3
 8008550:	e02f      	b.n	80085b2 <HAL_TIM_PWM_Start+0x9e>
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	2b08      	cmp	r3, #8
 8008556:	d109      	bne.n	800856c <HAL_TIM_PWM_Start+0x58>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800855e:	b2db      	uxtb	r3, r3
 8008560:	2b01      	cmp	r3, #1
 8008562:	bf14      	ite	ne
 8008564:	2301      	movne	r3, #1
 8008566:	2300      	moveq	r3, #0
 8008568:	b2db      	uxtb	r3, r3
 800856a:	e022      	b.n	80085b2 <HAL_TIM_PWM_Start+0x9e>
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	2b0c      	cmp	r3, #12
 8008570:	d109      	bne.n	8008586 <HAL_TIM_PWM_Start+0x72>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2b01      	cmp	r3, #1
 800857c:	bf14      	ite	ne
 800857e:	2301      	movne	r3, #1
 8008580:	2300      	moveq	r3, #0
 8008582:	b2db      	uxtb	r3, r3
 8008584:	e015      	b.n	80085b2 <HAL_TIM_PWM_Start+0x9e>
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	2b10      	cmp	r3, #16
 800858a:	d109      	bne.n	80085a0 <HAL_TIM_PWM_Start+0x8c>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008592:	b2db      	uxtb	r3, r3
 8008594:	2b01      	cmp	r3, #1
 8008596:	bf14      	ite	ne
 8008598:	2301      	movne	r3, #1
 800859a:	2300      	moveq	r3, #0
 800859c:	b2db      	uxtb	r3, r3
 800859e:	e008      	b.n	80085b2 <HAL_TIM_PWM_Start+0x9e>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	bf14      	ite	ne
 80085ac:	2301      	movne	r3, #1
 80085ae:	2300      	moveq	r3, #0
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d001      	beq.n	80085ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80085b6:	2301      	movs	r3, #1
 80085b8:	e0d8      	b.n	800876c <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d104      	bne.n	80085ca <HAL_TIM_PWM_Start+0xb6>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2202      	movs	r2, #2
 80085c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085c8:	e023      	b.n	8008612 <HAL_TIM_PWM_Start+0xfe>
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	2b04      	cmp	r3, #4
 80085ce:	d104      	bne.n	80085da <HAL_TIM_PWM_Start+0xc6>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2202      	movs	r2, #2
 80085d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085d8:	e01b      	b.n	8008612 <HAL_TIM_PWM_Start+0xfe>
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	2b08      	cmp	r3, #8
 80085de:	d104      	bne.n	80085ea <HAL_TIM_PWM_Start+0xd6>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2202      	movs	r2, #2
 80085e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085e8:	e013      	b.n	8008612 <HAL_TIM_PWM_Start+0xfe>
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	2b0c      	cmp	r3, #12
 80085ee:	d104      	bne.n	80085fa <HAL_TIM_PWM_Start+0xe6>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2202      	movs	r2, #2
 80085f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80085f8:	e00b      	b.n	8008612 <HAL_TIM_PWM_Start+0xfe>
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	2b10      	cmp	r3, #16
 80085fe:	d104      	bne.n	800860a <HAL_TIM_PWM_Start+0xf6>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2202      	movs	r2, #2
 8008604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008608:	e003      	b.n	8008612 <HAL_TIM_PWM_Start+0xfe>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2202      	movs	r2, #2
 800860e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	2201      	movs	r2, #1
 8008618:	6839      	ldr	r1, [r7, #0]
 800861a:	4618      	mov	r0, r3
 800861c:	f001 f8bd 	bl	800979a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a53      	ldr	r2, [pc, #332]	@ (8008774 <HAL_TIM_PWM_Start+0x260>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d02c      	beq.n	8008684 <HAL_TIM_PWM_Start+0x170>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a52      	ldr	r2, [pc, #328]	@ (8008778 <HAL_TIM_PWM_Start+0x264>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d027      	beq.n	8008684 <HAL_TIM_PWM_Start+0x170>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a50      	ldr	r2, [pc, #320]	@ (800877c <HAL_TIM_PWM_Start+0x268>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d022      	beq.n	8008684 <HAL_TIM_PWM_Start+0x170>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a4f      	ldr	r2, [pc, #316]	@ (8008780 <HAL_TIM_PWM_Start+0x26c>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d01d      	beq.n	8008684 <HAL_TIM_PWM_Start+0x170>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a4d      	ldr	r2, [pc, #308]	@ (8008784 <HAL_TIM_PWM_Start+0x270>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d018      	beq.n	8008684 <HAL_TIM_PWM_Start+0x170>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a4c      	ldr	r2, [pc, #304]	@ (8008788 <HAL_TIM_PWM_Start+0x274>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d013      	beq.n	8008684 <HAL_TIM_PWM_Start+0x170>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a4a      	ldr	r2, [pc, #296]	@ (800878c <HAL_TIM_PWM_Start+0x278>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d00e      	beq.n	8008684 <HAL_TIM_PWM_Start+0x170>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a49      	ldr	r2, [pc, #292]	@ (8008790 <HAL_TIM_PWM_Start+0x27c>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d009      	beq.n	8008684 <HAL_TIM_PWM_Start+0x170>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a47      	ldr	r2, [pc, #284]	@ (8008794 <HAL_TIM_PWM_Start+0x280>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d004      	beq.n	8008684 <HAL_TIM_PWM_Start+0x170>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a46      	ldr	r2, [pc, #280]	@ (8008798 <HAL_TIM_PWM_Start+0x284>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d101      	bne.n	8008688 <HAL_TIM_PWM_Start+0x174>
 8008684:	2301      	movs	r3, #1
 8008686:	e000      	b.n	800868a <HAL_TIM_PWM_Start+0x176>
 8008688:	2300      	movs	r3, #0
 800868a:	2b00      	cmp	r3, #0
 800868c:	d007      	beq.n	800869e <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800869c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a34      	ldr	r2, [pc, #208]	@ (8008774 <HAL_TIM_PWM_Start+0x260>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d040      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a32      	ldr	r2, [pc, #200]	@ (8008778 <HAL_TIM_PWM_Start+0x264>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d03b      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ba:	d036      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086c4:	d031      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a34      	ldr	r2, [pc, #208]	@ (800879c <HAL_TIM_PWM_Start+0x288>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d02c      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a32      	ldr	r2, [pc, #200]	@ (80087a0 <HAL_TIM_PWM_Start+0x28c>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d027      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a31      	ldr	r2, [pc, #196]	@ (80087a4 <HAL_TIM_PWM_Start+0x290>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d022      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a2f      	ldr	r2, [pc, #188]	@ (80087a8 <HAL_TIM_PWM_Start+0x294>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d01d      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a2e      	ldr	r2, [pc, #184]	@ (80087ac <HAL_TIM_PWM_Start+0x298>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d018      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a2c      	ldr	r2, [pc, #176]	@ (80087b0 <HAL_TIM_PWM_Start+0x29c>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d013      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a1d      	ldr	r2, [pc, #116]	@ (800877c <HAL_TIM_PWM_Start+0x268>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d00e      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a1b      	ldr	r2, [pc, #108]	@ (8008780 <HAL_TIM_PWM_Start+0x26c>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d009      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a1a      	ldr	r2, [pc, #104]	@ (8008784 <HAL_TIM_PWM_Start+0x270>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d004      	beq.n	800872a <HAL_TIM_PWM_Start+0x216>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a18      	ldr	r2, [pc, #96]	@ (8008788 <HAL_TIM_PWM_Start+0x274>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d115      	bne.n	8008756 <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	689a      	ldr	r2, [r3, #8]
 8008730:	4b20      	ldr	r3, [pc, #128]	@ (80087b4 <HAL_TIM_PWM_Start+0x2a0>)
 8008732:	4013      	ands	r3, r2
 8008734:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2b06      	cmp	r3, #6
 800873a:	d015      	beq.n	8008768 <HAL_TIM_PWM_Start+0x254>
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008742:	d011      	beq.n	8008768 <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f042 0201 	orr.w	r2, r2, #1
 8008752:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008754:	e008      	b.n	8008768 <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f042 0201 	orr.w	r2, r2, #1
 8008764:	601a      	str	r2, [r3, #0]
 8008766:	e000      	b.n	800876a <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008768:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	4618      	mov	r0, r3
 800876e:	3710      	adds	r7, #16
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}
 8008774:	40012c00 	.word	0x40012c00
 8008778:	50012c00 	.word	0x50012c00
 800877c:	40013400 	.word	0x40013400
 8008780:	50013400 	.word	0x50013400
 8008784:	40014000 	.word	0x40014000
 8008788:	50014000 	.word	0x50014000
 800878c:	40014400 	.word	0x40014400
 8008790:	50014400 	.word	0x50014400
 8008794:	40014800 	.word	0x40014800
 8008798:	50014800 	.word	0x50014800
 800879c:	40000400 	.word	0x40000400
 80087a0:	50000400 	.word	0x50000400
 80087a4:	40000800 	.word	0x40000800
 80087a8:	50000800 	.word	0x50000800
 80087ac:	40000c00 	.word	0x40000c00
 80087b0:	50000c00 	.word	0x50000c00
 80087b4:	00010007 	.word	0x00010007

080087b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	60f8      	str	r0, [r7, #12]
 80087c0:	60b9      	str	r1, [r7, #8]
 80087c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087c4:	2300      	movs	r3, #0
 80087c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087ce:	2b01      	cmp	r3, #1
 80087d0:	d101      	bne.n	80087d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80087d2:	2302      	movs	r3, #2
 80087d4:	e0ff      	b.n	80089d6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2201      	movs	r2, #1
 80087da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2b14      	cmp	r3, #20
 80087e2:	f200 80f0 	bhi.w	80089c6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80087e6:	a201      	add	r2, pc, #4	@ (adr r2, 80087ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80087e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ec:	08008841 	.word	0x08008841
 80087f0:	080089c7 	.word	0x080089c7
 80087f4:	080089c7 	.word	0x080089c7
 80087f8:	080089c7 	.word	0x080089c7
 80087fc:	08008881 	.word	0x08008881
 8008800:	080089c7 	.word	0x080089c7
 8008804:	080089c7 	.word	0x080089c7
 8008808:	080089c7 	.word	0x080089c7
 800880c:	080088c3 	.word	0x080088c3
 8008810:	080089c7 	.word	0x080089c7
 8008814:	080089c7 	.word	0x080089c7
 8008818:	080089c7 	.word	0x080089c7
 800881c:	08008903 	.word	0x08008903
 8008820:	080089c7 	.word	0x080089c7
 8008824:	080089c7 	.word	0x080089c7
 8008828:	080089c7 	.word	0x080089c7
 800882c:	08008945 	.word	0x08008945
 8008830:	080089c7 	.word	0x080089c7
 8008834:	080089c7 	.word	0x080089c7
 8008838:	080089c7 	.word	0x080089c7
 800883c:	08008985 	.word	0x08008985
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68b9      	ldr	r1, [r7, #8]
 8008846:	4618      	mov	r0, r3
 8008848:	f000 facc 	bl	8008de4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	699a      	ldr	r2, [r3, #24]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f042 0208 	orr.w	r2, r2, #8
 800885a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	699a      	ldr	r2, [r3, #24]
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f022 0204 	bic.w	r2, r2, #4
 800886a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	6999      	ldr	r1, [r3, #24]
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	691a      	ldr	r2, [r3, #16]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	430a      	orrs	r2, r1
 800887c:	619a      	str	r2, [r3, #24]
      break;
 800887e:	e0a5      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	68b9      	ldr	r1, [r7, #8]
 8008886:	4618      	mov	r0, r3
 8008888:	f000 fb70 	bl	8008f6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	699a      	ldr	r2, [r3, #24]
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800889a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	699a      	ldr	r2, [r3, #24]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	6999      	ldr	r1, [r3, #24]
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	021a      	lsls	r2, r3, #8
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	430a      	orrs	r2, r1
 80088be:	619a      	str	r2, [r3, #24]
      break;
 80088c0:	e084      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	68b9      	ldr	r1, [r7, #8]
 80088c8:	4618      	mov	r0, r3
 80088ca:	f000 fc01 	bl	80090d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	69da      	ldr	r2, [r3, #28]
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f042 0208 	orr.w	r2, r2, #8
 80088dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	69da      	ldr	r2, [r3, #28]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f022 0204 	bic.w	r2, r2, #4
 80088ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	69d9      	ldr	r1, [r3, #28]
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	691a      	ldr	r2, [r3, #16]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	430a      	orrs	r2, r1
 80088fe:	61da      	str	r2, [r3, #28]
      break;
 8008900:	e064      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	68b9      	ldr	r1, [r7, #8]
 8008908:	4618      	mov	r0, r3
 800890a:	f000 fc91 	bl	8009230 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	69da      	ldr	r2, [r3, #28]
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800891c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	69da      	ldr	r2, [r3, #28]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800892c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	69d9      	ldr	r1, [r3, #28]
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	021a      	lsls	r2, r3, #8
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	430a      	orrs	r2, r1
 8008940:	61da      	str	r2, [r3, #28]
      break;
 8008942:	e043      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	68b9      	ldr	r1, [r7, #8]
 800894a:	4618      	mov	r0, r3
 800894c:	f000 fd22 	bl	8009394 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f042 0208 	orr.w	r2, r2, #8
 800895e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f022 0204 	bic.w	r2, r2, #4
 800896e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	691a      	ldr	r2, [r3, #16]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	430a      	orrs	r2, r1
 8008980:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008982:	e023      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68b9      	ldr	r1, [r7, #8]
 800898a:	4618      	mov	r0, r3
 800898c:	f000 fd84 	bl	8009498 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800899e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089ae:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	691b      	ldr	r3, [r3, #16]
 80089ba:	021a      	lsls	r2, r3, #8
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	430a      	orrs	r2, r1
 80089c2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80089c4:	e002      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	75fb      	strb	r3, [r7, #23]
      break;
 80089ca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2200      	movs	r2, #0
 80089d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80089d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3718      	adds	r7, #24
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop

080089e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089ea:	2300      	movs	r3, #0
 80089ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d101      	bne.n	80089fc <HAL_TIM_ConfigClockSource+0x1c>
 80089f8:	2302      	movs	r3, #2
 80089fa:	e0e6      	b.n	8008bca <HAL_TIM_ConfigClockSource+0x1ea>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2202      	movs	r2, #2
 8008a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008a1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008a1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008a26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a67      	ldr	r2, [pc, #412]	@ (8008bd4 <HAL_TIM_ConfigClockSource+0x1f4>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	f000 80b1 	beq.w	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008a3c:	4a65      	ldr	r2, [pc, #404]	@ (8008bd4 <HAL_TIM_ConfigClockSource+0x1f4>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	f200 80b6 	bhi.w	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008a44:	4a64      	ldr	r2, [pc, #400]	@ (8008bd8 <HAL_TIM_ConfigClockSource+0x1f8>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	f000 80a9 	beq.w	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008a4c:	4a62      	ldr	r2, [pc, #392]	@ (8008bd8 <HAL_TIM_ConfigClockSource+0x1f8>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	f200 80ae 	bhi.w	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008a54:	4a61      	ldr	r2, [pc, #388]	@ (8008bdc <HAL_TIM_ConfigClockSource+0x1fc>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	f000 80a1 	beq.w	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008a5c:	4a5f      	ldr	r2, [pc, #380]	@ (8008bdc <HAL_TIM_ConfigClockSource+0x1fc>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	f200 80a6 	bhi.w	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008a64:	4a5e      	ldr	r2, [pc, #376]	@ (8008be0 <HAL_TIM_ConfigClockSource+0x200>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	f000 8099 	beq.w	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008a6c:	4a5c      	ldr	r2, [pc, #368]	@ (8008be0 <HAL_TIM_ConfigClockSource+0x200>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	f200 809e 	bhi.w	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008a74:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008a78:	f000 8091 	beq.w	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008a7c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008a80:	f200 8096 	bhi.w	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008a84:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a88:	f000 8089 	beq.w	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008a8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a90:	f200 808e 	bhi.w	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008a94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a98:	d03e      	beq.n	8008b18 <HAL_TIM_ConfigClockSource+0x138>
 8008a9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a9e:	f200 8087 	bhi.w	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008aa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aa6:	f000 8086 	beq.w	8008bb6 <HAL_TIM_ConfigClockSource+0x1d6>
 8008aaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aae:	d87f      	bhi.n	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008ab0:	2b70      	cmp	r3, #112	@ 0x70
 8008ab2:	d01a      	beq.n	8008aea <HAL_TIM_ConfigClockSource+0x10a>
 8008ab4:	2b70      	cmp	r3, #112	@ 0x70
 8008ab6:	d87b      	bhi.n	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008ab8:	2b60      	cmp	r3, #96	@ 0x60
 8008aba:	d050      	beq.n	8008b5e <HAL_TIM_ConfigClockSource+0x17e>
 8008abc:	2b60      	cmp	r3, #96	@ 0x60
 8008abe:	d877      	bhi.n	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008ac0:	2b50      	cmp	r3, #80	@ 0x50
 8008ac2:	d03c      	beq.n	8008b3e <HAL_TIM_ConfigClockSource+0x15e>
 8008ac4:	2b50      	cmp	r3, #80	@ 0x50
 8008ac6:	d873      	bhi.n	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008ac8:	2b40      	cmp	r3, #64	@ 0x40
 8008aca:	d058      	beq.n	8008b7e <HAL_TIM_ConfigClockSource+0x19e>
 8008acc:	2b40      	cmp	r3, #64	@ 0x40
 8008ace:	d86f      	bhi.n	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008ad0:	2b30      	cmp	r3, #48	@ 0x30
 8008ad2:	d064      	beq.n	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008ad4:	2b30      	cmp	r3, #48	@ 0x30
 8008ad6:	d86b      	bhi.n	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008ad8:	2b20      	cmp	r3, #32
 8008ada:	d060      	beq.n	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008adc:	2b20      	cmp	r3, #32
 8008ade:	d867      	bhi.n	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d05c      	beq.n	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008ae4:	2b10      	cmp	r3, #16
 8008ae6:	d05a      	beq.n	8008b9e <HAL_TIM_ConfigClockSource+0x1be>
 8008ae8:	e062      	b.n	8008bb0 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008afa:	f000 fe2e 	bl	800975a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008b0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	68ba      	ldr	r2, [r7, #8]
 8008b14:	609a      	str	r2, [r3, #8]
      break;
 8008b16:	e04f      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b28:	f000 fe17 	bl	800975a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	689a      	ldr	r2, [r3, #8]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008b3a:	609a      	str	r2, [r3, #8]
      break;
 8008b3c:	e03c      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	f000 fd28 	bl	80095a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	2150      	movs	r1, #80	@ 0x50
 8008b56:	4618      	mov	r0, r3
 8008b58:	f000 fde2 	bl	8009720 <TIM_ITRx_SetConfig>
      break;
 8008b5c:	e02c      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	f000 fd8a 	bl	8009684 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	2160      	movs	r1, #96	@ 0x60
 8008b76:	4618      	mov	r0, r3
 8008b78:	f000 fdd2 	bl	8009720 <TIM_ITRx_SetConfig>
      break;
 8008b7c:	e01c      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	f000 fd08 	bl	80095a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2140      	movs	r1, #64	@ 0x40
 8008b96:	4618      	mov	r0, r3
 8008b98:	f000 fdc2 	bl	8009720 <TIM_ITRx_SetConfig>
      break;
 8008b9c:	e00c      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681a      	ldr	r2, [r3, #0]
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	4610      	mov	r0, r2
 8008baa:	f000 fdb9 	bl	8009720 <TIM_ITRx_SetConfig>
      break;
 8008bae:	e003      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8008bb4:	e000      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 8008bb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3710      	adds	r7, #16
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
 8008bd2:	bf00      	nop
 8008bd4:	00100070 	.word	0x00100070
 8008bd8:	00100040 	.word	0x00100040
 8008bdc:	00100030 	.word	0x00100030
 8008be0:	00100020 	.word	0x00100020

08008be4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	4a6b      	ldr	r2, [pc, #428]	@ (8008da4 <TIM_Base_SetConfig+0x1c0>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d02b      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	4a6a      	ldr	r2, [pc, #424]	@ (8008da8 <TIM_Base_SetConfig+0x1c4>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d027      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c0a:	d023      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c12:	d01f      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	4a65      	ldr	r2, [pc, #404]	@ (8008dac <TIM_Base_SetConfig+0x1c8>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d01b      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4a64      	ldr	r2, [pc, #400]	@ (8008db0 <TIM_Base_SetConfig+0x1cc>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d017      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4a63      	ldr	r2, [pc, #396]	@ (8008db4 <TIM_Base_SetConfig+0x1d0>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d013      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	4a62      	ldr	r2, [pc, #392]	@ (8008db8 <TIM_Base_SetConfig+0x1d4>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d00f      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	4a61      	ldr	r2, [pc, #388]	@ (8008dbc <TIM_Base_SetConfig+0x1d8>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d00b      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	4a60      	ldr	r2, [pc, #384]	@ (8008dc0 <TIM_Base_SetConfig+0x1dc>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d007      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a5f      	ldr	r2, [pc, #380]	@ (8008dc4 <TIM_Base_SetConfig+0x1e0>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d003      	beq.n	8008c54 <TIM_Base_SetConfig+0x70>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a5e      	ldr	r2, [pc, #376]	@ (8008dc8 <TIM_Base_SetConfig+0x1e4>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d108      	bne.n	8008c66 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	4a4e      	ldr	r2, [pc, #312]	@ (8008da4 <TIM_Base_SetConfig+0x1c0>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d043      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	4a4d      	ldr	r2, [pc, #308]	@ (8008da8 <TIM_Base_SetConfig+0x1c4>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d03f      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c7c:	d03b      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c84:	d037      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a48      	ldr	r2, [pc, #288]	@ (8008dac <TIM_Base_SetConfig+0x1c8>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d033      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	4a47      	ldr	r2, [pc, #284]	@ (8008db0 <TIM_Base_SetConfig+0x1cc>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d02f      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	4a46      	ldr	r2, [pc, #280]	@ (8008db4 <TIM_Base_SetConfig+0x1d0>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d02b      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	4a45      	ldr	r2, [pc, #276]	@ (8008db8 <TIM_Base_SetConfig+0x1d4>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d027      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	4a44      	ldr	r2, [pc, #272]	@ (8008dbc <TIM_Base_SetConfig+0x1d8>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d023      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	4a43      	ldr	r2, [pc, #268]	@ (8008dc0 <TIM_Base_SetConfig+0x1dc>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d01f      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	4a42      	ldr	r2, [pc, #264]	@ (8008dc4 <TIM_Base_SetConfig+0x1e0>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d01b      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	4a41      	ldr	r2, [pc, #260]	@ (8008dc8 <TIM_Base_SetConfig+0x1e4>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d017      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4a40      	ldr	r2, [pc, #256]	@ (8008dcc <TIM_Base_SetConfig+0x1e8>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d013      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	4a3f      	ldr	r2, [pc, #252]	@ (8008dd0 <TIM_Base_SetConfig+0x1ec>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d00f      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	4a3e      	ldr	r2, [pc, #248]	@ (8008dd4 <TIM_Base_SetConfig+0x1f0>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d00b      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	4a3d      	ldr	r2, [pc, #244]	@ (8008dd8 <TIM_Base_SetConfig+0x1f4>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d007      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	4a3c      	ldr	r2, [pc, #240]	@ (8008ddc <TIM_Base_SetConfig+0x1f8>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d003      	beq.n	8008cf6 <TIM_Base_SetConfig+0x112>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	4a3b      	ldr	r2, [pc, #236]	@ (8008de0 <TIM_Base_SetConfig+0x1fc>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d108      	bne.n	8008d08 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	68fa      	ldr	r2, [r7, #12]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	695b      	ldr	r3, [r3, #20]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	689a      	ldr	r2, [r3, #8]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	681a      	ldr	r2, [r3, #0]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4a1e      	ldr	r2, [pc, #120]	@ (8008da4 <TIM_Base_SetConfig+0x1c0>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d023      	beq.n	8008d76 <TIM_Base_SetConfig+0x192>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	4a1d      	ldr	r2, [pc, #116]	@ (8008da8 <TIM_Base_SetConfig+0x1c4>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d01f      	beq.n	8008d76 <TIM_Base_SetConfig+0x192>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	4a22      	ldr	r2, [pc, #136]	@ (8008dc4 <TIM_Base_SetConfig+0x1e0>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d01b      	beq.n	8008d76 <TIM_Base_SetConfig+0x192>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a21      	ldr	r2, [pc, #132]	@ (8008dc8 <TIM_Base_SetConfig+0x1e4>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d017      	beq.n	8008d76 <TIM_Base_SetConfig+0x192>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	4a20      	ldr	r2, [pc, #128]	@ (8008dcc <TIM_Base_SetConfig+0x1e8>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d013      	beq.n	8008d76 <TIM_Base_SetConfig+0x192>
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	4a1f      	ldr	r2, [pc, #124]	@ (8008dd0 <TIM_Base_SetConfig+0x1ec>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d00f      	beq.n	8008d76 <TIM_Base_SetConfig+0x192>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	4a1e      	ldr	r2, [pc, #120]	@ (8008dd4 <TIM_Base_SetConfig+0x1f0>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d00b      	beq.n	8008d76 <TIM_Base_SetConfig+0x192>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4a1d      	ldr	r2, [pc, #116]	@ (8008dd8 <TIM_Base_SetConfig+0x1f4>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d007      	beq.n	8008d76 <TIM_Base_SetConfig+0x192>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	4a1c      	ldr	r2, [pc, #112]	@ (8008ddc <TIM_Base_SetConfig+0x1f8>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d003      	beq.n	8008d76 <TIM_Base_SetConfig+0x192>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	4a1b      	ldr	r2, [pc, #108]	@ (8008de0 <TIM_Base_SetConfig+0x1fc>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d103      	bne.n	8008d7e <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	691a      	ldr	r2, [r3, #16]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f043 0204 	orr.w	r2, r3, #4
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	601a      	str	r2, [r3, #0]
}
 8008d96:	bf00      	nop
 8008d98:	3714      	adds	r7, #20
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop
 8008da4:	40012c00 	.word	0x40012c00
 8008da8:	50012c00 	.word	0x50012c00
 8008dac:	40000400 	.word	0x40000400
 8008db0:	50000400 	.word	0x50000400
 8008db4:	40000800 	.word	0x40000800
 8008db8:	50000800 	.word	0x50000800
 8008dbc:	40000c00 	.word	0x40000c00
 8008dc0:	50000c00 	.word	0x50000c00
 8008dc4:	40013400 	.word	0x40013400
 8008dc8:	50013400 	.word	0x50013400
 8008dcc:	40014000 	.word	0x40014000
 8008dd0:	50014000 	.word	0x50014000
 8008dd4:	40014400 	.word	0x40014400
 8008dd8:	50014400 	.word	0x50014400
 8008ddc:	40014800 	.word	0x40014800
 8008de0:	50014800 	.word	0x50014800

08008de4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b087      	sub	sp, #28
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6a1b      	ldr	r3, [r3, #32]
 8008df8:	f023 0201 	bic.w	r2, r3, #1
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	699b      	ldr	r3, [r3, #24]
 8008e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f023 0303 	bic.w	r3, r3, #3
 8008e1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	f023 0302 	bic.w	r3, r3, #2
 8008e30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	697a      	ldr	r2, [r7, #20]
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	4a41      	ldr	r2, [pc, #260]	@ (8008f44 <TIM_OC1_SetConfig+0x160>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d023      	beq.n	8008e8c <TIM_OC1_SetConfig+0xa8>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4a40      	ldr	r2, [pc, #256]	@ (8008f48 <TIM_OC1_SetConfig+0x164>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d01f      	beq.n	8008e8c <TIM_OC1_SetConfig+0xa8>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8008f4c <TIM_OC1_SetConfig+0x168>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d01b      	beq.n	8008e8c <TIM_OC1_SetConfig+0xa8>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	4a3e      	ldr	r2, [pc, #248]	@ (8008f50 <TIM_OC1_SetConfig+0x16c>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d017      	beq.n	8008e8c <TIM_OC1_SetConfig+0xa8>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4a3d      	ldr	r2, [pc, #244]	@ (8008f54 <TIM_OC1_SetConfig+0x170>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d013      	beq.n	8008e8c <TIM_OC1_SetConfig+0xa8>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	4a3c      	ldr	r2, [pc, #240]	@ (8008f58 <TIM_OC1_SetConfig+0x174>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d00f      	beq.n	8008e8c <TIM_OC1_SetConfig+0xa8>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	4a3b      	ldr	r2, [pc, #236]	@ (8008f5c <TIM_OC1_SetConfig+0x178>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d00b      	beq.n	8008e8c <TIM_OC1_SetConfig+0xa8>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4a3a      	ldr	r2, [pc, #232]	@ (8008f60 <TIM_OC1_SetConfig+0x17c>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d007      	beq.n	8008e8c <TIM_OC1_SetConfig+0xa8>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a39      	ldr	r2, [pc, #228]	@ (8008f64 <TIM_OC1_SetConfig+0x180>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d003      	beq.n	8008e8c <TIM_OC1_SetConfig+0xa8>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a38      	ldr	r2, [pc, #224]	@ (8008f68 <TIM_OC1_SetConfig+0x184>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d10e      	bne.n	8008eaa <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a1b      	ldr	r3, [r3, #32]
 8008e90:	f023 0204 	bic.w	r2, r3, #4
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	f023 0308 	bic.w	r3, r3, #8
 8008e9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	68db      	ldr	r3, [r3, #12]
 8008ea4:	697a      	ldr	r2, [r7, #20]
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	4a25      	ldr	r2, [pc, #148]	@ (8008f44 <TIM_OC1_SetConfig+0x160>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d023      	beq.n	8008efa <TIM_OC1_SetConfig+0x116>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	4a24      	ldr	r2, [pc, #144]	@ (8008f48 <TIM_OC1_SetConfig+0x164>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d01f      	beq.n	8008efa <TIM_OC1_SetConfig+0x116>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	4a23      	ldr	r2, [pc, #140]	@ (8008f4c <TIM_OC1_SetConfig+0x168>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d01b      	beq.n	8008efa <TIM_OC1_SetConfig+0x116>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	4a22      	ldr	r2, [pc, #136]	@ (8008f50 <TIM_OC1_SetConfig+0x16c>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d017      	beq.n	8008efa <TIM_OC1_SetConfig+0x116>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a21      	ldr	r2, [pc, #132]	@ (8008f54 <TIM_OC1_SetConfig+0x170>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d013      	beq.n	8008efa <TIM_OC1_SetConfig+0x116>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4a20      	ldr	r2, [pc, #128]	@ (8008f58 <TIM_OC1_SetConfig+0x174>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d00f      	beq.n	8008efa <TIM_OC1_SetConfig+0x116>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4a1f      	ldr	r2, [pc, #124]	@ (8008f5c <TIM_OC1_SetConfig+0x178>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d00b      	beq.n	8008efa <TIM_OC1_SetConfig+0x116>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	4a1e      	ldr	r2, [pc, #120]	@ (8008f60 <TIM_OC1_SetConfig+0x17c>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d007      	beq.n	8008efa <TIM_OC1_SetConfig+0x116>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4a1d      	ldr	r2, [pc, #116]	@ (8008f64 <TIM_OC1_SetConfig+0x180>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d003      	beq.n	8008efa <TIM_OC1_SetConfig+0x116>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8008f68 <TIM_OC1_SetConfig+0x184>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d111      	bne.n	8008f1e <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	695b      	ldr	r3, [r3, #20]
 8008f0e:	693a      	ldr	r2, [r7, #16]
 8008f10:	4313      	orrs	r3, r2
 8008f12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	693a      	ldr	r2, [r7, #16]
 8008f1a:	4313      	orrs	r3, r2
 8008f1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	693a      	ldr	r2, [r7, #16]
 8008f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	68fa      	ldr	r2, [r7, #12]
 8008f28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	685a      	ldr	r2, [r3, #4]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	697a      	ldr	r2, [r7, #20]
 8008f36:	621a      	str	r2, [r3, #32]
}
 8008f38:	bf00      	nop
 8008f3a:	371c      	adds	r7, #28
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr
 8008f44:	40012c00 	.word	0x40012c00
 8008f48:	50012c00 	.word	0x50012c00
 8008f4c:	40013400 	.word	0x40013400
 8008f50:	50013400 	.word	0x50013400
 8008f54:	40014000 	.word	0x40014000
 8008f58:	50014000 	.word	0x50014000
 8008f5c:	40014400 	.word	0x40014400
 8008f60:	50014400 	.word	0x50014400
 8008f64:	40014800 	.word	0x40014800
 8008f68:	50014800 	.word	0x50014800

08008f6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b087      	sub	sp, #28
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6a1b      	ldr	r3, [r3, #32]
 8008f7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6a1b      	ldr	r3, [r3, #32]
 8008f80:	f023 0210 	bic.w	r2, r3, #16
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	699b      	ldr	r3, [r3, #24]
 8008f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	021b      	lsls	r3, r3, #8
 8008fae:	68fa      	ldr	r2, [r7, #12]
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	f023 0320 	bic.w	r3, r3, #32
 8008fba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	689b      	ldr	r3, [r3, #8]
 8008fc0:	011b      	lsls	r3, r3, #4
 8008fc2:	697a      	ldr	r2, [r7, #20]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	4a37      	ldr	r2, [pc, #220]	@ (80090a8 <TIM_OC2_SetConfig+0x13c>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d00b      	beq.n	8008fe8 <TIM_OC2_SetConfig+0x7c>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	4a36      	ldr	r2, [pc, #216]	@ (80090ac <TIM_OC2_SetConfig+0x140>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d007      	beq.n	8008fe8 <TIM_OC2_SetConfig+0x7c>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	4a35      	ldr	r2, [pc, #212]	@ (80090b0 <TIM_OC2_SetConfig+0x144>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d003      	beq.n	8008fe8 <TIM_OC2_SetConfig+0x7c>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	4a34      	ldr	r2, [pc, #208]	@ (80090b4 <TIM_OC2_SetConfig+0x148>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d10f      	bne.n	8009008 <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6a1b      	ldr	r3, [r3, #32]
 8008fec:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ffa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	011b      	lsls	r3, r3, #4
 8009002:	697a      	ldr	r2, [r7, #20]
 8009004:	4313      	orrs	r3, r2
 8009006:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	4a27      	ldr	r2, [pc, #156]	@ (80090a8 <TIM_OC2_SetConfig+0x13c>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d023      	beq.n	8009058 <TIM_OC2_SetConfig+0xec>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	4a26      	ldr	r2, [pc, #152]	@ (80090ac <TIM_OC2_SetConfig+0x140>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d01f      	beq.n	8009058 <TIM_OC2_SetConfig+0xec>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	4a25      	ldr	r2, [pc, #148]	@ (80090b0 <TIM_OC2_SetConfig+0x144>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d01b      	beq.n	8009058 <TIM_OC2_SetConfig+0xec>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	4a24      	ldr	r2, [pc, #144]	@ (80090b4 <TIM_OC2_SetConfig+0x148>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d017      	beq.n	8009058 <TIM_OC2_SetConfig+0xec>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a23      	ldr	r2, [pc, #140]	@ (80090b8 <TIM_OC2_SetConfig+0x14c>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d013      	beq.n	8009058 <TIM_OC2_SetConfig+0xec>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4a22      	ldr	r2, [pc, #136]	@ (80090bc <TIM_OC2_SetConfig+0x150>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d00f      	beq.n	8009058 <TIM_OC2_SetConfig+0xec>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	4a21      	ldr	r2, [pc, #132]	@ (80090c0 <TIM_OC2_SetConfig+0x154>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d00b      	beq.n	8009058 <TIM_OC2_SetConfig+0xec>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	4a20      	ldr	r2, [pc, #128]	@ (80090c4 <TIM_OC2_SetConfig+0x158>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d007      	beq.n	8009058 <TIM_OC2_SetConfig+0xec>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a1f      	ldr	r2, [pc, #124]	@ (80090c8 <TIM_OC2_SetConfig+0x15c>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d003      	beq.n	8009058 <TIM_OC2_SetConfig+0xec>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a1e      	ldr	r2, [pc, #120]	@ (80090cc <TIM_OC2_SetConfig+0x160>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d113      	bne.n	8009080 <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800905e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009066:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	695b      	ldr	r3, [r3, #20]
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	693a      	ldr	r2, [r7, #16]
 8009070:	4313      	orrs	r3, r2
 8009072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	009b      	lsls	r3, r3, #2
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	4313      	orrs	r3, r2
 800907e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	693a      	ldr	r2, [r7, #16]
 8009084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	68fa      	ldr	r2, [r7, #12]
 800908a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	621a      	str	r2, [r3, #32]
}
 800909a:	bf00      	nop
 800909c:	371c      	adds	r7, #28
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr
 80090a6:	bf00      	nop
 80090a8:	40012c00 	.word	0x40012c00
 80090ac:	50012c00 	.word	0x50012c00
 80090b0:	40013400 	.word	0x40013400
 80090b4:	50013400 	.word	0x50013400
 80090b8:	40014000 	.word	0x40014000
 80090bc:	50014000 	.word	0x50014000
 80090c0:	40014400 	.word	0x40014400
 80090c4:	50014400 	.word	0x50014400
 80090c8:	40014800 	.word	0x40014800
 80090cc:	50014800 	.word	0x50014800

080090d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b087      	sub	sp, #28
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6a1b      	ldr	r3, [r3, #32]
 80090de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6a1b      	ldr	r3, [r3, #32]
 80090e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	69db      	ldr	r3, [r3, #28]
 80090f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f023 0303 	bic.w	r3, r3, #3
 800910a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	68fa      	ldr	r2, [r7, #12]
 8009112:	4313      	orrs	r3, r2
 8009114:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800911c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	689b      	ldr	r3, [r3, #8]
 8009122:	021b      	lsls	r3, r3, #8
 8009124:	697a      	ldr	r2, [r7, #20]
 8009126:	4313      	orrs	r3, r2
 8009128:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	4a36      	ldr	r2, [pc, #216]	@ (8009208 <TIM_OC3_SetConfig+0x138>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d00b      	beq.n	800914a <TIM_OC3_SetConfig+0x7a>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a35      	ldr	r2, [pc, #212]	@ (800920c <TIM_OC3_SetConfig+0x13c>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d007      	beq.n	800914a <TIM_OC3_SetConfig+0x7a>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a34      	ldr	r2, [pc, #208]	@ (8009210 <TIM_OC3_SetConfig+0x140>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d003      	beq.n	800914a <TIM_OC3_SetConfig+0x7a>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	4a33      	ldr	r2, [pc, #204]	@ (8009214 <TIM_OC3_SetConfig+0x144>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d10f      	bne.n	800916a <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6a1b      	ldr	r3, [r3, #32]
 800914e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800915c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	68db      	ldr	r3, [r3, #12]
 8009162:	021b      	lsls	r3, r3, #8
 8009164:	697a      	ldr	r2, [r7, #20]
 8009166:	4313      	orrs	r3, r2
 8009168:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	4a26      	ldr	r2, [pc, #152]	@ (8009208 <TIM_OC3_SetConfig+0x138>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d023      	beq.n	80091ba <TIM_OC3_SetConfig+0xea>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	4a25      	ldr	r2, [pc, #148]	@ (800920c <TIM_OC3_SetConfig+0x13c>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d01f      	beq.n	80091ba <TIM_OC3_SetConfig+0xea>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	4a24      	ldr	r2, [pc, #144]	@ (8009210 <TIM_OC3_SetConfig+0x140>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d01b      	beq.n	80091ba <TIM_OC3_SetConfig+0xea>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	4a23      	ldr	r2, [pc, #140]	@ (8009214 <TIM_OC3_SetConfig+0x144>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d017      	beq.n	80091ba <TIM_OC3_SetConfig+0xea>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4a22      	ldr	r2, [pc, #136]	@ (8009218 <TIM_OC3_SetConfig+0x148>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d013      	beq.n	80091ba <TIM_OC3_SetConfig+0xea>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a21      	ldr	r2, [pc, #132]	@ (800921c <TIM_OC3_SetConfig+0x14c>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d00f      	beq.n	80091ba <TIM_OC3_SetConfig+0xea>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4a20      	ldr	r2, [pc, #128]	@ (8009220 <TIM_OC3_SetConfig+0x150>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d00b      	beq.n	80091ba <TIM_OC3_SetConfig+0xea>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	4a1f      	ldr	r2, [pc, #124]	@ (8009224 <TIM_OC3_SetConfig+0x154>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d007      	beq.n	80091ba <TIM_OC3_SetConfig+0xea>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a1e      	ldr	r2, [pc, #120]	@ (8009228 <TIM_OC3_SetConfig+0x158>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d003      	beq.n	80091ba <TIM_OC3_SetConfig+0xea>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	4a1d      	ldr	r2, [pc, #116]	@ (800922c <TIM_OC3_SetConfig+0x15c>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d113      	bne.n	80091e2 <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80091c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	695b      	ldr	r3, [r3, #20]
 80091ce:	011b      	lsls	r3, r3, #4
 80091d0:	693a      	ldr	r2, [r7, #16]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	699b      	ldr	r3, [r3, #24]
 80091da:	011b      	lsls	r3, r3, #4
 80091dc:	693a      	ldr	r2, [r7, #16]
 80091de:	4313      	orrs	r3, r2
 80091e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	693a      	ldr	r2, [r7, #16]
 80091e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	68fa      	ldr	r2, [r7, #12]
 80091ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	697a      	ldr	r2, [r7, #20]
 80091fa:	621a      	str	r2, [r3, #32]
}
 80091fc:	bf00      	nop
 80091fe:	371c      	adds	r7, #28
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr
 8009208:	40012c00 	.word	0x40012c00
 800920c:	50012c00 	.word	0x50012c00
 8009210:	40013400 	.word	0x40013400
 8009214:	50013400 	.word	0x50013400
 8009218:	40014000 	.word	0x40014000
 800921c:	50014000 	.word	0x50014000
 8009220:	40014400 	.word	0x40014400
 8009224:	50014400 	.word	0x50014400
 8009228:	40014800 	.word	0x40014800
 800922c:	50014800 	.word	0x50014800

08009230 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009230:	b480      	push	{r7}
 8009232:	b087      	sub	sp, #28
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6a1b      	ldr	r3, [r3, #32]
 800923e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6a1b      	ldr	r3, [r3, #32]
 8009244:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	69db      	ldr	r3, [r3, #28]
 8009256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800925e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800926a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	021b      	lsls	r3, r3, #8
 8009272:	68fa      	ldr	r2, [r7, #12]
 8009274:	4313      	orrs	r3, r2
 8009276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800927e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	031b      	lsls	r3, r3, #12
 8009286:	697a      	ldr	r2, [r7, #20]
 8009288:	4313      	orrs	r3, r2
 800928a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	4a37      	ldr	r2, [pc, #220]	@ (800936c <TIM_OC4_SetConfig+0x13c>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d00b      	beq.n	80092ac <TIM_OC4_SetConfig+0x7c>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	4a36      	ldr	r2, [pc, #216]	@ (8009370 <TIM_OC4_SetConfig+0x140>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d007      	beq.n	80092ac <TIM_OC4_SetConfig+0x7c>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	4a35      	ldr	r2, [pc, #212]	@ (8009374 <TIM_OC4_SetConfig+0x144>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d003      	beq.n	80092ac <TIM_OC4_SetConfig+0x7c>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	4a34      	ldr	r2, [pc, #208]	@ (8009378 <TIM_OC4_SetConfig+0x148>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d10f      	bne.n	80092cc <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6a1b      	ldr	r3, [r3, #32]
 80092b0:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	031b      	lsls	r3, r3, #12
 80092c6:	697a      	ldr	r2, [r7, #20]
 80092c8:	4313      	orrs	r3, r2
 80092ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	4a27      	ldr	r2, [pc, #156]	@ (800936c <TIM_OC4_SetConfig+0x13c>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d023      	beq.n	800931c <TIM_OC4_SetConfig+0xec>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	4a26      	ldr	r2, [pc, #152]	@ (8009370 <TIM_OC4_SetConfig+0x140>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d01f      	beq.n	800931c <TIM_OC4_SetConfig+0xec>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	4a25      	ldr	r2, [pc, #148]	@ (8009374 <TIM_OC4_SetConfig+0x144>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d01b      	beq.n	800931c <TIM_OC4_SetConfig+0xec>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	4a24      	ldr	r2, [pc, #144]	@ (8009378 <TIM_OC4_SetConfig+0x148>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d017      	beq.n	800931c <TIM_OC4_SetConfig+0xec>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	4a23      	ldr	r2, [pc, #140]	@ (800937c <TIM_OC4_SetConfig+0x14c>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d013      	beq.n	800931c <TIM_OC4_SetConfig+0xec>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4a22      	ldr	r2, [pc, #136]	@ (8009380 <TIM_OC4_SetConfig+0x150>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d00f      	beq.n	800931c <TIM_OC4_SetConfig+0xec>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a21      	ldr	r2, [pc, #132]	@ (8009384 <TIM_OC4_SetConfig+0x154>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d00b      	beq.n	800931c <TIM_OC4_SetConfig+0xec>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	4a20      	ldr	r2, [pc, #128]	@ (8009388 <TIM_OC4_SetConfig+0x158>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d007      	beq.n	800931c <TIM_OC4_SetConfig+0xec>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	4a1f      	ldr	r2, [pc, #124]	@ (800938c <TIM_OC4_SetConfig+0x15c>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d003      	beq.n	800931c <TIM_OC4_SetConfig+0xec>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	4a1e      	ldr	r2, [pc, #120]	@ (8009390 <TIM_OC4_SetConfig+0x160>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d113      	bne.n	8009344 <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009322:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800932a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	695b      	ldr	r3, [r3, #20]
 8009330:	019b      	lsls	r3, r3, #6
 8009332:	693a      	ldr	r2, [r7, #16]
 8009334:	4313      	orrs	r3, r2
 8009336:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	019b      	lsls	r3, r3, #6
 800933e:	693a      	ldr	r2, [r7, #16]
 8009340:	4313      	orrs	r3, r2
 8009342:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	693a      	ldr	r2, [r7, #16]
 8009348:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	68fa      	ldr	r2, [r7, #12]
 800934e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	685a      	ldr	r2, [r3, #4]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	697a      	ldr	r2, [r7, #20]
 800935c:	621a      	str	r2, [r3, #32]
}
 800935e:	bf00      	nop
 8009360:	371c      	adds	r7, #28
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop
 800936c:	40012c00 	.word	0x40012c00
 8009370:	50012c00 	.word	0x50012c00
 8009374:	40013400 	.word	0x40013400
 8009378:	50013400 	.word	0x50013400
 800937c:	40014000 	.word	0x40014000
 8009380:	50014000 	.word	0x50014000
 8009384:	40014400 	.word	0x40014400
 8009388:	50014400 	.word	0x50014400
 800938c:	40014800 	.word	0x40014800
 8009390:	50014800 	.word	0x50014800

08009394 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009394:	b480      	push	{r7}
 8009396:	b087      	sub	sp, #28
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6a1b      	ldr	r3, [r3, #32]
 80093a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6a1b      	ldr	r3, [r3, #32]
 80093a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	68fa      	ldr	r2, [r7, #12]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80093d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	041b      	lsls	r3, r3, #16
 80093e0:	693a      	ldr	r2, [r7, #16]
 80093e2:	4313      	orrs	r3, r2
 80093e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a21      	ldr	r2, [pc, #132]	@ (8009470 <TIM_OC5_SetConfig+0xdc>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d023      	beq.n	8009436 <TIM_OC5_SetConfig+0xa2>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a20      	ldr	r2, [pc, #128]	@ (8009474 <TIM_OC5_SetConfig+0xe0>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d01f      	beq.n	8009436 <TIM_OC5_SetConfig+0xa2>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4a1f      	ldr	r2, [pc, #124]	@ (8009478 <TIM_OC5_SetConfig+0xe4>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d01b      	beq.n	8009436 <TIM_OC5_SetConfig+0xa2>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	4a1e      	ldr	r2, [pc, #120]	@ (800947c <TIM_OC5_SetConfig+0xe8>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d017      	beq.n	8009436 <TIM_OC5_SetConfig+0xa2>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a1d      	ldr	r2, [pc, #116]	@ (8009480 <TIM_OC5_SetConfig+0xec>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d013      	beq.n	8009436 <TIM_OC5_SetConfig+0xa2>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4a1c      	ldr	r2, [pc, #112]	@ (8009484 <TIM_OC5_SetConfig+0xf0>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d00f      	beq.n	8009436 <TIM_OC5_SetConfig+0xa2>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	4a1b      	ldr	r2, [pc, #108]	@ (8009488 <TIM_OC5_SetConfig+0xf4>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d00b      	beq.n	8009436 <TIM_OC5_SetConfig+0xa2>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a1a      	ldr	r2, [pc, #104]	@ (800948c <TIM_OC5_SetConfig+0xf8>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d007      	beq.n	8009436 <TIM_OC5_SetConfig+0xa2>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a19      	ldr	r2, [pc, #100]	@ (8009490 <TIM_OC5_SetConfig+0xfc>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d003      	beq.n	8009436 <TIM_OC5_SetConfig+0xa2>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a18      	ldr	r2, [pc, #96]	@ (8009494 <TIM_OC5_SetConfig+0x100>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d109      	bne.n	800944a <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800943c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	695b      	ldr	r3, [r3, #20]
 8009442:	021b      	lsls	r3, r3, #8
 8009444:	697a      	ldr	r2, [r7, #20]
 8009446:	4313      	orrs	r3, r2
 8009448:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	697a      	ldr	r2, [r7, #20]
 800944e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	68fa      	ldr	r2, [r7, #12]
 8009454:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	685a      	ldr	r2, [r3, #4]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	693a      	ldr	r2, [r7, #16]
 8009462:	621a      	str	r2, [r3, #32]
}
 8009464:	bf00      	nop
 8009466:	371c      	adds	r7, #28
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr
 8009470:	40012c00 	.word	0x40012c00
 8009474:	50012c00 	.word	0x50012c00
 8009478:	40013400 	.word	0x40013400
 800947c:	50013400 	.word	0x50013400
 8009480:	40014000 	.word	0x40014000
 8009484:	50014000 	.word	0x50014000
 8009488:	40014400 	.word	0x40014400
 800948c:	50014400 	.word	0x50014400
 8009490:	40014800 	.word	0x40014800
 8009494:	50014800 	.word	0x50014800

08009498 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009498:	b480      	push	{r7}
 800949a:	b087      	sub	sp, #28
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6a1b      	ldr	r3, [r3, #32]
 80094a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6a1b      	ldr	r3, [r3, #32]
 80094ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	685b      	ldr	r3, [r3, #4]
 80094b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80094c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	021b      	lsls	r3, r3, #8
 80094d2:	68fa      	ldr	r2, [r7, #12]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80094de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	689b      	ldr	r3, [r3, #8]
 80094e4:	051b      	lsls	r3, r3, #20
 80094e6:	693a      	ldr	r2, [r7, #16]
 80094e8:	4313      	orrs	r3, r2
 80094ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	4a22      	ldr	r2, [pc, #136]	@ (8009578 <TIM_OC6_SetConfig+0xe0>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d023      	beq.n	800953c <TIM_OC6_SetConfig+0xa4>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	4a21      	ldr	r2, [pc, #132]	@ (800957c <TIM_OC6_SetConfig+0xe4>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d01f      	beq.n	800953c <TIM_OC6_SetConfig+0xa4>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	4a20      	ldr	r2, [pc, #128]	@ (8009580 <TIM_OC6_SetConfig+0xe8>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d01b      	beq.n	800953c <TIM_OC6_SetConfig+0xa4>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	4a1f      	ldr	r2, [pc, #124]	@ (8009584 <TIM_OC6_SetConfig+0xec>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d017      	beq.n	800953c <TIM_OC6_SetConfig+0xa4>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	4a1e      	ldr	r2, [pc, #120]	@ (8009588 <TIM_OC6_SetConfig+0xf0>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d013      	beq.n	800953c <TIM_OC6_SetConfig+0xa4>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	4a1d      	ldr	r2, [pc, #116]	@ (800958c <TIM_OC6_SetConfig+0xf4>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d00f      	beq.n	800953c <TIM_OC6_SetConfig+0xa4>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	4a1c      	ldr	r2, [pc, #112]	@ (8009590 <TIM_OC6_SetConfig+0xf8>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d00b      	beq.n	800953c <TIM_OC6_SetConfig+0xa4>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4a1b      	ldr	r2, [pc, #108]	@ (8009594 <TIM_OC6_SetConfig+0xfc>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d007      	beq.n	800953c <TIM_OC6_SetConfig+0xa4>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	4a1a      	ldr	r2, [pc, #104]	@ (8009598 <TIM_OC6_SetConfig+0x100>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d003      	beq.n	800953c <TIM_OC6_SetConfig+0xa4>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	4a19      	ldr	r2, [pc, #100]	@ (800959c <TIM_OC6_SetConfig+0x104>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d109      	bne.n	8009550 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009542:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	695b      	ldr	r3, [r3, #20]
 8009548:	029b      	lsls	r3, r3, #10
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	4313      	orrs	r3, r2
 800954e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	697a      	ldr	r2, [r7, #20]
 8009554:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	68fa      	ldr	r2, [r7, #12]
 800955a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	685a      	ldr	r2, [r3, #4]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	693a      	ldr	r2, [r7, #16]
 8009568:	621a      	str	r2, [r3, #32]
}
 800956a:	bf00      	nop
 800956c:	371c      	adds	r7, #28
 800956e:	46bd      	mov	sp, r7
 8009570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop
 8009578:	40012c00 	.word	0x40012c00
 800957c:	50012c00 	.word	0x50012c00
 8009580:	40013400 	.word	0x40013400
 8009584:	50013400 	.word	0x50013400
 8009588:	40014000 	.word	0x40014000
 800958c:	50014000 	.word	0x50014000
 8009590:	40014400 	.word	0x40014400
 8009594:	50014400 	.word	0x50014400
 8009598:	40014800 	.word	0x40014800
 800959c:	50014800 	.word	0x50014800

080095a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b087      	sub	sp, #28
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6a1b      	ldr	r3, [r3, #32]
 80095b0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6a1b      	ldr	r3, [r3, #32]
 80095b6:	f023 0201 	bic.w	r2, r3, #1
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	4a26      	ldr	r2, [pc, #152]	@ (800965c <TIM_TI1_ConfigInputStage+0xbc>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d023      	beq.n	800960e <TIM_TI1_ConfigInputStage+0x6e>
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	4a25      	ldr	r2, [pc, #148]	@ (8009660 <TIM_TI1_ConfigInputStage+0xc0>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d01f      	beq.n	800960e <TIM_TI1_ConfigInputStage+0x6e>
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	4a24      	ldr	r2, [pc, #144]	@ (8009664 <TIM_TI1_ConfigInputStage+0xc4>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d01b      	beq.n	800960e <TIM_TI1_ConfigInputStage+0x6e>
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	4a23      	ldr	r2, [pc, #140]	@ (8009668 <TIM_TI1_ConfigInputStage+0xc8>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d017      	beq.n	800960e <TIM_TI1_ConfigInputStage+0x6e>
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	4a22      	ldr	r2, [pc, #136]	@ (800966c <TIM_TI1_ConfigInputStage+0xcc>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d013      	beq.n	800960e <TIM_TI1_ConfigInputStage+0x6e>
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	4a21      	ldr	r2, [pc, #132]	@ (8009670 <TIM_TI1_ConfigInputStage+0xd0>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d00f      	beq.n	800960e <TIM_TI1_ConfigInputStage+0x6e>
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	4a20      	ldr	r2, [pc, #128]	@ (8009674 <TIM_TI1_ConfigInputStage+0xd4>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d00b      	beq.n	800960e <TIM_TI1_ConfigInputStage+0x6e>
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	4a1f      	ldr	r2, [pc, #124]	@ (8009678 <TIM_TI1_ConfigInputStage+0xd8>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d007      	beq.n	800960e <TIM_TI1_ConfigInputStage+0x6e>
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	4a1e      	ldr	r2, [pc, #120]	@ (800967c <TIM_TI1_ConfigInputStage+0xdc>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d003      	beq.n	800960e <TIM_TI1_ConfigInputStage+0x6e>
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	4a1d      	ldr	r2, [pc, #116]	@ (8009680 <TIM_TI1_ConfigInputStage+0xe0>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d105      	bne.n	800961a <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6a1b      	ldr	r3, [r3, #32]
 8009612:	f023 0204 	bic.w	r2, r3, #4
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	699b      	ldr	r3, [r3, #24]
 800961e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	011b      	lsls	r3, r3, #4
 800962c:	693a      	ldr	r2, [r7, #16]
 800962e:	4313      	orrs	r3, r2
 8009630:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	f023 030a 	bic.w	r3, r3, #10
 8009638:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800963a:	697a      	ldr	r2, [r7, #20]
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	4313      	orrs	r3, r2
 8009640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	693a      	ldr	r2, [r7, #16]
 8009646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	697a      	ldr	r2, [r7, #20]
 800964c:	621a      	str	r2, [r3, #32]
}
 800964e:	bf00      	nop
 8009650:	371c      	adds	r7, #28
 8009652:	46bd      	mov	sp, r7
 8009654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009658:	4770      	bx	lr
 800965a:	bf00      	nop
 800965c:	40012c00 	.word	0x40012c00
 8009660:	50012c00 	.word	0x50012c00
 8009664:	40013400 	.word	0x40013400
 8009668:	50013400 	.word	0x50013400
 800966c:	40014000 	.word	0x40014000
 8009670:	50014000 	.word	0x50014000
 8009674:	40014400 	.word	0x40014400
 8009678:	50014400 	.word	0x50014400
 800967c:	40014800 	.word	0x40014800
 8009680:	50014800 	.word	0x50014800

08009684 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009684:	b480      	push	{r7}
 8009686:	b087      	sub	sp, #28
 8009688:	af00      	add	r7, sp, #0
 800968a:	60f8      	str	r0, [r7, #12]
 800968c:	60b9      	str	r1, [r7, #8]
 800968e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6a1b      	ldr	r3, [r3, #32]
 8009694:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	6a1b      	ldr	r3, [r3, #32]
 800969a:	f023 0210 	bic.w	r2, r3, #16
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	4a1a      	ldr	r2, [pc, #104]	@ (8009710 <TIM_TI2_ConfigInputStage+0x8c>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d00b      	beq.n	80096c2 <TIM_TI2_ConfigInputStage+0x3e>
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	4a19      	ldr	r2, [pc, #100]	@ (8009714 <TIM_TI2_ConfigInputStage+0x90>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d007      	beq.n	80096c2 <TIM_TI2_ConfigInputStage+0x3e>
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	4a18      	ldr	r2, [pc, #96]	@ (8009718 <TIM_TI2_ConfigInputStage+0x94>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d003      	beq.n	80096c2 <TIM_TI2_ConfigInputStage+0x3e>
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	4a17      	ldr	r2, [pc, #92]	@ (800971c <TIM_TI2_ConfigInputStage+0x98>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	d105      	bne.n	80096ce <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6a1b      	ldr	r3, [r3, #32]
 80096c6:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	699b      	ldr	r3, [r3, #24]
 80096d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80096da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	031b      	lsls	r3, r3, #12
 80096e0:	693a      	ldr	r2, [r7, #16]
 80096e2:	4313      	orrs	r3, r2
 80096e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80096ec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	011b      	lsls	r3, r3, #4
 80096f2:	697a      	ldr	r2, [r7, #20]
 80096f4:	4313      	orrs	r3, r2
 80096f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	693a      	ldr	r2, [r7, #16]
 80096fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	697a      	ldr	r2, [r7, #20]
 8009702:	621a      	str	r2, [r3, #32]
}
 8009704:	bf00      	nop
 8009706:	371c      	adds	r7, #28
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr
 8009710:	40012c00 	.word	0x40012c00
 8009714:	50012c00 	.word	0x50012c00
 8009718:	40013400 	.word	0x40013400
 800971c:	50013400 	.word	0x50013400

08009720 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009720:	b480      	push	{r7}
 8009722:	b085      	sub	sp, #20
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	689b      	ldr	r3, [r3, #8]
 800972e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009736:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800973a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800973c:	683a      	ldr	r2, [r7, #0]
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	4313      	orrs	r3, r2
 8009742:	f043 0307 	orr.w	r3, r3, #7
 8009746:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	609a      	str	r2, [r3, #8]
}
 800974e:	bf00      	nop
 8009750:	3714      	adds	r7, #20
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr

0800975a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800975a:	b480      	push	{r7}
 800975c:	b087      	sub	sp, #28
 800975e:	af00      	add	r7, sp, #0
 8009760:	60f8      	str	r0, [r7, #12]
 8009762:	60b9      	str	r1, [r7, #8]
 8009764:	607a      	str	r2, [r7, #4]
 8009766:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	689b      	ldr	r3, [r3, #8]
 800976c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009774:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	021a      	lsls	r2, r3, #8
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	431a      	orrs	r2, r3
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	4313      	orrs	r3, r2
 8009782:	697a      	ldr	r2, [r7, #20]
 8009784:	4313      	orrs	r3, r2
 8009786:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	697a      	ldr	r2, [r7, #20]
 800978c:	609a      	str	r2, [r3, #8]
}
 800978e:	bf00      	nop
 8009790:	371c      	adds	r7, #28
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr

0800979a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800979a:	b480      	push	{r7}
 800979c:	b087      	sub	sp, #28
 800979e:	af00      	add	r7, sp, #0
 80097a0:	60f8      	str	r0, [r7, #12]
 80097a2:	60b9      	str	r1, [r7, #8]
 80097a4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	f003 031f 	and.w	r3, r3, #31
 80097ac:	2201      	movs	r2, #1
 80097ae:	fa02 f303 	lsl.w	r3, r2, r3
 80097b2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	6a1a      	ldr	r2, [r3, #32]
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	43db      	mvns	r3, r3
 80097bc:	401a      	ands	r2, r3
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	6a1a      	ldr	r2, [r3, #32]
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	f003 031f 	and.w	r3, r3, #31
 80097cc:	6879      	ldr	r1, [r7, #4]
 80097ce:	fa01 f303 	lsl.w	r3, r1, r3
 80097d2:	431a      	orrs	r2, r3
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	621a      	str	r2, [r3, #32]
}
 80097d8:	bf00      	nop
 80097da:	371c      	adds	r7, #28
 80097dc:	46bd      	mov	sp, r7
 80097de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e2:	4770      	bx	lr

080097e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b085      	sub	sp, #20
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097f4:	2b01      	cmp	r3, #1
 80097f6:	d101      	bne.n	80097fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80097f8:	2302      	movs	r3, #2
 80097fa:	e097      	b.n	800992c <HAL_TIMEx_MasterConfigSynchronization+0x148>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2201      	movs	r2, #1
 8009800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2202      	movs	r2, #2
 8009808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	689b      	ldr	r3, [r3, #8]
 800981a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a45      	ldr	r2, [pc, #276]	@ (8009938 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d00e      	beq.n	8009844 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	4a44      	ldr	r2, [pc, #272]	@ (800993c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d009      	beq.n	8009844 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a42      	ldr	r2, [pc, #264]	@ (8009940 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d004      	beq.n	8009844 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a41      	ldr	r2, [pc, #260]	@ (8009944 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d108      	bne.n	8009856 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800984a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	68fa      	ldr	r2, [r7, #12]
 8009852:	4313      	orrs	r3, r2
 8009854:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800985c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009860:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68fa      	ldr	r2, [r7, #12]
 8009868:	4313      	orrs	r3, r2
 800986a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4a2f      	ldr	r2, [pc, #188]	@ (8009938 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d040      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a2e      	ldr	r2, [pc, #184]	@ (800993c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d03b      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009890:	d036      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800989a:	d031      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a29      	ldr	r2, [pc, #164]	@ (8009948 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d02c      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a28      	ldr	r2, [pc, #160]	@ (800994c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d027      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4a26      	ldr	r2, [pc, #152]	@ (8009950 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d022      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	4a25      	ldr	r2, [pc, #148]	@ (8009954 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d01d      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a23      	ldr	r2, [pc, #140]	@ (8009958 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d018      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a22      	ldr	r2, [pc, #136]	@ (800995c <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d013      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a18      	ldr	r2, [pc, #96]	@ (8009940 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d00e      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a17      	ldr	r2, [pc, #92]	@ (8009944 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d009      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a1b      	ldr	r2, [pc, #108]	@ (8009960 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d004      	beq.n	8009900 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a1a      	ldr	r2, [pc, #104]	@ (8009964 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d10c      	bne.n	800991a <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009906:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	689b      	ldr	r3, [r3, #8]
 800990c:	68ba      	ldr	r2, [r7, #8]
 800990e:	4313      	orrs	r3, r2
 8009910:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	68ba      	ldr	r2, [r7, #8]
 8009918:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2201      	movs	r2, #1
 800991e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800992a:	2300      	movs	r3, #0
}
 800992c:	4618      	mov	r0, r3
 800992e:	3714      	adds	r7, #20
 8009930:	46bd      	mov	sp, r7
 8009932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009936:	4770      	bx	lr
 8009938:	40012c00 	.word	0x40012c00
 800993c:	50012c00 	.word	0x50012c00
 8009940:	40013400 	.word	0x40013400
 8009944:	50013400 	.word	0x50013400
 8009948:	40000400 	.word	0x40000400
 800994c:	50000400 	.word	0x50000400
 8009950:	40000800 	.word	0x40000800
 8009954:	50000800 	.word	0x50000800
 8009958:	40000c00 	.word	0x40000c00
 800995c:	50000c00 	.word	0x50000c00
 8009960:	40014000 	.word	0x40014000
 8009964:	50014000 	.word	0x50014000

08009968 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b082      	sub	sp, #8
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d101      	bne.n	800997a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009976:	2301      	movs	r3, #1
 8009978:	e042      	b.n	8009a00 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009980:	2b00      	cmp	r3, #0
 8009982:	d106      	bne.n	8009992 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2200      	movs	r2, #0
 8009988:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f7f8 fae7 	bl	8001f60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2224      	movs	r2, #36	@ 0x24
 8009996:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	681a      	ldr	r2, [r3, #0]
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f022 0201 	bic.w	r2, r2, #1
 80099a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d002      	beq.n	80099b8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 fa4e 	bl	8009e54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f000 f8b3 	bl	8009b24 <UART_SetConfig>
 80099be:	4603      	mov	r3, r0
 80099c0:	2b01      	cmp	r3, #1
 80099c2:	d101      	bne.n	80099c8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80099c4:	2301      	movs	r3, #1
 80099c6:	e01b      	b.n	8009a00 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	685a      	ldr	r2, [r3, #4]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80099d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	689a      	ldr	r2, [r3, #8]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80099e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f042 0201 	orr.w	r2, r2, #1
 80099f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f000 facd 	bl	8009f98 <UART_CheckIdleState>
 80099fe:	4603      	mov	r3, r0
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3708      	adds	r7, #8
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b08a      	sub	sp, #40	@ 0x28
 8009a0c:	af02      	add	r7, sp, #8
 8009a0e:	60f8      	str	r0, [r7, #12]
 8009a10:	60b9      	str	r1, [r7, #8]
 8009a12:	603b      	str	r3, [r7, #0]
 8009a14:	4613      	mov	r3, r2
 8009a16:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a1e:	2b20      	cmp	r3, #32
 8009a20:	d17b      	bne.n	8009b1a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d002      	beq.n	8009a2e <HAL_UART_Transmit+0x26>
 8009a28:	88fb      	ldrh	r3, [r7, #6]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d101      	bne.n	8009a32 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e074      	b.n	8009b1c <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	2200      	movs	r2, #0
 8009a36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2221      	movs	r2, #33	@ 0x21
 8009a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a42:	f7f9 faf3 	bl	800302c <HAL_GetTick>
 8009a46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	88fa      	ldrh	r2, [r7, #6]
 8009a4c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	88fa      	ldrh	r2, [r7, #6]
 8009a54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a60:	d108      	bne.n	8009a74 <HAL_UART_Transmit+0x6c>
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	691b      	ldr	r3, [r3, #16]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d104      	bne.n	8009a74 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	61bb      	str	r3, [r7, #24]
 8009a72:	e003      	b.n	8009a7c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009a7c:	e030      	b.n	8009ae0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	9300      	str	r3, [sp, #0]
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	2200      	movs	r2, #0
 8009a86:	2180      	movs	r1, #128	@ 0x80
 8009a88:	68f8      	ldr	r0, [r7, #12]
 8009a8a:	f000 fb2f 	bl	800a0ec <UART_WaitOnFlagUntilTimeout>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d005      	beq.n	8009aa0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2220      	movs	r2, #32
 8009a98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009a9c:	2303      	movs	r3, #3
 8009a9e:	e03d      	b.n	8009b1c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009aa0:	69fb      	ldr	r3, [r7, #28]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d10b      	bne.n	8009abe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009aa6:	69bb      	ldr	r3, [r7, #24]
 8009aa8:	881b      	ldrh	r3, [r3, #0]
 8009aaa:	461a      	mov	r2, r3
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ab4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009ab6:	69bb      	ldr	r3, [r7, #24]
 8009ab8:	3302      	adds	r3, #2
 8009aba:	61bb      	str	r3, [r7, #24]
 8009abc:	e007      	b.n	8009ace <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009abe:	69fb      	ldr	r3, [r7, #28]
 8009ac0:	781a      	ldrb	r2, [r3, #0]
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009ac8:	69fb      	ldr	r3, [r7, #28]
 8009aca:	3301      	adds	r3, #1
 8009acc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	3b01      	subs	r3, #1
 8009ad8:	b29a      	uxth	r2, r3
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009ae6:	b29b      	uxth	r3, r3
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d1c8      	bne.n	8009a7e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	9300      	str	r3, [sp, #0]
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	2200      	movs	r2, #0
 8009af4:	2140      	movs	r1, #64	@ 0x40
 8009af6:	68f8      	ldr	r0, [r7, #12]
 8009af8:	f000 faf8 	bl	800a0ec <UART_WaitOnFlagUntilTimeout>
 8009afc:	4603      	mov	r3, r0
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d005      	beq.n	8009b0e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2220      	movs	r2, #32
 8009b06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009b0a:	2303      	movs	r3, #3
 8009b0c:	e006      	b.n	8009b1c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2220      	movs	r2, #32
 8009b12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009b16:	2300      	movs	r3, #0
 8009b18:	e000      	b.n	8009b1c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009b1a:	2302      	movs	r3, #2
  }
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3720      	adds	r7, #32
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b28:	b094      	sub	sp, #80	@ 0x50
 8009b2a:	af00      	add	r7, sp, #0
 8009b2c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	4b9b      	ldr	r3, [pc, #620]	@ (8009da8 <UART_SetConfig+0x284>)
 8009b3a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b3e:	689a      	ldr	r2, [r3, #8]
 8009b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b42:	691b      	ldr	r3, [r3, #16]
 8009b44:	431a      	orrs	r2, r3
 8009b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b48:	695b      	ldr	r3, [r3, #20]
 8009b4a:	431a      	orrs	r2, r3
 8009b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b4e:	69db      	ldr	r3, [r3, #28]
 8009b50:	4313      	orrs	r3, r2
 8009b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4994      	ldr	r1, [pc, #592]	@ (8009dac <UART_SetConfig+0x288>)
 8009b5c:	4019      	ands	r1, r3
 8009b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b64:	430b      	orrs	r3, r1
 8009b66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	685b      	ldr	r3, [r3, #4]
 8009b6e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b74:	68d9      	ldr	r1, [r3, #12]
 8009b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b78:	681a      	ldr	r2, [r3, #0]
 8009b7a:	ea40 0301 	orr.w	r3, r0, r1
 8009b7e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b82:	699b      	ldr	r3, [r3, #24]
 8009b84:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	4b87      	ldr	r3, [pc, #540]	@ (8009da8 <UART_SetConfig+0x284>)
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	d009      	beq.n	8009ba4 <UART_SetConfig+0x80>
 8009b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	4b86      	ldr	r3, [pc, #536]	@ (8009db0 <UART_SetConfig+0x28c>)
 8009b96:	429a      	cmp	r2, r3
 8009b98:	d004      	beq.n	8009ba4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b9c:	6a1a      	ldr	r2, [r3, #32]
 8009b9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	689b      	ldr	r3, [r3, #8]
 8009baa:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8009bae:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bb8:	430b      	orrs	r3, r1
 8009bba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc2:	f023 000f 	bic.w	r0, r3, #15
 8009bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8009bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bcc:	681a      	ldr	r2, [r3, #0]
 8009bce:	ea40 0301 	orr.w	r3, r0, r1
 8009bd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	4b76      	ldr	r3, [pc, #472]	@ (8009db4 <UART_SetConfig+0x290>)
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	d102      	bne.n	8009be4 <UART_SetConfig+0xc0>
 8009bde:	2301      	movs	r3, #1
 8009be0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009be2:	e021      	b.n	8009c28 <UART_SetConfig+0x104>
 8009be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	4b73      	ldr	r3, [pc, #460]	@ (8009db8 <UART_SetConfig+0x294>)
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d102      	bne.n	8009bf4 <UART_SetConfig+0xd0>
 8009bee:	2304      	movs	r3, #4
 8009bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bf2:	e019      	b.n	8009c28 <UART_SetConfig+0x104>
 8009bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	4b70      	ldr	r3, [pc, #448]	@ (8009dbc <UART_SetConfig+0x298>)
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d102      	bne.n	8009c04 <UART_SetConfig+0xe0>
 8009bfe:	2308      	movs	r3, #8
 8009c00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c02:	e011      	b.n	8009c28 <UART_SetConfig+0x104>
 8009c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	4b6d      	ldr	r3, [pc, #436]	@ (8009dc0 <UART_SetConfig+0x29c>)
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d102      	bne.n	8009c14 <UART_SetConfig+0xf0>
 8009c0e:	2310      	movs	r3, #16
 8009c10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c12:	e009      	b.n	8009c28 <UART_SetConfig+0x104>
 8009c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c16:	681a      	ldr	r2, [r3, #0]
 8009c18:	4b63      	ldr	r3, [pc, #396]	@ (8009da8 <UART_SetConfig+0x284>)
 8009c1a:	429a      	cmp	r2, r3
 8009c1c:	d102      	bne.n	8009c24 <UART_SetConfig+0x100>
 8009c1e:	2320      	movs	r3, #32
 8009c20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c22:	e001      	b.n	8009c28 <UART_SetConfig+0x104>
 8009c24:	2300      	movs	r3, #0
 8009c26:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	4b5e      	ldr	r3, [pc, #376]	@ (8009da8 <UART_SetConfig+0x284>)
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d004      	beq.n	8009c3c <UART_SetConfig+0x118>
 8009c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	4b5e      	ldr	r3, [pc, #376]	@ (8009db0 <UART_SetConfig+0x28c>)
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d172      	bne.n	8009d22 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009c3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c3e:	2200      	movs	r2, #0
 8009c40:	623b      	str	r3, [r7, #32]
 8009c42:	627a      	str	r2, [r7, #36]	@ 0x24
 8009c44:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009c48:	f7fc fa04 	bl	8006054 <HAL_RCCEx_GetPeriphCLKFreq>
 8009c4c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8009c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	f000 80e7 	beq.w	8009e24 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c5a:	4a5a      	ldr	r2, [pc, #360]	@ (8009dc4 <UART_SetConfig+0x2a0>)
 8009c5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c60:	461a      	mov	r2, r3
 8009c62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c64:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c68:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c6c:	685a      	ldr	r2, [r3, #4]
 8009c6e:	4613      	mov	r3, r2
 8009c70:	005b      	lsls	r3, r3, #1
 8009c72:	4413      	add	r3, r2
 8009c74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d305      	bcc.n	8009c86 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c7c:	685b      	ldr	r3, [r3, #4]
 8009c7e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d903      	bls.n	8009c8e <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 8009c86:	2301      	movs	r3, #1
 8009c88:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009c8c:	e048      	b.n	8009d20 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c90:	2200      	movs	r2, #0
 8009c92:	61bb      	str	r3, [r7, #24]
 8009c94:	61fa      	str	r2, [r7, #28]
 8009c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c9a:	4a4a      	ldr	r2, [pc, #296]	@ (8009dc4 <UART_SetConfig+0x2a0>)
 8009c9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	613b      	str	r3, [r7, #16]
 8009ca6:	617a      	str	r2, [r7, #20]
 8009ca8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009cac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009cb0:	f7f6 ffee 	bl	8000c90 <__aeabi_uldivmod>
 8009cb4:	4602      	mov	r2, r0
 8009cb6:	460b      	mov	r3, r1
 8009cb8:	4610      	mov	r0, r2
 8009cba:	4619      	mov	r1, r3
 8009cbc:	f04f 0200 	mov.w	r2, #0
 8009cc0:	f04f 0300 	mov.w	r3, #0
 8009cc4:	020b      	lsls	r3, r1, #8
 8009cc6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009cca:	0202      	lsls	r2, r0, #8
 8009ccc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009cce:	6849      	ldr	r1, [r1, #4]
 8009cd0:	0849      	lsrs	r1, r1, #1
 8009cd2:	2000      	movs	r0, #0
 8009cd4:	460c      	mov	r4, r1
 8009cd6:	4605      	mov	r5, r0
 8009cd8:	eb12 0804 	adds.w	r8, r2, r4
 8009cdc:	eb43 0905 	adc.w	r9, r3, r5
 8009ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	60bb      	str	r3, [r7, #8]
 8009ce8:	60fa      	str	r2, [r7, #12]
 8009cea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009cee:	4640      	mov	r0, r8
 8009cf0:	4649      	mov	r1, r9
 8009cf2:	f7f6 ffcd 	bl	8000c90 <__aeabi_uldivmod>
 8009cf6:	4602      	mov	r2, r0
 8009cf8:	460b      	mov	r3, r1
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d04:	d308      	bcc.n	8009d18 <UART_SetConfig+0x1f4>
 8009d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d0c:	d204      	bcs.n	8009d18 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 8009d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009d14:	60da      	str	r2, [r3, #12]
 8009d16:	e003      	b.n	8009d20 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 8009d18:	2301      	movs	r3, #1
 8009d1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8009d1e:	e081      	b.n	8009e24 <UART_SetConfig+0x300>
 8009d20:	e080      	b.n	8009e24 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d24:	69db      	ldr	r3, [r3, #28]
 8009d26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d2a:	d14d      	bne.n	8009dc8 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009d2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d2e:	2200      	movs	r2, #0
 8009d30:	603b      	str	r3, [r7, #0]
 8009d32:	607a      	str	r2, [r7, #4]
 8009d34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d38:	f7fc f98c 	bl	8006054 <HAL_RCCEx_GetPeriphCLKFreq>
 8009d3c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d06f      	beq.n	8009e24 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d48:	4a1e      	ldr	r2, [pc, #120]	@ (8009dc4 <UART_SetConfig+0x2a0>)
 8009d4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d4e:	461a      	mov	r2, r3
 8009d50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d52:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d56:	005a      	lsls	r2, r3, #1
 8009d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	085b      	lsrs	r3, r3, #1
 8009d5e:	441a      	add	r2, r3
 8009d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d62:	685b      	ldr	r3, [r3, #4]
 8009d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d6c:	2b0f      	cmp	r3, #15
 8009d6e:	d916      	bls.n	8009d9e <UART_SetConfig+0x27a>
 8009d70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d76:	d212      	bcs.n	8009d9e <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d7a:	b29b      	uxth	r3, r3
 8009d7c:	f023 030f 	bic.w	r3, r3, #15
 8009d80:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d84:	085b      	lsrs	r3, r3, #1
 8009d86:	b29b      	uxth	r3, r3
 8009d88:	f003 0307 	and.w	r3, r3, #7
 8009d8c:	b29a      	uxth	r2, r3
 8009d8e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009d90:	4313      	orrs	r3, r2
 8009d92:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8009d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009d9a:	60da      	str	r2, [r3, #12]
 8009d9c:	e042      	b.n	8009e24 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009da4:	e03e      	b.n	8009e24 <UART_SetConfig+0x300>
 8009da6:	bf00      	nop
 8009da8:	46002400 	.word	0x46002400
 8009dac:	cfff69f3 	.word	0xcfff69f3
 8009db0:	56002400 	.word	0x56002400
 8009db4:	40013800 	.word	0x40013800
 8009db8:	40004800 	.word	0x40004800
 8009dbc:	40004c00 	.word	0x40004c00
 8009dc0:	40005000 	.word	0x40005000
 8009dc4:	0800ed78 	.word	0x0800ed78
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009dc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009dca:	2200      	movs	r2, #0
 8009dcc:	469a      	mov	sl, r3
 8009dce:	4693      	mov	fp, r2
 8009dd0:	4650      	mov	r0, sl
 8009dd2:	4659      	mov	r1, fp
 8009dd4:	f7fc f93e 	bl	8006054 <HAL_RCCEx_GetPeriphCLKFreq>
 8009dd8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009dda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d021      	beq.n	8009e24 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de4:	4a1a      	ldr	r2, [pc, #104]	@ (8009e50 <UART_SetConfig+0x32c>)
 8009de6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dea:	461a      	mov	r2, r3
 8009dec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dee:	fbb3 f2f2 	udiv	r2, r3, r2
 8009df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009df4:	685b      	ldr	r3, [r3, #4]
 8009df6:	085b      	lsrs	r3, r3, #1
 8009df8:	441a      	add	r2, r3
 8009dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e06:	2b0f      	cmp	r3, #15
 8009e08:	d909      	bls.n	8009e1e <UART_SetConfig+0x2fa>
 8009e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e10:	d205      	bcs.n	8009e1e <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e14:	b29a      	uxth	r2, r3
 8009e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	60da      	str	r2, [r3, #12]
 8009e1c:	e002      	b.n	8009e24 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e26:	2201      	movs	r2, #1
 8009e28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e2e:	2201      	movs	r2, #1
 8009e30:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e36:	2200      	movs	r2, #0
 8009e38:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009e40:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3750      	adds	r7, #80	@ 0x50
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e4e:	bf00      	nop
 8009e50:	0800ed78 	.word	0x0800ed78

08009e54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e60:	f003 0308 	and.w	r3, r3, #8
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d00a      	beq.n	8009e7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	430a      	orrs	r2, r1
 8009e7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e82:	f003 0301 	and.w	r3, r3, #1
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d00a      	beq.n	8009ea0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	430a      	orrs	r2, r1
 8009e9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ea4:	f003 0302 	and.w	r3, r3, #2
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d00a      	beq.n	8009ec2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	430a      	orrs	r2, r1
 8009ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ec6:	f003 0304 	and.w	r3, r3, #4
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d00a      	beq.n	8009ee4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	430a      	orrs	r2, r1
 8009ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ee8:	f003 0310 	and.w	r3, r3, #16
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d00a      	beq.n	8009f06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	689b      	ldr	r3, [r3, #8]
 8009ef6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	430a      	orrs	r2, r1
 8009f04:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f0a:	f003 0320 	and.w	r3, r3, #32
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00a      	beq.n	8009f28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	430a      	orrs	r2, r1
 8009f26:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d01a      	beq.n	8009f6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	430a      	orrs	r2, r1
 8009f48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f52:	d10a      	bne.n	8009f6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	430a      	orrs	r2, r1
 8009f68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d00a      	beq.n	8009f8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	430a      	orrs	r2, r1
 8009f8a:	605a      	str	r2, [r3, #4]
  }
}
 8009f8c:	bf00      	nop
 8009f8e:	370c      	adds	r7, #12
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b098      	sub	sp, #96	@ 0x60
 8009f9c:	af02      	add	r7, sp, #8
 8009f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009fa8:	f7f9 f840 	bl	800302c <HAL_GetTick>
 8009fac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f003 0308 	and.w	r3, r3, #8
 8009fb8:	2b08      	cmp	r3, #8
 8009fba:	d12f      	bne.n	800a01c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f88e 	bl	800a0ec <UART_WaitOnFlagUntilTimeout>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d022      	beq.n	800a01c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fde:	e853 3f00 	ldrex	r3, [r3]
 8009fe2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009fe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fe6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009fea:	653b      	str	r3, [r7, #80]	@ 0x50
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	461a      	mov	r2, r3
 8009ff2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ff6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ffa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ffc:	e841 2300 	strex	r3, r2, [r1]
 800a000:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a002:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a004:	2b00      	cmp	r3, #0
 800a006:	d1e6      	bne.n	8009fd6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2220      	movs	r2, #32
 800a00c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a018:	2303      	movs	r3, #3
 800a01a:	e063      	b.n	800a0e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f003 0304 	and.w	r3, r3, #4
 800a026:	2b04      	cmp	r3, #4
 800a028:	d149      	bne.n	800a0be <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a02a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a032:	2200      	movs	r2, #0
 800a034:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f000 f857 	bl	800a0ec <UART_WaitOnFlagUntilTimeout>
 800a03e:	4603      	mov	r3, r0
 800a040:	2b00      	cmp	r3, #0
 800a042:	d03c      	beq.n	800a0be <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a04a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04c:	e853 3f00 	ldrex	r3, [r3]
 800a050:	623b      	str	r3, [r7, #32]
   return(result);
 800a052:	6a3b      	ldr	r3, [r7, #32]
 800a054:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a058:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	461a      	mov	r2, r3
 800a060:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a062:	633b      	str	r3, [r7, #48]	@ 0x30
 800a064:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a066:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a06a:	e841 2300 	strex	r3, r2, [r1]
 800a06e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a072:	2b00      	cmp	r3, #0
 800a074:	d1e6      	bne.n	800a044 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	3308      	adds	r3, #8
 800a07c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	e853 3f00 	ldrex	r3, [r3]
 800a084:	60fb      	str	r3, [r7, #12]
   return(result);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f023 0301 	bic.w	r3, r3, #1
 800a08c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	3308      	adds	r3, #8
 800a094:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a096:	61fa      	str	r2, [r7, #28]
 800a098:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09a:	69b9      	ldr	r1, [r7, #24]
 800a09c:	69fa      	ldr	r2, [r7, #28]
 800a09e:	e841 2300 	strex	r3, r2, [r1]
 800a0a2:	617b      	str	r3, [r7, #20]
   return(result);
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d1e5      	bne.n	800a076 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2220      	movs	r2, #32
 800a0ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a0ba:	2303      	movs	r3, #3
 800a0bc:	e012      	b.n	800a0e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2220      	movs	r2, #32
 800a0c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2220      	movs	r2, #32
 800a0ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0e2:	2300      	movs	r3, #0
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3758      	adds	r7, #88	@ 0x58
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	bd80      	pop	{r7, pc}

0800a0ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b084      	sub	sp, #16
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	60f8      	str	r0, [r7, #12]
 800a0f4:	60b9      	str	r1, [r7, #8]
 800a0f6:	603b      	str	r3, [r7, #0]
 800a0f8:	4613      	mov	r3, r2
 800a0fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0fc:	e04f      	b.n	800a19e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0fe:	69bb      	ldr	r3, [r7, #24]
 800a100:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a104:	d04b      	beq.n	800a19e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a106:	f7f8 ff91 	bl	800302c <HAL_GetTick>
 800a10a:	4602      	mov	r2, r0
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	1ad3      	subs	r3, r2, r3
 800a110:	69ba      	ldr	r2, [r7, #24]
 800a112:	429a      	cmp	r2, r3
 800a114:	d302      	bcc.n	800a11c <UART_WaitOnFlagUntilTimeout+0x30>
 800a116:	69bb      	ldr	r3, [r7, #24]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d101      	bne.n	800a120 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a11c:	2303      	movs	r3, #3
 800a11e:	e04e      	b.n	800a1be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f003 0304 	and.w	r3, r3, #4
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d037      	beq.n	800a19e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	2b80      	cmp	r3, #128	@ 0x80
 800a132:	d034      	beq.n	800a19e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	2b40      	cmp	r3, #64	@ 0x40
 800a138:	d031      	beq.n	800a19e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	69db      	ldr	r3, [r3, #28]
 800a140:	f003 0308 	and.w	r3, r3, #8
 800a144:	2b08      	cmp	r3, #8
 800a146:	d110      	bne.n	800a16a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	2208      	movs	r2, #8
 800a14e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a150:	68f8      	ldr	r0, [r7, #12]
 800a152:	f000 f838 	bl	800a1c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2208      	movs	r2, #8
 800a15a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2200      	movs	r2, #0
 800a162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a166:	2301      	movs	r3, #1
 800a168:	e029      	b.n	800a1be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	69db      	ldr	r3, [r3, #28]
 800a170:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a174:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a178:	d111      	bne.n	800a19e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a182:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a184:	68f8      	ldr	r0, [r7, #12]
 800a186:	f000 f81e 	bl	800a1c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2220      	movs	r2, #32
 800a18e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2200      	movs	r2, #0
 800a196:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a19a:	2303      	movs	r3, #3
 800a19c:	e00f      	b.n	800a1be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	69da      	ldr	r2, [r3, #28]
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	4013      	ands	r3, r2
 800a1a8:	68ba      	ldr	r2, [r7, #8]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	bf0c      	ite	eq
 800a1ae:	2301      	moveq	r3, #1
 800a1b0:	2300      	movne	r3, #0
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	79fb      	ldrb	r3, [r7, #7]
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d0a0      	beq.n	800a0fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a1bc:	2300      	movs	r3, #0
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	3710      	adds	r7, #16
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}

0800a1c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a1c6:	b480      	push	{r7}
 800a1c8:	b095      	sub	sp, #84	@ 0x54
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1d6:	e853 3f00 	ldrex	r3, [r3]
 800a1da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	461a      	mov	r2, r3
 800a1ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1ec:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1f4:	e841 2300 	strex	r3, r2, [r1]
 800a1f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d1e6      	bne.n	800a1ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	3308      	adds	r3, #8
 800a206:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a208:	6a3b      	ldr	r3, [r7, #32]
 800a20a:	e853 3f00 	ldrex	r3, [r3]
 800a20e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a210:	69fb      	ldr	r3, [r7, #28]
 800a212:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a216:	f023 0301 	bic.w	r3, r3, #1
 800a21a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	3308      	adds	r3, #8
 800a222:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a224:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a226:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a228:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a22a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a22c:	e841 2300 	strex	r3, r2, [r1]
 800a230:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a234:	2b00      	cmp	r3, #0
 800a236:	d1e3      	bne.n	800a200 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	d118      	bne.n	800a272 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	e853 3f00 	ldrex	r3, [r3]
 800a24c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	f023 0310 	bic.w	r3, r3, #16
 800a254:	647b      	str	r3, [r7, #68]	@ 0x44
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	461a      	mov	r2, r3
 800a25c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a25e:	61bb      	str	r3, [r7, #24]
 800a260:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a262:	6979      	ldr	r1, [r7, #20]
 800a264:	69ba      	ldr	r2, [r7, #24]
 800a266:	e841 2300 	strex	r3, r2, [r1]
 800a26a:	613b      	str	r3, [r7, #16]
   return(result);
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d1e6      	bne.n	800a240 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2220      	movs	r2, #32
 800a276:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2200      	movs	r2, #0
 800a27e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2200      	movs	r2, #0
 800a284:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a286:	bf00      	nop
 800a288:	3754      	adds	r7, #84	@ 0x54
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr

0800a292 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a292:	b480      	push	{r7}
 800a294:	b085      	sub	sp, #20
 800a296:	af00      	add	r7, sp, #0
 800a298:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	d101      	bne.n	800a2a8 <HAL_UARTEx_DisableFifoMode+0x16>
 800a2a4:	2302      	movs	r3, #2
 800a2a6:	e027      	b.n	800a2f8 <HAL_UARTEx_DisableFifoMode+0x66>
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2224      	movs	r2, #36	@ 0x24
 800a2b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	681a      	ldr	r2, [r3, #0]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f022 0201 	bic.w	r2, r2, #1
 800a2ce:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a2d6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2220      	movs	r2, #32
 800a2ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a2f6:	2300      	movs	r3, #0
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3714      	adds	r7, #20
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr

0800a304 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b084      	sub	sp, #16
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a314:	2b01      	cmp	r3, #1
 800a316:	d101      	bne.n	800a31c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a318:	2302      	movs	r3, #2
 800a31a:	e02d      	b.n	800a378 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2224      	movs	r2, #36	@ 0x24
 800a328:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f022 0201 	bic.w	r2, r2, #1
 800a342:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	689b      	ldr	r3, [r3, #8]
 800a34a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	683a      	ldr	r2, [r7, #0]
 800a354:	430a      	orrs	r2, r1
 800a356:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f000 f84f 	bl	800a3fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	68fa      	ldr	r2, [r7, #12]
 800a364:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2220      	movs	r2, #32
 800a36a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a376:	2300      	movs	r3, #0
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3710      	adds	r7, #16
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}

0800a380 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b084      	sub	sp, #16
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
 800a388:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a390:	2b01      	cmp	r3, #1
 800a392:	d101      	bne.n	800a398 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a394:	2302      	movs	r3, #2
 800a396:	e02d      	b.n	800a3f4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2224      	movs	r2, #36	@ 0x24
 800a3a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	681a      	ldr	r2, [r3, #0]
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f022 0201 	bic.w	r2, r2, #1
 800a3be:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	683a      	ldr	r2, [r7, #0]
 800a3d0:	430a      	orrs	r2, r1
 800a3d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 f811 	bl	800a3fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	68fa      	ldr	r2, [r7, #12]
 800a3e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2220      	movs	r2, #32
 800a3e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a3f2:	2300      	movs	r3, #0
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3710      	adds	r7, #16
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b085      	sub	sp, #20
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d108      	bne.n	800a41e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2201      	movs	r2, #1
 800a410:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2201      	movs	r2, #1
 800a418:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a41c:	e031      	b.n	800a482 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a41e:	2308      	movs	r3, #8
 800a420:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a422:	2308      	movs	r3, #8
 800a424:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	689b      	ldr	r3, [r3, #8]
 800a42c:	0e5b      	lsrs	r3, r3, #25
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	f003 0307 	and.w	r3, r3, #7
 800a434:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	689b      	ldr	r3, [r3, #8]
 800a43c:	0f5b      	lsrs	r3, r3, #29
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	f003 0307 	and.w	r3, r3, #7
 800a444:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a446:	7bbb      	ldrb	r3, [r7, #14]
 800a448:	7b3a      	ldrb	r2, [r7, #12]
 800a44a:	4911      	ldr	r1, [pc, #68]	@ (800a490 <UARTEx_SetNbDataToProcess+0x94>)
 800a44c:	5c8a      	ldrb	r2, [r1, r2]
 800a44e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a452:	7b3a      	ldrb	r2, [r7, #12]
 800a454:	490f      	ldr	r1, [pc, #60]	@ (800a494 <UARTEx_SetNbDataToProcess+0x98>)
 800a456:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a458:	fb93 f3f2 	sdiv	r3, r3, r2
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a464:	7bfb      	ldrb	r3, [r7, #15]
 800a466:	7b7a      	ldrb	r2, [r7, #13]
 800a468:	4909      	ldr	r1, [pc, #36]	@ (800a490 <UARTEx_SetNbDataToProcess+0x94>)
 800a46a:	5c8a      	ldrb	r2, [r1, r2]
 800a46c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a470:	7b7a      	ldrb	r2, [r7, #13]
 800a472:	4908      	ldr	r1, [pc, #32]	@ (800a494 <UARTEx_SetNbDataToProcess+0x98>)
 800a474:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a476:	fb93 f3f2 	sdiv	r3, r3, r2
 800a47a:	b29a      	uxth	r2, r3
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a482:	bf00      	nop
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
 800a48e:	bf00      	nop
 800a490:	0800ed90 	.word	0x0800ed90
 800a494:	0800ed98 	.word	0x0800ed98

0800a498 <malloc>:
 800a498:	4b02      	ldr	r3, [pc, #8]	@ (800a4a4 <malloc+0xc>)
 800a49a:	4601      	mov	r1, r0
 800a49c:	6818      	ldr	r0, [r3, #0]
 800a49e:	f000 b825 	b.w	800a4ec <_malloc_r>
 800a4a2:	bf00      	nop
 800a4a4:	20000020 	.word	0x20000020

0800a4a8 <sbrk_aligned>:
 800a4a8:	b570      	push	{r4, r5, r6, lr}
 800a4aa:	4e0f      	ldr	r6, [pc, #60]	@ (800a4e8 <sbrk_aligned+0x40>)
 800a4ac:	460c      	mov	r4, r1
 800a4ae:	4605      	mov	r5, r0
 800a4b0:	6831      	ldr	r1, [r6, #0]
 800a4b2:	b911      	cbnz	r1, 800a4ba <sbrk_aligned+0x12>
 800a4b4:	f001 f8d8 	bl	800b668 <_sbrk_r>
 800a4b8:	6030      	str	r0, [r6, #0]
 800a4ba:	4621      	mov	r1, r4
 800a4bc:	4628      	mov	r0, r5
 800a4be:	f001 f8d3 	bl	800b668 <_sbrk_r>
 800a4c2:	1c43      	adds	r3, r0, #1
 800a4c4:	d103      	bne.n	800a4ce <sbrk_aligned+0x26>
 800a4c6:	f04f 34ff 	mov.w	r4, #4294967295
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	bd70      	pop	{r4, r5, r6, pc}
 800a4ce:	1cc4      	adds	r4, r0, #3
 800a4d0:	f024 0403 	bic.w	r4, r4, #3
 800a4d4:	42a0      	cmp	r0, r4
 800a4d6:	d0f8      	beq.n	800a4ca <sbrk_aligned+0x22>
 800a4d8:	1a21      	subs	r1, r4, r0
 800a4da:	4628      	mov	r0, r5
 800a4dc:	f001 f8c4 	bl	800b668 <_sbrk_r>
 800a4e0:	3001      	adds	r0, #1
 800a4e2:	d1f2      	bne.n	800a4ca <sbrk_aligned+0x22>
 800a4e4:	e7ef      	b.n	800a4c6 <sbrk_aligned+0x1e>
 800a4e6:	bf00      	nop
 800a4e8:	20000390 	.word	0x20000390

0800a4ec <_malloc_r>:
 800a4ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4f0:	1ccd      	adds	r5, r1, #3
 800a4f2:	4606      	mov	r6, r0
 800a4f4:	f025 0503 	bic.w	r5, r5, #3
 800a4f8:	3508      	adds	r5, #8
 800a4fa:	2d0c      	cmp	r5, #12
 800a4fc:	bf38      	it	cc
 800a4fe:	250c      	movcc	r5, #12
 800a500:	2d00      	cmp	r5, #0
 800a502:	db01      	blt.n	800a508 <_malloc_r+0x1c>
 800a504:	42a9      	cmp	r1, r5
 800a506:	d904      	bls.n	800a512 <_malloc_r+0x26>
 800a508:	230c      	movs	r3, #12
 800a50a:	6033      	str	r3, [r6, #0]
 800a50c:	2000      	movs	r0, #0
 800a50e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a512:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a5e8 <_malloc_r+0xfc>
 800a516:	f000 f869 	bl	800a5ec <__malloc_lock>
 800a51a:	f8d8 3000 	ldr.w	r3, [r8]
 800a51e:	461c      	mov	r4, r3
 800a520:	bb44      	cbnz	r4, 800a574 <_malloc_r+0x88>
 800a522:	4629      	mov	r1, r5
 800a524:	4630      	mov	r0, r6
 800a526:	f7ff ffbf 	bl	800a4a8 <sbrk_aligned>
 800a52a:	1c43      	adds	r3, r0, #1
 800a52c:	4604      	mov	r4, r0
 800a52e:	d158      	bne.n	800a5e2 <_malloc_r+0xf6>
 800a530:	f8d8 4000 	ldr.w	r4, [r8]
 800a534:	4627      	mov	r7, r4
 800a536:	2f00      	cmp	r7, #0
 800a538:	d143      	bne.n	800a5c2 <_malloc_r+0xd6>
 800a53a:	2c00      	cmp	r4, #0
 800a53c:	d04b      	beq.n	800a5d6 <_malloc_r+0xea>
 800a53e:	6823      	ldr	r3, [r4, #0]
 800a540:	4639      	mov	r1, r7
 800a542:	4630      	mov	r0, r6
 800a544:	eb04 0903 	add.w	r9, r4, r3
 800a548:	f001 f88e 	bl	800b668 <_sbrk_r>
 800a54c:	4581      	cmp	r9, r0
 800a54e:	d142      	bne.n	800a5d6 <_malloc_r+0xea>
 800a550:	6821      	ldr	r1, [r4, #0]
 800a552:	4630      	mov	r0, r6
 800a554:	1a6d      	subs	r5, r5, r1
 800a556:	4629      	mov	r1, r5
 800a558:	f7ff ffa6 	bl	800a4a8 <sbrk_aligned>
 800a55c:	3001      	adds	r0, #1
 800a55e:	d03a      	beq.n	800a5d6 <_malloc_r+0xea>
 800a560:	6823      	ldr	r3, [r4, #0]
 800a562:	442b      	add	r3, r5
 800a564:	6023      	str	r3, [r4, #0]
 800a566:	f8d8 3000 	ldr.w	r3, [r8]
 800a56a:	685a      	ldr	r2, [r3, #4]
 800a56c:	bb62      	cbnz	r2, 800a5c8 <_malloc_r+0xdc>
 800a56e:	f8c8 7000 	str.w	r7, [r8]
 800a572:	e00f      	b.n	800a594 <_malloc_r+0xa8>
 800a574:	6822      	ldr	r2, [r4, #0]
 800a576:	1b52      	subs	r2, r2, r5
 800a578:	d420      	bmi.n	800a5bc <_malloc_r+0xd0>
 800a57a:	2a0b      	cmp	r2, #11
 800a57c:	d917      	bls.n	800a5ae <_malloc_r+0xc2>
 800a57e:	1961      	adds	r1, r4, r5
 800a580:	42a3      	cmp	r3, r4
 800a582:	6025      	str	r5, [r4, #0]
 800a584:	bf18      	it	ne
 800a586:	6059      	strne	r1, [r3, #4]
 800a588:	6863      	ldr	r3, [r4, #4]
 800a58a:	bf08      	it	eq
 800a58c:	f8c8 1000 	streq.w	r1, [r8]
 800a590:	5162      	str	r2, [r4, r5]
 800a592:	604b      	str	r3, [r1, #4]
 800a594:	4630      	mov	r0, r6
 800a596:	f000 f82f 	bl	800a5f8 <__malloc_unlock>
 800a59a:	f104 000b 	add.w	r0, r4, #11
 800a59e:	1d23      	adds	r3, r4, #4
 800a5a0:	f020 0007 	bic.w	r0, r0, #7
 800a5a4:	1ac2      	subs	r2, r0, r3
 800a5a6:	bf1c      	itt	ne
 800a5a8:	1a1b      	subne	r3, r3, r0
 800a5aa:	50a3      	strne	r3, [r4, r2]
 800a5ac:	e7af      	b.n	800a50e <_malloc_r+0x22>
 800a5ae:	6862      	ldr	r2, [r4, #4]
 800a5b0:	42a3      	cmp	r3, r4
 800a5b2:	bf0c      	ite	eq
 800a5b4:	f8c8 2000 	streq.w	r2, [r8]
 800a5b8:	605a      	strne	r2, [r3, #4]
 800a5ba:	e7eb      	b.n	800a594 <_malloc_r+0xa8>
 800a5bc:	4623      	mov	r3, r4
 800a5be:	6864      	ldr	r4, [r4, #4]
 800a5c0:	e7ae      	b.n	800a520 <_malloc_r+0x34>
 800a5c2:	463c      	mov	r4, r7
 800a5c4:	687f      	ldr	r7, [r7, #4]
 800a5c6:	e7b6      	b.n	800a536 <_malloc_r+0x4a>
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	42a3      	cmp	r3, r4
 800a5ce:	d1fb      	bne.n	800a5c8 <_malloc_r+0xdc>
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	6053      	str	r3, [r2, #4]
 800a5d4:	e7de      	b.n	800a594 <_malloc_r+0xa8>
 800a5d6:	230c      	movs	r3, #12
 800a5d8:	4630      	mov	r0, r6
 800a5da:	6033      	str	r3, [r6, #0]
 800a5dc:	f000 f80c 	bl	800a5f8 <__malloc_unlock>
 800a5e0:	e794      	b.n	800a50c <_malloc_r+0x20>
 800a5e2:	6005      	str	r5, [r0, #0]
 800a5e4:	e7d6      	b.n	800a594 <_malloc_r+0xa8>
 800a5e6:	bf00      	nop
 800a5e8:	20000394 	.word	0x20000394

0800a5ec <__malloc_lock>:
 800a5ec:	4801      	ldr	r0, [pc, #4]	@ (800a5f4 <__malloc_lock+0x8>)
 800a5ee:	f001 b888 	b.w	800b702 <__retarget_lock_acquire_recursive>
 800a5f2:	bf00      	nop
 800a5f4:	200004d8 	.word	0x200004d8

0800a5f8 <__malloc_unlock>:
 800a5f8:	4801      	ldr	r0, [pc, #4]	@ (800a600 <__malloc_unlock+0x8>)
 800a5fa:	f001 b883 	b.w	800b704 <__retarget_lock_release_recursive>
 800a5fe:	bf00      	nop
 800a600:	200004d8 	.word	0x200004d8

0800a604 <_realloc_r>:
 800a604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a608:	4607      	mov	r7, r0
 800a60a:	4614      	mov	r4, r2
 800a60c:	460d      	mov	r5, r1
 800a60e:	b921      	cbnz	r1, 800a61a <_realloc_r+0x16>
 800a610:	4611      	mov	r1, r2
 800a612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a616:	f7ff bf69 	b.w	800a4ec <_malloc_r>
 800a61a:	b92a      	cbnz	r2, 800a628 <_realloc_r+0x24>
 800a61c:	4625      	mov	r5, r4
 800a61e:	f001 fef5 	bl	800c40c <_free_r>
 800a622:	4628      	mov	r0, r5
 800a624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a628:	f002 fbf0 	bl	800ce0c <_malloc_usable_size_r>
 800a62c:	4284      	cmp	r4, r0
 800a62e:	4606      	mov	r6, r0
 800a630:	d802      	bhi.n	800a638 <_realloc_r+0x34>
 800a632:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a636:	d8f4      	bhi.n	800a622 <_realloc_r+0x1e>
 800a638:	4621      	mov	r1, r4
 800a63a:	4638      	mov	r0, r7
 800a63c:	f7ff ff56 	bl	800a4ec <_malloc_r>
 800a640:	4680      	mov	r8, r0
 800a642:	b908      	cbnz	r0, 800a648 <_realloc_r+0x44>
 800a644:	4645      	mov	r5, r8
 800a646:	e7ec      	b.n	800a622 <_realloc_r+0x1e>
 800a648:	42b4      	cmp	r4, r6
 800a64a:	4622      	mov	r2, r4
 800a64c:	4629      	mov	r1, r5
 800a64e:	bf28      	it	cs
 800a650:	4632      	movcs	r2, r6
 800a652:	f001 f866 	bl	800b722 <memcpy>
 800a656:	4629      	mov	r1, r5
 800a658:	4638      	mov	r0, r7
 800a65a:	f001 fed7 	bl	800c40c <_free_r>
 800a65e:	e7f1      	b.n	800a644 <_realloc_r+0x40>

0800a660 <__cvt>:
 800a660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a664:	ec57 6b10 	vmov	r6, r7, d0
 800a668:	2f00      	cmp	r7, #0
 800a66a:	460c      	mov	r4, r1
 800a66c:	4619      	mov	r1, r3
 800a66e:	463b      	mov	r3, r7
 800a670:	bfb4      	ite	lt
 800a672:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a676:	2300      	movge	r3, #0
 800a678:	4691      	mov	r9, r2
 800a67a:	bfbf      	itttt	lt
 800a67c:	4632      	movlt	r2, r6
 800a67e:	461f      	movlt	r7, r3
 800a680:	232d      	movlt	r3, #45	@ 0x2d
 800a682:	4616      	movlt	r6, r2
 800a684:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a688:	700b      	strb	r3, [r1, #0]
 800a68a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a68c:	f023 0820 	bic.w	r8, r3, #32
 800a690:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a694:	d005      	beq.n	800a6a2 <__cvt+0x42>
 800a696:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a69a:	d100      	bne.n	800a69e <__cvt+0x3e>
 800a69c:	3401      	adds	r4, #1
 800a69e:	2102      	movs	r1, #2
 800a6a0:	e000      	b.n	800a6a4 <__cvt+0x44>
 800a6a2:	2103      	movs	r1, #3
 800a6a4:	ab03      	add	r3, sp, #12
 800a6a6:	4622      	mov	r2, r4
 800a6a8:	9301      	str	r3, [sp, #4]
 800a6aa:	ab02      	add	r3, sp, #8
 800a6ac:	ec47 6b10 	vmov	d0, r6, r7
 800a6b0:	9300      	str	r3, [sp, #0]
 800a6b2:	4653      	mov	r3, sl
 800a6b4:	f001 f8d8 	bl	800b868 <_dtoa_r>
 800a6b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a6bc:	4605      	mov	r5, r0
 800a6be:	d119      	bne.n	800a6f4 <__cvt+0x94>
 800a6c0:	f019 0f01 	tst.w	r9, #1
 800a6c4:	d00e      	beq.n	800a6e4 <__cvt+0x84>
 800a6c6:	eb00 0904 	add.w	r9, r0, r4
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	4639      	mov	r1, r7
 800a6d2:	f7f6 f9fd 	bl	8000ad0 <__aeabi_dcmpeq>
 800a6d6:	b108      	cbz	r0, 800a6dc <__cvt+0x7c>
 800a6d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800a6dc:	2230      	movs	r2, #48	@ 0x30
 800a6de:	9b03      	ldr	r3, [sp, #12]
 800a6e0:	454b      	cmp	r3, r9
 800a6e2:	d31e      	bcc.n	800a722 <__cvt+0xc2>
 800a6e4:	9b03      	ldr	r3, [sp, #12]
 800a6e6:	4628      	mov	r0, r5
 800a6e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6ea:	1b5b      	subs	r3, r3, r5
 800a6ec:	6013      	str	r3, [r2, #0]
 800a6ee:	b004      	add	sp, #16
 800a6f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a6f8:	eb00 0904 	add.w	r9, r0, r4
 800a6fc:	d1e5      	bne.n	800a6ca <__cvt+0x6a>
 800a6fe:	7803      	ldrb	r3, [r0, #0]
 800a700:	2b30      	cmp	r3, #48	@ 0x30
 800a702:	d10a      	bne.n	800a71a <__cvt+0xba>
 800a704:	2200      	movs	r2, #0
 800a706:	2300      	movs	r3, #0
 800a708:	4630      	mov	r0, r6
 800a70a:	4639      	mov	r1, r7
 800a70c:	f7f6 f9e0 	bl	8000ad0 <__aeabi_dcmpeq>
 800a710:	b918      	cbnz	r0, 800a71a <__cvt+0xba>
 800a712:	f1c4 0401 	rsb	r4, r4, #1
 800a716:	f8ca 4000 	str.w	r4, [sl]
 800a71a:	f8da 3000 	ldr.w	r3, [sl]
 800a71e:	4499      	add	r9, r3
 800a720:	e7d3      	b.n	800a6ca <__cvt+0x6a>
 800a722:	1c59      	adds	r1, r3, #1
 800a724:	9103      	str	r1, [sp, #12]
 800a726:	701a      	strb	r2, [r3, #0]
 800a728:	e7d9      	b.n	800a6de <__cvt+0x7e>

0800a72a <__exponent>:
 800a72a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a72c:	2900      	cmp	r1, #0
 800a72e:	7002      	strb	r2, [r0, #0]
 800a730:	bfba      	itte	lt
 800a732:	4249      	neglt	r1, r1
 800a734:	232d      	movlt	r3, #45	@ 0x2d
 800a736:	232b      	movge	r3, #43	@ 0x2b
 800a738:	2909      	cmp	r1, #9
 800a73a:	7043      	strb	r3, [r0, #1]
 800a73c:	dd28      	ble.n	800a790 <__exponent+0x66>
 800a73e:	f10d 0307 	add.w	r3, sp, #7
 800a742:	270a      	movs	r7, #10
 800a744:	461d      	mov	r5, r3
 800a746:	461a      	mov	r2, r3
 800a748:	3b01      	subs	r3, #1
 800a74a:	fbb1 f6f7 	udiv	r6, r1, r7
 800a74e:	fb07 1416 	mls	r4, r7, r6, r1
 800a752:	3430      	adds	r4, #48	@ 0x30
 800a754:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a758:	460c      	mov	r4, r1
 800a75a:	4631      	mov	r1, r6
 800a75c:	2c63      	cmp	r4, #99	@ 0x63
 800a75e:	dcf2      	bgt.n	800a746 <__exponent+0x1c>
 800a760:	3130      	adds	r1, #48	@ 0x30
 800a762:	1e94      	subs	r4, r2, #2
 800a764:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a768:	1c41      	adds	r1, r0, #1
 800a76a:	4623      	mov	r3, r4
 800a76c:	42ab      	cmp	r3, r5
 800a76e:	d30a      	bcc.n	800a786 <__exponent+0x5c>
 800a770:	f10d 0309 	add.w	r3, sp, #9
 800a774:	1a9b      	subs	r3, r3, r2
 800a776:	42ac      	cmp	r4, r5
 800a778:	bf88      	it	hi
 800a77a:	2300      	movhi	r3, #0
 800a77c:	3302      	adds	r3, #2
 800a77e:	4403      	add	r3, r0
 800a780:	1a18      	subs	r0, r3, r0
 800a782:	b003      	add	sp, #12
 800a784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a786:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a78a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a78e:	e7ed      	b.n	800a76c <__exponent+0x42>
 800a790:	2330      	movs	r3, #48	@ 0x30
 800a792:	3130      	adds	r1, #48	@ 0x30
 800a794:	7083      	strb	r3, [r0, #2]
 800a796:	1d03      	adds	r3, r0, #4
 800a798:	70c1      	strb	r1, [r0, #3]
 800a79a:	e7f1      	b.n	800a780 <__exponent+0x56>

0800a79c <_printf_float>:
 800a79c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a0:	b08d      	sub	sp, #52	@ 0x34
 800a7a2:	460c      	mov	r4, r1
 800a7a4:	4616      	mov	r6, r2
 800a7a6:	461f      	mov	r7, r3
 800a7a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a7ac:	4605      	mov	r5, r0
 800a7ae:	f000 ff23 	bl	800b5f8 <_localeconv_r>
 800a7b2:	6803      	ldr	r3, [r0, #0]
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	9304      	str	r3, [sp, #16]
 800a7b8:	f7f5 fd5e 	bl	8000278 <strlen>
 800a7bc:	2300      	movs	r3, #0
 800a7be:	9005      	str	r0, [sp, #20]
 800a7c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7c2:	f8d8 3000 	ldr.w	r3, [r8]
 800a7c6:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a7ca:	3307      	adds	r3, #7
 800a7cc:	f8d4 b000 	ldr.w	fp, [r4]
 800a7d0:	f023 0307 	bic.w	r3, r3, #7
 800a7d4:	f103 0208 	add.w	r2, r3, #8
 800a7d8:	f8c8 2000 	str.w	r2, [r8]
 800a7dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a7e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a7e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a7e8:	f8cd 8018 	str.w	r8, [sp, #24]
 800a7ec:	9307      	str	r3, [sp, #28]
 800a7ee:	4b9d      	ldr	r3, [pc, #628]	@ (800aa64 <_printf_float+0x2c8>)
 800a7f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a7f4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a7f8:	f7f6 f99c 	bl	8000b34 <__aeabi_dcmpun>
 800a7fc:	bb70      	cbnz	r0, 800a85c <_printf_float+0xc0>
 800a7fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a802:	4b98      	ldr	r3, [pc, #608]	@ (800aa64 <_printf_float+0x2c8>)
 800a804:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a808:	f7f6 f976 	bl	8000af8 <__aeabi_dcmple>
 800a80c:	bb30      	cbnz	r0, 800a85c <_printf_float+0xc0>
 800a80e:	2200      	movs	r2, #0
 800a810:	2300      	movs	r3, #0
 800a812:	4640      	mov	r0, r8
 800a814:	4649      	mov	r1, r9
 800a816:	f7f6 f965 	bl	8000ae4 <__aeabi_dcmplt>
 800a81a:	b110      	cbz	r0, 800a822 <_printf_float+0x86>
 800a81c:	232d      	movs	r3, #45	@ 0x2d
 800a81e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a822:	4a91      	ldr	r2, [pc, #580]	@ (800aa68 <_printf_float+0x2cc>)
 800a824:	4b91      	ldr	r3, [pc, #580]	@ (800aa6c <_printf_float+0x2d0>)
 800a826:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a82a:	bf8c      	ite	hi
 800a82c:	4690      	movhi	r8, r2
 800a82e:	4698      	movls	r8, r3
 800a830:	2303      	movs	r3, #3
 800a832:	f04f 0900 	mov.w	r9, #0
 800a836:	6123      	str	r3, [r4, #16]
 800a838:	f02b 0304 	bic.w	r3, fp, #4
 800a83c:	6023      	str	r3, [r4, #0]
 800a83e:	4633      	mov	r3, r6
 800a840:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a842:	4621      	mov	r1, r4
 800a844:	4628      	mov	r0, r5
 800a846:	9700      	str	r7, [sp, #0]
 800a848:	f000 f9d2 	bl	800abf0 <_printf_common>
 800a84c:	3001      	adds	r0, #1
 800a84e:	f040 808d 	bne.w	800a96c <_printf_float+0x1d0>
 800a852:	f04f 30ff 	mov.w	r0, #4294967295
 800a856:	b00d      	add	sp, #52	@ 0x34
 800a858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85c:	4642      	mov	r2, r8
 800a85e:	464b      	mov	r3, r9
 800a860:	4640      	mov	r0, r8
 800a862:	4649      	mov	r1, r9
 800a864:	f7f6 f966 	bl	8000b34 <__aeabi_dcmpun>
 800a868:	b140      	cbz	r0, 800a87c <_printf_float+0xe0>
 800a86a:	464b      	mov	r3, r9
 800a86c:	4a80      	ldr	r2, [pc, #512]	@ (800aa70 <_printf_float+0x2d4>)
 800a86e:	2b00      	cmp	r3, #0
 800a870:	bfbc      	itt	lt
 800a872:	232d      	movlt	r3, #45	@ 0x2d
 800a874:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a878:	4b7e      	ldr	r3, [pc, #504]	@ (800aa74 <_printf_float+0x2d8>)
 800a87a:	e7d4      	b.n	800a826 <_printf_float+0x8a>
 800a87c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a880:	6863      	ldr	r3, [r4, #4]
 800a882:	9206      	str	r2, [sp, #24]
 800a884:	1c5a      	adds	r2, r3, #1
 800a886:	d13b      	bne.n	800a900 <_printf_float+0x164>
 800a888:	2306      	movs	r3, #6
 800a88a:	6063      	str	r3, [r4, #4]
 800a88c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a890:	2300      	movs	r3, #0
 800a892:	4628      	mov	r0, r5
 800a894:	6022      	str	r2, [r4, #0]
 800a896:	9303      	str	r3, [sp, #12]
 800a898:	ab0a      	add	r3, sp, #40	@ 0x28
 800a89a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a89e:	ab09      	add	r3, sp, #36	@ 0x24
 800a8a0:	ec49 8b10 	vmov	d0, r8, r9
 800a8a4:	9300      	str	r3, [sp, #0]
 800a8a6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a8aa:	6861      	ldr	r1, [r4, #4]
 800a8ac:	f7ff fed8 	bl	800a660 <__cvt>
 800a8b0:	9b06      	ldr	r3, [sp, #24]
 800a8b2:	4680      	mov	r8, r0
 800a8b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8b6:	2b47      	cmp	r3, #71	@ 0x47
 800a8b8:	d129      	bne.n	800a90e <_printf_float+0x172>
 800a8ba:	1cc8      	adds	r0, r1, #3
 800a8bc:	db02      	blt.n	800a8c4 <_printf_float+0x128>
 800a8be:	6863      	ldr	r3, [r4, #4]
 800a8c0:	4299      	cmp	r1, r3
 800a8c2:	dd41      	ble.n	800a948 <_printf_float+0x1ac>
 800a8c4:	f1aa 0a02 	sub.w	sl, sl, #2
 800a8c8:	fa5f fa8a 	uxtb.w	sl, sl
 800a8cc:	3901      	subs	r1, #1
 800a8ce:	4652      	mov	r2, sl
 800a8d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a8d4:	9109      	str	r1, [sp, #36]	@ 0x24
 800a8d6:	f7ff ff28 	bl	800a72a <__exponent>
 800a8da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8dc:	4681      	mov	r9, r0
 800a8de:	1813      	adds	r3, r2, r0
 800a8e0:	2a01      	cmp	r2, #1
 800a8e2:	6123      	str	r3, [r4, #16]
 800a8e4:	dc02      	bgt.n	800a8ec <_printf_float+0x150>
 800a8e6:	6822      	ldr	r2, [r4, #0]
 800a8e8:	07d2      	lsls	r2, r2, #31
 800a8ea:	d501      	bpl.n	800a8f0 <_printf_float+0x154>
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	6123      	str	r3, [r4, #16]
 800a8f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d0a2      	beq.n	800a83e <_printf_float+0xa2>
 800a8f8:	232d      	movs	r3, #45	@ 0x2d
 800a8fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8fe:	e79e      	b.n	800a83e <_printf_float+0xa2>
 800a900:	9a06      	ldr	r2, [sp, #24]
 800a902:	2a47      	cmp	r2, #71	@ 0x47
 800a904:	d1c2      	bne.n	800a88c <_printf_float+0xf0>
 800a906:	2b00      	cmp	r3, #0
 800a908:	d1c0      	bne.n	800a88c <_printf_float+0xf0>
 800a90a:	2301      	movs	r3, #1
 800a90c:	e7bd      	b.n	800a88a <_printf_float+0xee>
 800a90e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a912:	d9db      	bls.n	800a8cc <_printf_float+0x130>
 800a914:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a918:	d118      	bne.n	800a94c <_printf_float+0x1b0>
 800a91a:	2900      	cmp	r1, #0
 800a91c:	6863      	ldr	r3, [r4, #4]
 800a91e:	dd0b      	ble.n	800a938 <_printf_float+0x19c>
 800a920:	6121      	str	r1, [r4, #16]
 800a922:	b913      	cbnz	r3, 800a92a <_printf_float+0x18e>
 800a924:	6822      	ldr	r2, [r4, #0]
 800a926:	07d0      	lsls	r0, r2, #31
 800a928:	d502      	bpl.n	800a930 <_printf_float+0x194>
 800a92a:	3301      	adds	r3, #1
 800a92c:	440b      	add	r3, r1
 800a92e:	6123      	str	r3, [r4, #16]
 800a930:	f04f 0900 	mov.w	r9, #0
 800a934:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a936:	e7db      	b.n	800a8f0 <_printf_float+0x154>
 800a938:	b913      	cbnz	r3, 800a940 <_printf_float+0x1a4>
 800a93a:	6822      	ldr	r2, [r4, #0]
 800a93c:	07d2      	lsls	r2, r2, #31
 800a93e:	d501      	bpl.n	800a944 <_printf_float+0x1a8>
 800a940:	3302      	adds	r3, #2
 800a942:	e7f4      	b.n	800a92e <_printf_float+0x192>
 800a944:	2301      	movs	r3, #1
 800a946:	e7f2      	b.n	800a92e <_printf_float+0x192>
 800a948:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a94c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a94e:	4299      	cmp	r1, r3
 800a950:	db05      	blt.n	800a95e <_printf_float+0x1c2>
 800a952:	6823      	ldr	r3, [r4, #0]
 800a954:	6121      	str	r1, [r4, #16]
 800a956:	07d8      	lsls	r0, r3, #31
 800a958:	d5ea      	bpl.n	800a930 <_printf_float+0x194>
 800a95a:	1c4b      	adds	r3, r1, #1
 800a95c:	e7e7      	b.n	800a92e <_printf_float+0x192>
 800a95e:	2900      	cmp	r1, #0
 800a960:	bfd4      	ite	le
 800a962:	f1c1 0202 	rsble	r2, r1, #2
 800a966:	2201      	movgt	r2, #1
 800a968:	4413      	add	r3, r2
 800a96a:	e7e0      	b.n	800a92e <_printf_float+0x192>
 800a96c:	6823      	ldr	r3, [r4, #0]
 800a96e:	055a      	lsls	r2, r3, #21
 800a970:	d407      	bmi.n	800a982 <_printf_float+0x1e6>
 800a972:	6923      	ldr	r3, [r4, #16]
 800a974:	4642      	mov	r2, r8
 800a976:	4631      	mov	r1, r6
 800a978:	4628      	mov	r0, r5
 800a97a:	47b8      	blx	r7
 800a97c:	3001      	adds	r0, #1
 800a97e:	d12b      	bne.n	800a9d8 <_printf_float+0x23c>
 800a980:	e767      	b.n	800a852 <_printf_float+0xb6>
 800a982:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a986:	f240 80dd 	bls.w	800ab44 <_printf_float+0x3a8>
 800a98a:	2200      	movs	r2, #0
 800a98c:	2300      	movs	r3, #0
 800a98e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a992:	f7f6 f89d 	bl	8000ad0 <__aeabi_dcmpeq>
 800a996:	2800      	cmp	r0, #0
 800a998:	d033      	beq.n	800aa02 <_printf_float+0x266>
 800a99a:	2301      	movs	r3, #1
 800a99c:	4a36      	ldr	r2, [pc, #216]	@ (800aa78 <_printf_float+0x2dc>)
 800a99e:	4631      	mov	r1, r6
 800a9a0:	4628      	mov	r0, r5
 800a9a2:	47b8      	blx	r7
 800a9a4:	3001      	adds	r0, #1
 800a9a6:	f43f af54 	beq.w	800a852 <_printf_float+0xb6>
 800a9aa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a9ae:	4543      	cmp	r3, r8
 800a9b0:	db02      	blt.n	800a9b8 <_printf_float+0x21c>
 800a9b2:	6823      	ldr	r3, [r4, #0]
 800a9b4:	07d8      	lsls	r0, r3, #31
 800a9b6:	d50f      	bpl.n	800a9d8 <_printf_float+0x23c>
 800a9b8:	4631      	mov	r1, r6
 800a9ba:	4628      	mov	r0, r5
 800a9bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9c0:	47b8      	blx	r7
 800a9c2:	3001      	adds	r0, #1
 800a9c4:	f43f af45 	beq.w	800a852 <_printf_float+0xb6>
 800a9c8:	f04f 0900 	mov.w	r9, #0
 800a9cc:	f108 38ff 	add.w	r8, r8, #4294967295
 800a9d0:	f104 0a1a 	add.w	sl, r4, #26
 800a9d4:	45c8      	cmp	r8, r9
 800a9d6:	dc09      	bgt.n	800a9ec <_printf_float+0x250>
 800a9d8:	6823      	ldr	r3, [r4, #0]
 800a9da:	079b      	lsls	r3, r3, #30
 800a9dc:	f100 8103 	bmi.w	800abe6 <_printf_float+0x44a>
 800a9e0:	68e0      	ldr	r0, [r4, #12]
 800a9e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9e4:	4298      	cmp	r0, r3
 800a9e6:	bfb8      	it	lt
 800a9e8:	4618      	movlt	r0, r3
 800a9ea:	e734      	b.n	800a856 <_printf_float+0xba>
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	4652      	mov	r2, sl
 800a9f0:	4631      	mov	r1, r6
 800a9f2:	4628      	mov	r0, r5
 800a9f4:	47b8      	blx	r7
 800a9f6:	3001      	adds	r0, #1
 800a9f8:	f43f af2b 	beq.w	800a852 <_printf_float+0xb6>
 800a9fc:	f109 0901 	add.w	r9, r9, #1
 800aa00:	e7e8      	b.n	800a9d4 <_printf_float+0x238>
 800aa02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	dc39      	bgt.n	800aa7c <_printf_float+0x2e0>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	4a1b      	ldr	r2, [pc, #108]	@ (800aa78 <_printf_float+0x2dc>)
 800aa0c:	4631      	mov	r1, r6
 800aa0e:	4628      	mov	r0, r5
 800aa10:	47b8      	blx	r7
 800aa12:	3001      	adds	r0, #1
 800aa14:	f43f af1d 	beq.w	800a852 <_printf_float+0xb6>
 800aa18:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aa1c:	ea59 0303 	orrs.w	r3, r9, r3
 800aa20:	d102      	bne.n	800aa28 <_printf_float+0x28c>
 800aa22:	6823      	ldr	r3, [r4, #0]
 800aa24:	07d9      	lsls	r1, r3, #31
 800aa26:	d5d7      	bpl.n	800a9d8 <_printf_float+0x23c>
 800aa28:	4631      	mov	r1, r6
 800aa2a:	4628      	mov	r0, r5
 800aa2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa30:	47b8      	blx	r7
 800aa32:	3001      	adds	r0, #1
 800aa34:	f43f af0d 	beq.w	800a852 <_printf_float+0xb6>
 800aa38:	f04f 0a00 	mov.w	sl, #0
 800aa3c:	f104 0b1a 	add.w	fp, r4, #26
 800aa40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa42:	425b      	negs	r3, r3
 800aa44:	4553      	cmp	r3, sl
 800aa46:	dc01      	bgt.n	800aa4c <_printf_float+0x2b0>
 800aa48:	464b      	mov	r3, r9
 800aa4a:	e793      	b.n	800a974 <_printf_float+0x1d8>
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	465a      	mov	r2, fp
 800aa50:	4631      	mov	r1, r6
 800aa52:	4628      	mov	r0, r5
 800aa54:	47b8      	blx	r7
 800aa56:	3001      	adds	r0, #1
 800aa58:	f43f aefb 	beq.w	800a852 <_printf_float+0xb6>
 800aa5c:	f10a 0a01 	add.w	sl, sl, #1
 800aa60:	e7ee      	b.n	800aa40 <_printf_float+0x2a4>
 800aa62:	bf00      	nop
 800aa64:	7fefffff 	.word	0x7fefffff
 800aa68:	0800eda4 	.word	0x0800eda4
 800aa6c:	0800eda0 	.word	0x0800eda0
 800aa70:	0800edac 	.word	0x0800edac
 800aa74:	0800eda8 	.word	0x0800eda8
 800aa78:	0800edb0 	.word	0x0800edb0
 800aa7c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa7e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa82:	4553      	cmp	r3, sl
 800aa84:	bfa8      	it	ge
 800aa86:	4653      	movge	r3, sl
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	4699      	mov	r9, r3
 800aa8c:	dc36      	bgt.n	800aafc <_printf_float+0x360>
 800aa8e:	f04f 0b00 	mov.w	fp, #0
 800aa92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa96:	f104 021a 	add.w	r2, r4, #26
 800aa9a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa9c:	9306      	str	r3, [sp, #24]
 800aa9e:	eba3 0309 	sub.w	r3, r3, r9
 800aaa2:	455b      	cmp	r3, fp
 800aaa4:	dc31      	bgt.n	800ab0a <_printf_float+0x36e>
 800aaa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaa8:	459a      	cmp	sl, r3
 800aaaa:	dc3a      	bgt.n	800ab22 <_printf_float+0x386>
 800aaac:	6823      	ldr	r3, [r4, #0]
 800aaae:	07da      	lsls	r2, r3, #31
 800aab0:	d437      	bmi.n	800ab22 <_printf_float+0x386>
 800aab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aab4:	ebaa 0903 	sub.w	r9, sl, r3
 800aab8:	9b06      	ldr	r3, [sp, #24]
 800aaba:	ebaa 0303 	sub.w	r3, sl, r3
 800aabe:	4599      	cmp	r9, r3
 800aac0:	bfa8      	it	ge
 800aac2:	4699      	movge	r9, r3
 800aac4:	f1b9 0f00 	cmp.w	r9, #0
 800aac8:	dc33      	bgt.n	800ab32 <_printf_float+0x396>
 800aaca:	f04f 0800 	mov.w	r8, #0
 800aace:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aad2:	f104 0b1a 	add.w	fp, r4, #26
 800aad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aad8:	ebaa 0303 	sub.w	r3, sl, r3
 800aadc:	eba3 0309 	sub.w	r3, r3, r9
 800aae0:	4543      	cmp	r3, r8
 800aae2:	f77f af79 	ble.w	800a9d8 <_printf_float+0x23c>
 800aae6:	2301      	movs	r3, #1
 800aae8:	465a      	mov	r2, fp
 800aaea:	4631      	mov	r1, r6
 800aaec:	4628      	mov	r0, r5
 800aaee:	47b8      	blx	r7
 800aaf0:	3001      	adds	r0, #1
 800aaf2:	f43f aeae 	beq.w	800a852 <_printf_float+0xb6>
 800aaf6:	f108 0801 	add.w	r8, r8, #1
 800aafa:	e7ec      	b.n	800aad6 <_printf_float+0x33a>
 800aafc:	4642      	mov	r2, r8
 800aafe:	4631      	mov	r1, r6
 800ab00:	4628      	mov	r0, r5
 800ab02:	47b8      	blx	r7
 800ab04:	3001      	adds	r0, #1
 800ab06:	d1c2      	bne.n	800aa8e <_printf_float+0x2f2>
 800ab08:	e6a3      	b.n	800a852 <_printf_float+0xb6>
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	4631      	mov	r1, r6
 800ab0e:	4628      	mov	r0, r5
 800ab10:	9206      	str	r2, [sp, #24]
 800ab12:	47b8      	blx	r7
 800ab14:	3001      	adds	r0, #1
 800ab16:	f43f ae9c 	beq.w	800a852 <_printf_float+0xb6>
 800ab1a:	f10b 0b01 	add.w	fp, fp, #1
 800ab1e:	9a06      	ldr	r2, [sp, #24]
 800ab20:	e7bb      	b.n	800aa9a <_printf_float+0x2fe>
 800ab22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab26:	4631      	mov	r1, r6
 800ab28:	4628      	mov	r0, r5
 800ab2a:	47b8      	blx	r7
 800ab2c:	3001      	adds	r0, #1
 800ab2e:	d1c0      	bne.n	800aab2 <_printf_float+0x316>
 800ab30:	e68f      	b.n	800a852 <_printf_float+0xb6>
 800ab32:	9a06      	ldr	r2, [sp, #24]
 800ab34:	464b      	mov	r3, r9
 800ab36:	4631      	mov	r1, r6
 800ab38:	4628      	mov	r0, r5
 800ab3a:	4442      	add	r2, r8
 800ab3c:	47b8      	blx	r7
 800ab3e:	3001      	adds	r0, #1
 800ab40:	d1c3      	bne.n	800aaca <_printf_float+0x32e>
 800ab42:	e686      	b.n	800a852 <_printf_float+0xb6>
 800ab44:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab48:	f1ba 0f01 	cmp.w	sl, #1
 800ab4c:	dc01      	bgt.n	800ab52 <_printf_float+0x3b6>
 800ab4e:	07db      	lsls	r3, r3, #31
 800ab50:	d536      	bpl.n	800abc0 <_printf_float+0x424>
 800ab52:	2301      	movs	r3, #1
 800ab54:	4642      	mov	r2, r8
 800ab56:	4631      	mov	r1, r6
 800ab58:	4628      	mov	r0, r5
 800ab5a:	47b8      	blx	r7
 800ab5c:	3001      	adds	r0, #1
 800ab5e:	f43f ae78 	beq.w	800a852 <_printf_float+0xb6>
 800ab62:	4631      	mov	r1, r6
 800ab64:	4628      	mov	r0, r5
 800ab66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab6a:	47b8      	blx	r7
 800ab6c:	3001      	adds	r0, #1
 800ab6e:	f43f ae70 	beq.w	800a852 <_printf_float+0xb6>
 800ab72:	2200      	movs	r2, #0
 800ab74:	2300      	movs	r3, #0
 800ab76:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ab7e:	f7f5 ffa7 	bl	8000ad0 <__aeabi_dcmpeq>
 800ab82:	b9c0      	cbnz	r0, 800abb6 <_printf_float+0x41a>
 800ab84:	4653      	mov	r3, sl
 800ab86:	f108 0201 	add.w	r2, r8, #1
 800ab8a:	4631      	mov	r1, r6
 800ab8c:	4628      	mov	r0, r5
 800ab8e:	47b8      	blx	r7
 800ab90:	3001      	adds	r0, #1
 800ab92:	d10c      	bne.n	800abae <_printf_float+0x412>
 800ab94:	e65d      	b.n	800a852 <_printf_float+0xb6>
 800ab96:	2301      	movs	r3, #1
 800ab98:	465a      	mov	r2, fp
 800ab9a:	4631      	mov	r1, r6
 800ab9c:	4628      	mov	r0, r5
 800ab9e:	47b8      	blx	r7
 800aba0:	3001      	adds	r0, #1
 800aba2:	f43f ae56 	beq.w	800a852 <_printf_float+0xb6>
 800aba6:	f108 0801 	add.w	r8, r8, #1
 800abaa:	45d0      	cmp	r8, sl
 800abac:	dbf3      	blt.n	800ab96 <_printf_float+0x3fa>
 800abae:	464b      	mov	r3, r9
 800abb0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800abb4:	e6df      	b.n	800a976 <_printf_float+0x1da>
 800abb6:	f04f 0800 	mov.w	r8, #0
 800abba:	f104 0b1a 	add.w	fp, r4, #26
 800abbe:	e7f4      	b.n	800abaa <_printf_float+0x40e>
 800abc0:	2301      	movs	r3, #1
 800abc2:	4642      	mov	r2, r8
 800abc4:	e7e1      	b.n	800ab8a <_printf_float+0x3ee>
 800abc6:	2301      	movs	r3, #1
 800abc8:	464a      	mov	r2, r9
 800abca:	4631      	mov	r1, r6
 800abcc:	4628      	mov	r0, r5
 800abce:	47b8      	blx	r7
 800abd0:	3001      	adds	r0, #1
 800abd2:	f43f ae3e 	beq.w	800a852 <_printf_float+0xb6>
 800abd6:	f108 0801 	add.w	r8, r8, #1
 800abda:	68e3      	ldr	r3, [r4, #12]
 800abdc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800abde:	1a5b      	subs	r3, r3, r1
 800abe0:	4543      	cmp	r3, r8
 800abe2:	dcf0      	bgt.n	800abc6 <_printf_float+0x42a>
 800abe4:	e6fc      	b.n	800a9e0 <_printf_float+0x244>
 800abe6:	f04f 0800 	mov.w	r8, #0
 800abea:	f104 0919 	add.w	r9, r4, #25
 800abee:	e7f4      	b.n	800abda <_printf_float+0x43e>

0800abf0 <_printf_common>:
 800abf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abf4:	4616      	mov	r6, r2
 800abf6:	4698      	mov	r8, r3
 800abf8:	688a      	ldr	r2, [r1, #8]
 800abfa:	4607      	mov	r7, r0
 800abfc:	690b      	ldr	r3, [r1, #16]
 800abfe:	460c      	mov	r4, r1
 800ac00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac04:	4293      	cmp	r3, r2
 800ac06:	bfb8      	it	lt
 800ac08:	4613      	movlt	r3, r2
 800ac0a:	6033      	str	r3, [r6, #0]
 800ac0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac10:	b10a      	cbz	r2, 800ac16 <_printf_common+0x26>
 800ac12:	3301      	adds	r3, #1
 800ac14:	6033      	str	r3, [r6, #0]
 800ac16:	6823      	ldr	r3, [r4, #0]
 800ac18:	0699      	lsls	r1, r3, #26
 800ac1a:	bf42      	ittt	mi
 800ac1c:	6833      	ldrmi	r3, [r6, #0]
 800ac1e:	3302      	addmi	r3, #2
 800ac20:	6033      	strmi	r3, [r6, #0]
 800ac22:	6825      	ldr	r5, [r4, #0]
 800ac24:	f015 0506 	ands.w	r5, r5, #6
 800ac28:	d106      	bne.n	800ac38 <_printf_common+0x48>
 800ac2a:	f104 0a19 	add.w	sl, r4, #25
 800ac2e:	68e3      	ldr	r3, [r4, #12]
 800ac30:	6832      	ldr	r2, [r6, #0]
 800ac32:	1a9b      	subs	r3, r3, r2
 800ac34:	42ab      	cmp	r3, r5
 800ac36:	dc2b      	bgt.n	800ac90 <_printf_common+0xa0>
 800ac38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac3c:	6822      	ldr	r2, [r4, #0]
 800ac3e:	3b00      	subs	r3, #0
 800ac40:	bf18      	it	ne
 800ac42:	2301      	movne	r3, #1
 800ac44:	0692      	lsls	r2, r2, #26
 800ac46:	d430      	bmi.n	800acaa <_printf_common+0xba>
 800ac48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac4c:	4641      	mov	r1, r8
 800ac4e:	4638      	mov	r0, r7
 800ac50:	47c8      	blx	r9
 800ac52:	3001      	adds	r0, #1
 800ac54:	d023      	beq.n	800ac9e <_printf_common+0xae>
 800ac56:	6823      	ldr	r3, [r4, #0]
 800ac58:	341a      	adds	r4, #26
 800ac5a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ac5e:	f003 0306 	and.w	r3, r3, #6
 800ac62:	2b04      	cmp	r3, #4
 800ac64:	bf0a      	itet	eq
 800ac66:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ac6a:	2500      	movne	r5, #0
 800ac6c:	6833      	ldreq	r3, [r6, #0]
 800ac6e:	f04f 0600 	mov.w	r6, #0
 800ac72:	bf08      	it	eq
 800ac74:	1aed      	subeq	r5, r5, r3
 800ac76:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ac7a:	bf08      	it	eq
 800ac7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac80:	4293      	cmp	r3, r2
 800ac82:	bfc4      	itt	gt
 800ac84:	1a9b      	subgt	r3, r3, r2
 800ac86:	18ed      	addgt	r5, r5, r3
 800ac88:	42b5      	cmp	r5, r6
 800ac8a:	d11a      	bne.n	800acc2 <_printf_common+0xd2>
 800ac8c:	2000      	movs	r0, #0
 800ac8e:	e008      	b.n	800aca2 <_printf_common+0xb2>
 800ac90:	2301      	movs	r3, #1
 800ac92:	4652      	mov	r2, sl
 800ac94:	4641      	mov	r1, r8
 800ac96:	4638      	mov	r0, r7
 800ac98:	47c8      	blx	r9
 800ac9a:	3001      	adds	r0, #1
 800ac9c:	d103      	bne.n	800aca6 <_printf_common+0xb6>
 800ac9e:	f04f 30ff 	mov.w	r0, #4294967295
 800aca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aca6:	3501      	adds	r5, #1
 800aca8:	e7c1      	b.n	800ac2e <_printf_common+0x3e>
 800acaa:	18e1      	adds	r1, r4, r3
 800acac:	1c5a      	adds	r2, r3, #1
 800acae:	2030      	movs	r0, #48	@ 0x30
 800acb0:	3302      	adds	r3, #2
 800acb2:	4422      	add	r2, r4
 800acb4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800acb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800acbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800acc0:	e7c2      	b.n	800ac48 <_printf_common+0x58>
 800acc2:	2301      	movs	r3, #1
 800acc4:	4622      	mov	r2, r4
 800acc6:	4641      	mov	r1, r8
 800acc8:	4638      	mov	r0, r7
 800acca:	47c8      	blx	r9
 800accc:	3001      	adds	r0, #1
 800acce:	d0e6      	beq.n	800ac9e <_printf_common+0xae>
 800acd0:	3601      	adds	r6, #1
 800acd2:	e7d9      	b.n	800ac88 <_printf_common+0x98>

0800acd4 <_printf_i>:
 800acd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800acd8:	7e0f      	ldrb	r7, [r1, #24]
 800acda:	4691      	mov	r9, r2
 800acdc:	4680      	mov	r8, r0
 800acde:	460c      	mov	r4, r1
 800ace0:	2f78      	cmp	r7, #120	@ 0x78
 800ace2:	469a      	mov	sl, r3
 800ace4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ace6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800acea:	d807      	bhi.n	800acfc <_printf_i+0x28>
 800acec:	2f62      	cmp	r7, #98	@ 0x62
 800acee:	d80a      	bhi.n	800ad06 <_printf_i+0x32>
 800acf0:	2f00      	cmp	r7, #0
 800acf2:	f000 80d1 	beq.w	800ae98 <_printf_i+0x1c4>
 800acf6:	2f58      	cmp	r7, #88	@ 0x58
 800acf8:	f000 80b8 	beq.w	800ae6c <_printf_i+0x198>
 800acfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ad04:	e03a      	b.n	800ad7c <_printf_i+0xa8>
 800ad06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ad0a:	2b15      	cmp	r3, #21
 800ad0c:	d8f6      	bhi.n	800acfc <_printf_i+0x28>
 800ad0e:	a101      	add	r1, pc, #4	@ (adr r1, 800ad14 <_printf_i+0x40>)
 800ad10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad14:	0800ad6d 	.word	0x0800ad6d
 800ad18:	0800ad81 	.word	0x0800ad81
 800ad1c:	0800acfd 	.word	0x0800acfd
 800ad20:	0800acfd 	.word	0x0800acfd
 800ad24:	0800acfd 	.word	0x0800acfd
 800ad28:	0800acfd 	.word	0x0800acfd
 800ad2c:	0800ad81 	.word	0x0800ad81
 800ad30:	0800acfd 	.word	0x0800acfd
 800ad34:	0800acfd 	.word	0x0800acfd
 800ad38:	0800acfd 	.word	0x0800acfd
 800ad3c:	0800acfd 	.word	0x0800acfd
 800ad40:	0800ae7f 	.word	0x0800ae7f
 800ad44:	0800adab 	.word	0x0800adab
 800ad48:	0800ae39 	.word	0x0800ae39
 800ad4c:	0800acfd 	.word	0x0800acfd
 800ad50:	0800acfd 	.word	0x0800acfd
 800ad54:	0800aea1 	.word	0x0800aea1
 800ad58:	0800acfd 	.word	0x0800acfd
 800ad5c:	0800adab 	.word	0x0800adab
 800ad60:	0800acfd 	.word	0x0800acfd
 800ad64:	0800acfd 	.word	0x0800acfd
 800ad68:	0800ae41 	.word	0x0800ae41
 800ad6c:	6833      	ldr	r3, [r6, #0]
 800ad6e:	1d1a      	adds	r2, r3, #4
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	6032      	str	r2, [r6, #0]
 800ad74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	e09c      	b.n	800aeba <_printf_i+0x1e6>
 800ad80:	6833      	ldr	r3, [r6, #0]
 800ad82:	6820      	ldr	r0, [r4, #0]
 800ad84:	1d19      	adds	r1, r3, #4
 800ad86:	6031      	str	r1, [r6, #0]
 800ad88:	0606      	lsls	r6, r0, #24
 800ad8a:	d501      	bpl.n	800ad90 <_printf_i+0xbc>
 800ad8c:	681d      	ldr	r5, [r3, #0]
 800ad8e:	e003      	b.n	800ad98 <_printf_i+0xc4>
 800ad90:	0645      	lsls	r5, r0, #25
 800ad92:	d5fb      	bpl.n	800ad8c <_printf_i+0xb8>
 800ad94:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ad98:	2d00      	cmp	r5, #0
 800ad9a:	da03      	bge.n	800ada4 <_printf_i+0xd0>
 800ad9c:	232d      	movs	r3, #45	@ 0x2d
 800ad9e:	426d      	negs	r5, r5
 800ada0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ada4:	4858      	ldr	r0, [pc, #352]	@ (800af08 <_printf_i+0x234>)
 800ada6:	230a      	movs	r3, #10
 800ada8:	e011      	b.n	800adce <_printf_i+0xfa>
 800adaa:	6821      	ldr	r1, [r4, #0]
 800adac:	6833      	ldr	r3, [r6, #0]
 800adae:	0608      	lsls	r0, r1, #24
 800adb0:	f853 5b04 	ldr.w	r5, [r3], #4
 800adb4:	d402      	bmi.n	800adbc <_printf_i+0xe8>
 800adb6:	0649      	lsls	r1, r1, #25
 800adb8:	bf48      	it	mi
 800adba:	b2ad      	uxthmi	r5, r5
 800adbc:	2f6f      	cmp	r7, #111	@ 0x6f
 800adbe:	6033      	str	r3, [r6, #0]
 800adc0:	4851      	ldr	r0, [pc, #324]	@ (800af08 <_printf_i+0x234>)
 800adc2:	bf14      	ite	ne
 800adc4:	230a      	movne	r3, #10
 800adc6:	2308      	moveq	r3, #8
 800adc8:	2100      	movs	r1, #0
 800adca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800adce:	6866      	ldr	r6, [r4, #4]
 800add0:	2e00      	cmp	r6, #0
 800add2:	60a6      	str	r6, [r4, #8]
 800add4:	db05      	blt.n	800ade2 <_printf_i+0x10e>
 800add6:	6821      	ldr	r1, [r4, #0]
 800add8:	432e      	orrs	r6, r5
 800adda:	f021 0104 	bic.w	r1, r1, #4
 800adde:	6021      	str	r1, [r4, #0]
 800ade0:	d04b      	beq.n	800ae7a <_printf_i+0x1a6>
 800ade2:	4616      	mov	r6, r2
 800ade4:	fbb5 f1f3 	udiv	r1, r5, r3
 800ade8:	fb03 5711 	mls	r7, r3, r1, r5
 800adec:	5dc7      	ldrb	r7, [r0, r7]
 800adee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800adf2:	462f      	mov	r7, r5
 800adf4:	460d      	mov	r5, r1
 800adf6:	42bb      	cmp	r3, r7
 800adf8:	d9f4      	bls.n	800ade4 <_printf_i+0x110>
 800adfa:	2b08      	cmp	r3, #8
 800adfc:	d10b      	bne.n	800ae16 <_printf_i+0x142>
 800adfe:	6823      	ldr	r3, [r4, #0]
 800ae00:	07df      	lsls	r7, r3, #31
 800ae02:	d508      	bpl.n	800ae16 <_printf_i+0x142>
 800ae04:	6923      	ldr	r3, [r4, #16]
 800ae06:	6861      	ldr	r1, [r4, #4]
 800ae08:	4299      	cmp	r1, r3
 800ae0a:	bfde      	ittt	le
 800ae0c:	2330      	movle	r3, #48	@ 0x30
 800ae0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae12:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae16:	1b92      	subs	r2, r2, r6
 800ae18:	6122      	str	r2, [r4, #16]
 800ae1a:	464b      	mov	r3, r9
 800ae1c:	aa03      	add	r2, sp, #12
 800ae1e:	4621      	mov	r1, r4
 800ae20:	4640      	mov	r0, r8
 800ae22:	f8cd a000 	str.w	sl, [sp]
 800ae26:	f7ff fee3 	bl	800abf0 <_printf_common>
 800ae2a:	3001      	adds	r0, #1
 800ae2c:	d14a      	bne.n	800aec4 <_printf_i+0x1f0>
 800ae2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae32:	b004      	add	sp, #16
 800ae34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae38:	6823      	ldr	r3, [r4, #0]
 800ae3a:	f043 0320 	orr.w	r3, r3, #32
 800ae3e:	6023      	str	r3, [r4, #0]
 800ae40:	2778      	movs	r7, #120	@ 0x78
 800ae42:	4832      	ldr	r0, [pc, #200]	@ (800af0c <_printf_i+0x238>)
 800ae44:	6823      	ldr	r3, [r4, #0]
 800ae46:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae4a:	061f      	lsls	r7, r3, #24
 800ae4c:	6831      	ldr	r1, [r6, #0]
 800ae4e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae52:	d402      	bmi.n	800ae5a <_printf_i+0x186>
 800ae54:	065f      	lsls	r7, r3, #25
 800ae56:	bf48      	it	mi
 800ae58:	b2ad      	uxthmi	r5, r5
 800ae5a:	6031      	str	r1, [r6, #0]
 800ae5c:	07d9      	lsls	r1, r3, #31
 800ae5e:	bf44      	itt	mi
 800ae60:	f043 0320 	orrmi.w	r3, r3, #32
 800ae64:	6023      	strmi	r3, [r4, #0]
 800ae66:	b11d      	cbz	r5, 800ae70 <_printf_i+0x19c>
 800ae68:	2310      	movs	r3, #16
 800ae6a:	e7ad      	b.n	800adc8 <_printf_i+0xf4>
 800ae6c:	4826      	ldr	r0, [pc, #152]	@ (800af08 <_printf_i+0x234>)
 800ae6e:	e7e9      	b.n	800ae44 <_printf_i+0x170>
 800ae70:	6823      	ldr	r3, [r4, #0]
 800ae72:	f023 0320 	bic.w	r3, r3, #32
 800ae76:	6023      	str	r3, [r4, #0]
 800ae78:	e7f6      	b.n	800ae68 <_printf_i+0x194>
 800ae7a:	4616      	mov	r6, r2
 800ae7c:	e7bd      	b.n	800adfa <_printf_i+0x126>
 800ae7e:	6833      	ldr	r3, [r6, #0]
 800ae80:	6825      	ldr	r5, [r4, #0]
 800ae82:	1d18      	adds	r0, r3, #4
 800ae84:	6961      	ldr	r1, [r4, #20]
 800ae86:	6030      	str	r0, [r6, #0]
 800ae88:	062e      	lsls	r6, r5, #24
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	d501      	bpl.n	800ae92 <_printf_i+0x1be>
 800ae8e:	6019      	str	r1, [r3, #0]
 800ae90:	e002      	b.n	800ae98 <_printf_i+0x1c4>
 800ae92:	0668      	lsls	r0, r5, #25
 800ae94:	d5fb      	bpl.n	800ae8e <_printf_i+0x1ba>
 800ae96:	8019      	strh	r1, [r3, #0]
 800ae98:	2300      	movs	r3, #0
 800ae9a:	4616      	mov	r6, r2
 800ae9c:	6123      	str	r3, [r4, #16]
 800ae9e:	e7bc      	b.n	800ae1a <_printf_i+0x146>
 800aea0:	6833      	ldr	r3, [r6, #0]
 800aea2:	2100      	movs	r1, #0
 800aea4:	1d1a      	adds	r2, r3, #4
 800aea6:	6032      	str	r2, [r6, #0]
 800aea8:	681e      	ldr	r6, [r3, #0]
 800aeaa:	6862      	ldr	r2, [r4, #4]
 800aeac:	4630      	mov	r0, r6
 800aeae:	f000 fc2a 	bl	800b706 <memchr>
 800aeb2:	b108      	cbz	r0, 800aeb8 <_printf_i+0x1e4>
 800aeb4:	1b80      	subs	r0, r0, r6
 800aeb6:	6060      	str	r0, [r4, #4]
 800aeb8:	6863      	ldr	r3, [r4, #4]
 800aeba:	6123      	str	r3, [r4, #16]
 800aebc:	2300      	movs	r3, #0
 800aebe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aec2:	e7aa      	b.n	800ae1a <_printf_i+0x146>
 800aec4:	6923      	ldr	r3, [r4, #16]
 800aec6:	4632      	mov	r2, r6
 800aec8:	4649      	mov	r1, r9
 800aeca:	4640      	mov	r0, r8
 800aecc:	47d0      	blx	sl
 800aece:	3001      	adds	r0, #1
 800aed0:	d0ad      	beq.n	800ae2e <_printf_i+0x15a>
 800aed2:	6823      	ldr	r3, [r4, #0]
 800aed4:	079b      	lsls	r3, r3, #30
 800aed6:	d413      	bmi.n	800af00 <_printf_i+0x22c>
 800aed8:	68e0      	ldr	r0, [r4, #12]
 800aeda:	9b03      	ldr	r3, [sp, #12]
 800aedc:	4298      	cmp	r0, r3
 800aede:	bfb8      	it	lt
 800aee0:	4618      	movlt	r0, r3
 800aee2:	e7a6      	b.n	800ae32 <_printf_i+0x15e>
 800aee4:	2301      	movs	r3, #1
 800aee6:	4632      	mov	r2, r6
 800aee8:	4649      	mov	r1, r9
 800aeea:	4640      	mov	r0, r8
 800aeec:	47d0      	blx	sl
 800aeee:	3001      	adds	r0, #1
 800aef0:	d09d      	beq.n	800ae2e <_printf_i+0x15a>
 800aef2:	3501      	adds	r5, #1
 800aef4:	68e3      	ldr	r3, [r4, #12]
 800aef6:	9903      	ldr	r1, [sp, #12]
 800aef8:	1a5b      	subs	r3, r3, r1
 800aefa:	42ab      	cmp	r3, r5
 800aefc:	dcf2      	bgt.n	800aee4 <_printf_i+0x210>
 800aefe:	e7eb      	b.n	800aed8 <_printf_i+0x204>
 800af00:	2500      	movs	r5, #0
 800af02:	f104 0619 	add.w	r6, r4, #25
 800af06:	e7f5      	b.n	800aef4 <_printf_i+0x220>
 800af08:	0800edb2 	.word	0x0800edb2
 800af0c:	0800edc3 	.word	0x0800edc3

0800af10 <_scanf_float>:
 800af10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af14:	b087      	sub	sp, #28
 800af16:	4691      	mov	r9, r2
 800af18:	4680      	mov	r8, r0
 800af1a:	460c      	mov	r4, r1
 800af1c:	9303      	str	r3, [sp, #12]
 800af1e:	688b      	ldr	r3, [r1, #8]
 800af20:	1e5a      	subs	r2, r3, #1
 800af22:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800af26:	460a      	mov	r2, r1
 800af28:	bf89      	itett	hi
 800af2a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800af2e:	f04f 0b00 	movls.w	fp, #0
 800af32:	eb03 0b05 	addhi.w	fp, r3, r5
 800af36:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800af3a:	f04f 0500 	mov.w	r5, #0
 800af3e:	bf88      	it	hi
 800af40:	608b      	strhi	r3, [r1, #8]
 800af42:	680b      	ldr	r3, [r1, #0]
 800af44:	46aa      	mov	sl, r5
 800af46:	462f      	mov	r7, r5
 800af48:	9502      	str	r5, [sp, #8]
 800af4a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800af4e:	f842 3b1c 	str.w	r3, [r2], #28
 800af52:	4616      	mov	r6, r2
 800af54:	9201      	str	r2, [sp, #4]
 800af56:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800af5a:	68a2      	ldr	r2, [r4, #8]
 800af5c:	b15a      	cbz	r2, 800af76 <_scanf_float+0x66>
 800af5e:	f8d9 3000 	ldr.w	r3, [r9]
 800af62:	781b      	ldrb	r3, [r3, #0]
 800af64:	2b4e      	cmp	r3, #78	@ 0x4e
 800af66:	d863      	bhi.n	800b030 <_scanf_float+0x120>
 800af68:	2b40      	cmp	r3, #64	@ 0x40
 800af6a:	d83b      	bhi.n	800afe4 <_scanf_float+0xd4>
 800af6c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800af70:	b2c8      	uxtb	r0, r1
 800af72:	280e      	cmp	r0, #14
 800af74:	d939      	bls.n	800afea <_scanf_float+0xda>
 800af76:	b11f      	cbz	r7, 800af80 <_scanf_float+0x70>
 800af78:	6823      	ldr	r3, [r4, #0]
 800af7a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af7e:	6023      	str	r3, [r4, #0]
 800af80:	f10a 3aff 	add.w	sl, sl, #4294967295
 800af84:	f1ba 0f01 	cmp.w	sl, #1
 800af88:	f200 8115 	bhi.w	800b1b6 <_scanf_float+0x2a6>
 800af8c:	9b01      	ldr	r3, [sp, #4]
 800af8e:	429e      	cmp	r6, r3
 800af90:	f200 8106 	bhi.w	800b1a0 <_scanf_float+0x290>
 800af94:	2001      	movs	r0, #1
 800af96:	b007      	add	sp, #28
 800af98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af9c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800afa0:	2a0d      	cmp	r2, #13
 800afa2:	d8e8      	bhi.n	800af76 <_scanf_float+0x66>
 800afa4:	a101      	add	r1, pc, #4	@ (adr r1, 800afac <_scanf_float+0x9c>)
 800afa6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800afaa:	bf00      	nop
 800afac:	0800b0f5 	.word	0x0800b0f5
 800afb0:	0800af77 	.word	0x0800af77
 800afb4:	0800af77 	.word	0x0800af77
 800afb8:	0800af77 	.word	0x0800af77
 800afbc:	0800b151 	.word	0x0800b151
 800afc0:	0800b12b 	.word	0x0800b12b
 800afc4:	0800af77 	.word	0x0800af77
 800afc8:	0800af77 	.word	0x0800af77
 800afcc:	0800b103 	.word	0x0800b103
 800afd0:	0800af77 	.word	0x0800af77
 800afd4:	0800af77 	.word	0x0800af77
 800afd8:	0800af77 	.word	0x0800af77
 800afdc:	0800af77 	.word	0x0800af77
 800afe0:	0800b0bf 	.word	0x0800b0bf
 800afe4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800afe8:	e7da      	b.n	800afa0 <_scanf_float+0x90>
 800afea:	290e      	cmp	r1, #14
 800afec:	d8c3      	bhi.n	800af76 <_scanf_float+0x66>
 800afee:	a001      	add	r0, pc, #4	@ (adr r0, 800aff4 <_scanf_float+0xe4>)
 800aff0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aff4:	0800b0af 	.word	0x0800b0af
 800aff8:	0800af77 	.word	0x0800af77
 800affc:	0800b0af 	.word	0x0800b0af
 800b000:	0800b13f 	.word	0x0800b13f
 800b004:	0800af77 	.word	0x0800af77
 800b008:	0800b051 	.word	0x0800b051
 800b00c:	0800b095 	.word	0x0800b095
 800b010:	0800b095 	.word	0x0800b095
 800b014:	0800b095 	.word	0x0800b095
 800b018:	0800b095 	.word	0x0800b095
 800b01c:	0800b095 	.word	0x0800b095
 800b020:	0800b095 	.word	0x0800b095
 800b024:	0800b095 	.word	0x0800b095
 800b028:	0800b095 	.word	0x0800b095
 800b02c:	0800b095 	.word	0x0800b095
 800b030:	2b6e      	cmp	r3, #110	@ 0x6e
 800b032:	d809      	bhi.n	800b048 <_scanf_float+0x138>
 800b034:	2b60      	cmp	r3, #96	@ 0x60
 800b036:	d8b1      	bhi.n	800af9c <_scanf_float+0x8c>
 800b038:	2b54      	cmp	r3, #84	@ 0x54
 800b03a:	d07b      	beq.n	800b134 <_scanf_float+0x224>
 800b03c:	2b59      	cmp	r3, #89	@ 0x59
 800b03e:	d19a      	bne.n	800af76 <_scanf_float+0x66>
 800b040:	2d07      	cmp	r5, #7
 800b042:	d198      	bne.n	800af76 <_scanf_float+0x66>
 800b044:	2508      	movs	r5, #8
 800b046:	e02f      	b.n	800b0a8 <_scanf_float+0x198>
 800b048:	2b74      	cmp	r3, #116	@ 0x74
 800b04a:	d073      	beq.n	800b134 <_scanf_float+0x224>
 800b04c:	2b79      	cmp	r3, #121	@ 0x79
 800b04e:	e7f6      	b.n	800b03e <_scanf_float+0x12e>
 800b050:	6821      	ldr	r1, [r4, #0]
 800b052:	05c8      	lsls	r0, r1, #23
 800b054:	d51e      	bpl.n	800b094 <_scanf_float+0x184>
 800b056:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b05a:	3701      	adds	r7, #1
 800b05c:	6021      	str	r1, [r4, #0]
 800b05e:	f1bb 0f00 	cmp.w	fp, #0
 800b062:	d003      	beq.n	800b06c <_scanf_float+0x15c>
 800b064:	3201      	adds	r2, #1
 800b066:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b06a:	60a2      	str	r2, [r4, #8]
 800b06c:	68a3      	ldr	r3, [r4, #8]
 800b06e:	3b01      	subs	r3, #1
 800b070:	60a3      	str	r3, [r4, #8]
 800b072:	6923      	ldr	r3, [r4, #16]
 800b074:	3301      	adds	r3, #1
 800b076:	6123      	str	r3, [r4, #16]
 800b078:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b07c:	3b01      	subs	r3, #1
 800b07e:	2b00      	cmp	r3, #0
 800b080:	f8c9 3004 	str.w	r3, [r9, #4]
 800b084:	f340 8083 	ble.w	800b18e <_scanf_float+0x27e>
 800b088:	f8d9 3000 	ldr.w	r3, [r9]
 800b08c:	3301      	adds	r3, #1
 800b08e:	f8c9 3000 	str.w	r3, [r9]
 800b092:	e762      	b.n	800af5a <_scanf_float+0x4a>
 800b094:	eb1a 0105 	adds.w	r1, sl, r5
 800b098:	f47f af6d 	bne.w	800af76 <_scanf_float+0x66>
 800b09c:	6822      	ldr	r2, [r4, #0]
 800b09e:	460d      	mov	r5, r1
 800b0a0:	468a      	mov	sl, r1
 800b0a2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b0a6:	6022      	str	r2, [r4, #0]
 800b0a8:	f806 3b01 	strb.w	r3, [r6], #1
 800b0ac:	e7de      	b.n	800b06c <_scanf_float+0x15c>
 800b0ae:	6822      	ldr	r2, [r4, #0]
 800b0b0:	0610      	lsls	r0, r2, #24
 800b0b2:	f57f af60 	bpl.w	800af76 <_scanf_float+0x66>
 800b0b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b0ba:	6022      	str	r2, [r4, #0]
 800b0bc:	e7f4      	b.n	800b0a8 <_scanf_float+0x198>
 800b0be:	f1ba 0f00 	cmp.w	sl, #0
 800b0c2:	d10c      	bne.n	800b0de <_scanf_float+0x1ce>
 800b0c4:	b977      	cbnz	r7, 800b0e4 <_scanf_float+0x1d4>
 800b0c6:	6822      	ldr	r2, [r4, #0]
 800b0c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b0cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b0d0:	d108      	bne.n	800b0e4 <_scanf_float+0x1d4>
 800b0d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b0d6:	f04f 0a01 	mov.w	sl, #1
 800b0da:	6022      	str	r2, [r4, #0]
 800b0dc:	e7e4      	b.n	800b0a8 <_scanf_float+0x198>
 800b0de:	f1ba 0f02 	cmp.w	sl, #2
 800b0e2:	d051      	beq.n	800b188 <_scanf_float+0x278>
 800b0e4:	2d01      	cmp	r5, #1
 800b0e6:	d002      	beq.n	800b0ee <_scanf_float+0x1de>
 800b0e8:	2d04      	cmp	r5, #4
 800b0ea:	f47f af44 	bne.w	800af76 <_scanf_float+0x66>
 800b0ee:	3501      	adds	r5, #1
 800b0f0:	b2ed      	uxtb	r5, r5
 800b0f2:	e7d9      	b.n	800b0a8 <_scanf_float+0x198>
 800b0f4:	f1ba 0f01 	cmp.w	sl, #1
 800b0f8:	f47f af3d 	bne.w	800af76 <_scanf_float+0x66>
 800b0fc:	f04f 0a02 	mov.w	sl, #2
 800b100:	e7d2      	b.n	800b0a8 <_scanf_float+0x198>
 800b102:	b975      	cbnz	r5, 800b122 <_scanf_float+0x212>
 800b104:	2f00      	cmp	r7, #0
 800b106:	f47f af37 	bne.w	800af78 <_scanf_float+0x68>
 800b10a:	6822      	ldr	r2, [r4, #0]
 800b10c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b110:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b114:	f040 8103 	bne.w	800b31e <_scanf_float+0x40e>
 800b118:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b11c:	2501      	movs	r5, #1
 800b11e:	6022      	str	r2, [r4, #0]
 800b120:	e7c2      	b.n	800b0a8 <_scanf_float+0x198>
 800b122:	2d03      	cmp	r5, #3
 800b124:	d0e3      	beq.n	800b0ee <_scanf_float+0x1de>
 800b126:	2d05      	cmp	r5, #5
 800b128:	e7df      	b.n	800b0ea <_scanf_float+0x1da>
 800b12a:	2d02      	cmp	r5, #2
 800b12c:	f47f af23 	bne.w	800af76 <_scanf_float+0x66>
 800b130:	2503      	movs	r5, #3
 800b132:	e7b9      	b.n	800b0a8 <_scanf_float+0x198>
 800b134:	2d06      	cmp	r5, #6
 800b136:	f47f af1e 	bne.w	800af76 <_scanf_float+0x66>
 800b13a:	2507      	movs	r5, #7
 800b13c:	e7b4      	b.n	800b0a8 <_scanf_float+0x198>
 800b13e:	6822      	ldr	r2, [r4, #0]
 800b140:	0591      	lsls	r1, r2, #22
 800b142:	f57f af18 	bpl.w	800af76 <_scanf_float+0x66>
 800b146:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b14a:	9702      	str	r7, [sp, #8]
 800b14c:	6022      	str	r2, [r4, #0]
 800b14e:	e7ab      	b.n	800b0a8 <_scanf_float+0x198>
 800b150:	6822      	ldr	r2, [r4, #0]
 800b152:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b156:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b15a:	d005      	beq.n	800b168 <_scanf_float+0x258>
 800b15c:	0550      	lsls	r0, r2, #21
 800b15e:	f57f af0a 	bpl.w	800af76 <_scanf_float+0x66>
 800b162:	2f00      	cmp	r7, #0
 800b164:	f000 80db 	beq.w	800b31e <_scanf_float+0x40e>
 800b168:	0591      	lsls	r1, r2, #22
 800b16a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b16e:	bf58      	it	pl
 800b170:	9902      	ldrpl	r1, [sp, #8]
 800b172:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b176:	bf58      	it	pl
 800b178:	1a79      	subpl	r1, r7, r1
 800b17a:	6022      	str	r2, [r4, #0]
 800b17c:	f04f 0700 	mov.w	r7, #0
 800b180:	bf58      	it	pl
 800b182:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b186:	e78f      	b.n	800b0a8 <_scanf_float+0x198>
 800b188:	f04f 0a03 	mov.w	sl, #3
 800b18c:	e78c      	b.n	800b0a8 <_scanf_float+0x198>
 800b18e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b192:	4649      	mov	r1, r9
 800b194:	4640      	mov	r0, r8
 800b196:	4798      	blx	r3
 800b198:	2800      	cmp	r0, #0
 800b19a:	f43f aede 	beq.w	800af5a <_scanf_float+0x4a>
 800b19e:	e6ea      	b.n	800af76 <_scanf_float+0x66>
 800b1a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b1a4:	464a      	mov	r2, r9
 800b1a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b1aa:	4640      	mov	r0, r8
 800b1ac:	4798      	blx	r3
 800b1ae:	6923      	ldr	r3, [r4, #16]
 800b1b0:	3b01      	subs	r3, #1
 800b1b2:	6123      	str	r3, [r4, #16]
 800b1b4:	e6ea      	b.n	800af8c <_scanf_float+0x7c>
 800b1b6:	1e6b      	subs	r3, r5, #1
 800b1b8:	2b06      	cmp	r3, #6
 800b1ba:	d824      	bhi.n	800b206 <_scanf_float+0x2f6>
 800b1bc:	2d02      	cmp	r5, #2
 800b1be:	d836      	bhi.n	800b22e <_scanf_float+0x31e>
 800b1c0:	9b01      	ldr	r3, [sp, #4]
 800b1c2:	429e      	cmp	r6, r3
 800b1c4:	f67f aee6 	bls.w	800af94 <_scanf_float+0x84>
 800b1c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b1cc:	464a      	mov	r2, r9
 800b1ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b1d2:	4640      	mov	r0, r8
 800b1d4:	4798      	blx	r3
 800b1d6:	6923      	ldr	r3, [r4, #16]
 800b1d8:	3b01      	subs	r3, #1
 800b1da:	6123      	str	r3, [r4, #16]
 800b1dc:	e7f0      	b.n	800b1c0 <_scanf_float+0x2b0>
 800b1de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b1e2:	464a      	mov	r2, r9
 800b1e4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b1e8:	4640      	mov	r0, r8
 800b1ea:	4798      	blx	r3
 800b1ec:	6923      	ldr	r3, [r4, #16]
 800b1ee:	3b01      	subs	r3, #1
 800b1f0:	6123      	str	r3, [r4, #16]
 800b1f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b1f6:	fa5f fa8a 	uxtb.w	sl, sl
 800b1fa:	f1ba 0f02 	cmp.w	sl, #2
 800b1fe:	d1ee      	bne.n	800b1de <_scanf_float+0x2ce>
 800b200:	3d03      	subs	r5, #3
 800b202:	b2ed      	uxtb	r5, r5
 800b204:	1b76      	subs	r6, r6, r5
 800b206:	6823      	ldr	r3, [r4, #0]
 800b208:	05da      	lsls	r2, r3, #23
 800b20a:	d52f      	bpl.n	800b26c <_scanf_float+0x35c>
 800b20c:	055b      	lsls	r3, r3, #21
 800b20e:	d511      	bpl.n	800b234 <_scanf_float+0x324>
 800b210:	9b01      	ldr	r3, [sp, #4]
 800b212:	429e      	cmp	r6, r3
 800b214:	f67f aebe 	bls.w	800af94 <_scanf_float+0x84>
 800b218:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b21c:	464a      	mov	r2, r9
 800b21e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b222:	4640      	mov	r0, r8
 800b224:	4798      	blx	r3
 800b226:	6923      	ldr	r3, [r4, #16]
 800b228:	3b01      	subs	r3, #1
 800b22a:	6123      	str	r3, [r4, #16]
 800b22c:	e7f0      	b.n	800b210 <_scanf_float+0x300>
 800b22e:	46aa      	mov	sl, r5
 800b230:	46b3      	mov	fp, r6
 800b232:	e7de      	b.n	800b1f2 <_scanf_float+0x2e2>
 800b234:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b238:	1e75      	subs	r5, r6, #1
 800b23a:	6923      	ldr	r3, [r4, #16]
 800b23c:	2965      	cmp	r1, #101	@ 0x65
 800b23e:	f103 33ff 	add.w	r3, r3, #4294967295
 800b242:	6123      	str	r3, [r4, #16]
 800b244:	d00c      	beq.n	800b260 <_scanf_float+0x350>
 800b246:	2945      	cmp	r1, #69	@ 0x45
 800b248:	d00a      	beq.n	800b260 <_scanf_float+0x350>
 800b24a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b24e:	464a      	mov	r2, r9
 800b250:	4640      	mov	r0, r8
 800b252:	1eb5      	subs	r5, r6, #2
 800b254:	4798      	blx	r3
 800b256:	6923      	ldr	r3, [r4, #16]
 800b258:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b25c:	3b01      	subs	r3, #1
 800b25e:	6123      	str	r3, [r4, #16]
 800b260:	462e      	mov	r6, r5
 800b262:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b266:	464a      	mov	r2, r9
 800b268:	4640      	mov	r0, r8
 800b26a:	4798      	blx	r3
 800b26c:	6822      	ldr	r2, [r4, #0]
 800b26e:	f012 0210 	ands.w	r2, r2, #16
 800b272:	d001      	beq.n	800b278 <_scanf_float+0x368>
 800b274:	2000      	movs	r0, #0
 800b276:	e68e      	b.n	800af96 <_scanf_float+0x86>
 800b278:	7032      	strb	r2, [r6, #0]
 800b27a:	6823      	ldr	r3, [r4, #0]
 800b27c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b284:	d125      	bne.n	800b2d2 <_scanf_float+0x3c2>
 800b286:	9b02      	ldr	r3, [sp, #8]
 800b288:	429f      	cmp	r7, r3
 800b28a:	d00a      	beq.n	800b2a2 <_scanf_float+0x392>
 800b28c:	1bda      	subs	r2, r3, r7
 800b28e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b292:	4924      	ldr	r1, [pc, #144]	@ (800b324 <_scanf_float+0x414>)
 800b294:	429e      	cmp	r6, r3
 800b296:	bf28      	it	cs
 800b298:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b29c:	4630      	mov	r0, r6
 800b29e:	f000 f93d 	bl	800b51c <siprintf>
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	9901      	ldr	r1, [sp, #4]
 800b2a6:	4640      	mov	r0, r8
 800b2a8:	f002 fbba 	bl	800da20 <_strtod_r>
 800b2ac:	6821      	ldr	r1, [r4, #0]
 800b2ae:	9b03      	ldr	r3, [sp, #12]
 800b2b0:	f011 0f02 	tst.w	r1, #2
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	ec57 6b10 	vmov	r6, r7, d0
 800b2ba:	f103 0204 	add.w	r2, r3, #4
 800b2be:	d015      	beq.n	800b2ec <_scanf_float+0x3dc>
 800b2c0:	9903      	ldr	r1, [sp, #12]
 800b2c2:	600a      	str	r2, [r1, #0]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	e9c3 6700 	strd	r6, r7, [r3]
 800b2ca:	68e3      	ldr	r3, [r4, #12]
 800b2cc:	3301      	adds	r3, #1
 800b2ce:	60e3      	str	r3, [r4, #12]
 800b2d0:	e7d0      	b.n	800b274 <_scanf_float+0x364>
 800b2d2:	9b04      	ldr	r3, [sp, #16]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d0e4      	beq.n	800b2a2 <_scanf_float+0x392>
 800b2d8:	9905      	ldr	r1, [sp, #20]
 800b2da:	230a      	movs	r3, #10
 800b2dc:	4640      	mov	r0, r8
 800b2de:	3101      	adds	r1, #1
 800b2e0:	f002 fc1e 	bl	800db20 <_strtol_r>
 800b2e4:	9b04      	ldr	r3, [sp, #16]
 800b2e6:	9e05      	ldr	r6, [sp, #20]
 800b2e8:	1ac2      	subs	r2, r0, r3
 800b2ea:	e7d0      	b.n	800b28e <_scanf_float+0x37e>
 800b2ec:	f011 0f04 	tst.w	r1, #4
 800b2f0:	9903      	ldr	r1, [sp, #12]
 800b2f2:	600a      	str	r2, [r1, #0]
 800b2f4:	d1e6      	bne.n	800b2c4 <_scanf_float+0x3b4>
 800b2f6:	681d      	ldr	r5, [r3, #0]
 800b2f8:	4632      	mov	r2, r6
 800b2fa:	463b      	mov	r3, r7
 800b2fc:	4630      	mov	r0, r6
 800b2fe:	4639      	mov	r1, r7
 800b300:	f7f5 fc18 	bl	8000b34 <__aeabi_dcmpun>
 800b304:	b128      	cbz	r0, 800b312 <_scanf_float+0x402>
 800b306:	4808      	ldr	r0, [pc, #32]	@ (800b328 <_scanf_float+0x418>)
 800b308:	f000 fa18 	bl	800b73c <nanf>
 800b30c:	ed85 0a00 	vstr	s0, [r5]
 800b310:	e7db      	b.n	800b2ca <_scanf_float+0x3ba>
 800b312:	4630      	mov	r0, r6
 800b314:	4639      	mov	r1, r7
 800b316:	f7f5 fc6b 	bl	8000bf0 <__aeabi_d2f>
 800b31a:	6028      	str	r0, [r5, #0]
 800b31c:	e7d5      	b.n	800b2ca <_scanf_float+0x3ba>
 800b31e:	2700      	movs	r7, #0
 800b320:	e62e      	b.n	800af80 <_scanf_float+0x70>
 800b322:	bf00      	nop
 800b324:	0800edd4 	.word	0x0800edd4
 800b328:	0800ef15 	.word	0x0800ef15

0800b32c <std>:
 800b32c:	2300      	movs	r3, #0
 800b32e:	b510      	push	{r4, lr}
 800b330:	4604      	mov	r4, r0
 800b332:	6083      	str	r3, [r0, #8]
 800b334:	8181      	strh	r1, [r0, #12]
 800b336:	4619      	mov	r1, r3
 800b338:	6643      	str	r3, [r0, #100]	@ 0x64
 800b33a:	81c2      	strh	r2, [r0, #14]
 800b33c:	2208      	movs	r2, #8
 800b33e:	6183      	str	r3, [r0, #24]
 800b340:	e9c0 3300 	strd	r3, r3, [r0]
 800b344:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b348:	305c      	adds	r0, #92	@ 0x5c
 800b34a:	f000 f94c 	bl	800b5e6 <memset>
 800b34e:	4b0d      	ldr	r3, [pc, #52]	@ (800b384 <std+0x58>)
 800b350:	6224      	str	r4, [r4, #32]
 800b352:	6263      	str	r3, [r4, #36]	@ 0x24
 800b354:	4b0c      	ldr	r3, [pc, #48]	@ (800b388 <std+0x5c>)
 800b356:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b358:	4b0c      	ldr	r3, [pc, #48]	@ (800b38c <std+0x60>)
 800b35a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b35c:	4b0c      	ldr	r3, [pc, #48]	@ (800b390 <std+0x64>)
 800b35e:	6323      	str	r3, [r4, #48]	@ 0x30
 800b360:	4b0c      	ldr	r3, [pc, #48]	@ (800b394 <std+0x68>)
 800b362:	429c      	cmp	r4, r3
 800b364:	d006      	beq.n	800b374 <std+0x48>
 800b366:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b36a:	4294      	cmp	r4, r2
 800b36c:	d002      	beq.n	800b374 <std+0x48>
 800b36e:	33d0      	adds	r3, #208	@ 0xd0
 800b370:	429c      	cmp	r4, r3
 800b372:	d105      	bne.n	800b380 <std+0x54>
 800b374:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b37c:	f000 b9c0 	b.w	800b700 <__retarget_lock_init_recursive>
 800b380:	bd10      	pop	{r4, pc}
 800b382:	bf00      	nop
 800b384:	0800b561 	.word	0x0800b561
 800b388:	0800b583 	.word	0x0800b583
 800b38c:	0800b5bb 	.word	0x0800b5bb
 800b390:	0800b5df 	.word	0x0800b5df
 800b394:	20000398 	.word	0x20000398

0800b398 <stdio_exit_handler>:
 800b398:	4a02      	ldr	r2, [pc, #8]	@ (800b3a4 <stdio_exit_handler+0xc>)
 800b39a:	4903      	ldr	r1, [pc, #12]	@ (800b3a8 <stdio_exit_handler+0x10>)
 800b39c:	4803      	ldr	r0, [pc, #12]	@ (800b3ac <stdio_exit_handler+0x14>)
 800b39e:	f000 b869 	b.w	800b474 <_fwalk_sglue>
 800b3a2:	bf00      	nop
 800b3a4:	20000014 	.word	0x20000014
 800b3a8:	0800dedd 	.word	0x0800dedd
 800b3ac:	20000024 	.word	0x20000024

0800b3b0 <cleanup_stdio>:
 800b3b0:	6841      	ldr	r1, [r0, #4]
 800b3b2:	4b0c      	ldr	r3, [pc, #48]	@ (800b3e4 <cleanup_stdio+0x34>)
 800b3b4:	4299      	cmp	r1, r3
 800b3b6:	b510      	push	{r4, lr}
 800b3b8:	4604      	mov	r4, r0
 800b3ba:	d001      	beq.n	800b3c0 <cleanup_stdio+0x10>
 800b3bc:	f002 fd8e 	bl	800dedc <_fflush_r>
 800b3c0:	68a1      	ldr	r1, [r4, #8]
 800b3c2:	4b09      	ldr	r3, [pc, #36]	@ (800b3e8 <cleanup_stdio+0x38>)
 800b3c4:	4299      	cmp	r1, r3
 800b3c6:	d002      	beq.n	800b3ce <cleanup_stdio+0x1e>
 800b3c8:	4620      	mov	r0, r4
 800b3ca:	f002 fd87 	bl	800dedc <_fflush_r>
 800b3ce:	68e1      	ldr	r1, [r4, #12]
 800b3d0:	4b06      	ldr	r3, [pc, #24]	@ (800b3ec <cleanup_stdio+0x3c>)
 800b3d2:	4299      	cmp	r1, r3
 800b3d4:	d004      	beq.n	800b3e0 <cleanup_stdio+0x30>
 800b3d6:	4620      	mov	r0, r4
 800b3d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3dc:	f002 bd7e 	b.w	800dedc <_fflush_r>
 800b3e0:	bd10      	pop	{r4, pc}
 800b3e2:	bf00      	nop
 800b3e4:	20000398 	.word	0x20000398
 800b3e8:	20000400 	.word	0x20000400
 800b3ec:	20000468 	.word	0x20000468

0800b3f0 <global_stdio_init.part.0>:
 800b3f0:	b510      	push	{r4, lr}
 800b3f2:	4b0b      	ldr	r3, [pc, #44]	@ (800b420 <global_stdio_init.part.0+0x30>)
 800b3f4:	2104      	movs	r1, #4
 800b3f6:	4c0b      	ldr	r4, [pc, #44]	@ (800b424 <global_stdio_init.part.0+0x34>)
 800b3f8:	4a0b      	ldr	r2, [pc, #44]	@ (800b428 <global_stdio_init.part.0+0x38>)
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	601a      	str	r2, [r3, #0]
 800b3fe:	2200      	movs	r2, #0
 800b400:	f7ff ff94 	bl	800b32c <std>
 800b404:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b408:	2201      	movs	r2, #1
 800b40a:	2109      	movs	r1, #9
 800b40c:	f7ff ff8e 	bl	800b32c <std>
 800b410:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b414:	2202      	movs	r2, #2
 800b416:	2112      	movs	r1, #18
 800b418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b41c:	f7ff bf86 	b.w	800b32c <std>
 800b420:	200004d0 	.word	0x200004d0
 800b424:	20000398 	.word	0x20000398
 800b428:	0800b399 	.word	0x0800b399

0800b42c <__sfp_lock_acquire>:
 800b42c:	4801      	ldr	r0, [pc, #4]	@ (800b434 <__sfp_lock_acquire+0x8>)
 800b42e:	f000 b968 	b.w	800b702 <__retarget_lock_acquire_recursive>
 800b432:	bf00      	nop
 800b434:	200004d9 	.word	0x200004d9

0800b438 <__sfp_lock_release>:
 800b438:	4801      	ldr	r0, [pc, #4]	@ (800b440 <__sfp_lock_release+0x8>)
 800b43a:	f000 b963 	b.w	800b704 <__retarget_lock_release_recursive>
 800b43e:	bf00      	nop
 800b440:	200004d9 	.word	0x200004d9

0800b444 <__sinit>:
 800b444:	b510      	push	{r4, lr}
 800b446:	4604      	mov	r4, r0
 800b448:	f7ff fff0 	bl	800b42c <__sfp_lock_acquire>
 800b44c:	6a23      	ldr	r3, [r4, #32]
 800b44e:	b11b      	cbz	r3, 800b458 <__sinit+0x14>
 800b450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b454:	f7ff bff0 	b.w	800b438 <__sfp_lock_release>
 800b458:	4b04      	ldr	r3, [pc, #16]	@ (800b46c <__sinit+0x28>)
 800b45a:	6223      	str	r3, [r4, #32]
 800b45c:	4b04      	ldr	r3, [pc, #16]	@ (800b470 <__sinit+0x2c>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d1f5      	bne.n	800b450 <__sinit+0xc>
 800b464:	f7ff ffc4 	bl	800b3f0 <global_stdio_init.part.0>
 800b468:	e7f2      	b.n	800b450 <__sinit+0xc>
 800b46a:	bf00      	nop
 800b46c:	0800b3b1 	.word	0x0800b3b1
 800b470:	200004d0 	.word	0x200004d0

0800b474 <_fwalk_sglue>:
 800b474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b478:	4607      	mov	r7, r0
 800b47a:	4688      	mov	r8, r1
 800b47c:	4614      	mov	r4, r2
 800b47e:	2600      	movs	r6, #0
 800b480:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b484:	f1b9 0901 	subs.w	r9, r9, #1
 800b488:	d505      	bpl.n	800b496 <_fwalk_sglue+0x22>
 800b48a:	6824      	ldr	r4, [r4, #0]
 800b48c:	2c00      	cmp	r4, #0
 800b48e:	d1f7      	bne.n	800b480 <_fwalk_sglue+0xc>
 800b490:	4630      	mov	r0, r6
 800b492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b496:	89ab      	ldrh	r3, [r5, #12]
 800b498:	2b01      	cmp	r3, #1
 800b49a:	d907      	bls.n	800b4ac <_fwalk_sglue+0x38>
 800b49c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b4a0:	3301      	adds	r3, #1
 800b4a2:	d003      	beq.n	800b4ac <_fwalk_sglue+0x38>
 800b4a4:	4629      	mov	r1, r5
 800b4a6:	4638      	mov	r0, r7
 800b4a8:	47c0      	blx	r8
 800b4aa:	4306      	orrs	r6, r0
 800b4ac:	3568      	adds	r5, #104	@ 0x68
 800b4ae:	e7e9      	b.n	800b484 <_fwalk_sglue+0x10>

0800b4b0 <sniprintf>:
 800b4b0:	b40c      	push	{r2, r3}
 800b4b2:	4b19      	ldr	r3, [pc, #100]	@ (800b518 <sniprintf+0x68>)
 800b4b4:	b530      	push	{r4, r5, lr}
 800b4b6:	1e0c      	subs	r4, r1, #0
 800b4b8:	b09d      	sub	sp, #116	@ 0x74
 800b4ba:	681d      	ldr	r5, [r3, #0]
 800b4bc:	da08      	bge.n	800b4d0 <sniprintf+0x20>
 800b4be:	238b      	movs	r3, #139	@ 0x8b
 800b4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c4:	602b      	str	r3, [r5, #0]
 800b4c6:	b01d      	add	sp, #116	@ 0x74
 800b4c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b4cc:	b002      	add	sp, #8
 800b4ce:	4770      	bx	lr
 800b4d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b4d4:	9002      	str	r0, [sp, #8]
 800b4d6:	9006      	str	r0, [sp, #24]
 800b4d8:	a902      	add	r1, sp, #8
 800b4da:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b4de:	f04f 0300 	mov.w	r3, #0
 800b4e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b4e4:	4628      	mov	r0, r5
 800b4e6:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b4e8:	bf14      	ite	ne
 800b4ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b4ee:	4623      	moveq	r3, r4
 800b4f0:	9304      	str	r3, [sp, #16]
 800b4f2:	9307      	str	r3, [sp, #28]
 800b4f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b4f8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b4fc:	ab21      	add	r3, sp, #132	@ 0x84
 800b4fe:	9301      	str	r3, [sp, #4]
 800b500:	f002 fb6c 	bl	800dbdc <_svfiprintf_r>
 800b504:	1c43      	adds	r3, r0, #1
 800b506:	bfbc      	itt	lt
 800b508:	238b      	movlt	r3, #139	@ 0x8b
 800b50a:	602b      	strlt	r3, [r5, #0]
 800b50c:	2c00      	cmp	r4, #0
 800b50e:	d0da      	beq.n	800b4c6 <sniprintf+0x16>
 800b510:	9b02      	ldr	r3, [sp, #8]
 800b512:	2200      	movs	r2, #0
 800b514:	701a      	strb	r2, [r3, #0]
 800b516:	e7d6      	b.n	800b4c6 <sniprintf+0x16>
 800b518:	20000020 	.word	0x20000020

0800b51c <siprintf>:
 800b51c:	b40e      	push	{r1, r2, r3}
 800b51e:	b510      	push	{r4, lr}
 800b520:	b09d      	sub	sp, #116	@ 0x74
 800b522:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b526:	2400      	movs	r4, #0
 800b528:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b52a:	9002      	str	r0, [sp, #8]
 800b52c:	9006      	str	r0, [sp, #24]
 800b52e:	9107      	str	r1, [sp, #28]
 800b530:	9104      	str	r1, [sp, #16]
 800b532:	4809      	ldr	r0, [pc, #36]	@ (800b558 <siprintf+0x3c>)
 800b534:	4909      	ldr	r1, [pc, #36]	@ (800b55c <siprintf+0x40>)
 800b536:	f853 2b04 	ldr.w	r2, [r3], #4
 800b53a:	9105      	str	r1, [sp, #20]
 800b53c:	a902      	add	r1, sp, #8
 800b53e:	6800      	ldr	r0, [r0, #0]
 800b540:	9301      	str	r3, [sp, #4]
 800b542:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b544:	f002 fb4a 	bl	800dbdc <_svfiprintf_r>
 800b548:	9b02      	ldr	r3, [sp, #8]
 800b54a:	701c      	strb	r4, [r3, #0]
 800b54c:	b01d      	add	sp, #116	@ 0x74
 800b54e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b552:	b003      	add	sp, #12
 800b554:	4770      	bx	lr
 800b556:	bf00      	nop
 800b558:	20000020 	.word	0x20000020
 800b55c:	ffff0208 	.word	0xffff0208

0800b560 <__sread>:
 800b560:	b510      	push	{r4, lr}
 800b562:	460c      	mov	r4, r1
 800b564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b568:	f000 f86c 	bl	800b644 <_read_r>
 800b56c:	2800      	cmp	r0, #0
 800b56e:	bfab      	itete	ge
 800b570:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b572:	89a3      	ldrhlt	r3, [r4, #12]
 800b574:	181b      	addge	r3, r3, r0
 800b576:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b57a:	bfac      	ite	ge
 800b57c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b57e:	81a3      	strhlt	r3, [r4, #12]
 800b580:	bd10      	pop	{r4, pc}

0800b582 <__swrite>:
 800b582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b586:	461f      	mov	r7, r3
 800b588:	898b      	ldrh	r3, [r1, #12]
 800b58a:	4605      	mov	r5, r0
 800b58c:	460c      	mov	r4, r1
 800b58e:	05db      	lsls	r3, r3, #23
 800b590:	4616      	mov	r6, r2
 800b592:	d505      	bpl.n	800b5a0 <__swrite+0x1e>
 800b594:	2302      	movs	r3, #2
 800b596:	2200      	movs	r2, #0
 800b598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b59c:	f000 f840 	bl	800b620 <_lseek_r>
 800b5a0:	89a3      	ldrh	r3, [r4, #12]
 800b5a2:	4632      	mov	r2, r6
 800b5a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b5ae:	81a3      	strh	r3, [r4, #12]
 800b5b0:	463b      	mov	r3, r7
 800b5b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5b6:	f000 b867 	b.w	800b688 <_write_r>

0800b5ba <__sseek>:
 800b5ba:	b510      	push	{r4, lr}
 800b5bc:	460c      	mov	r4, r1
 800b5be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5c2:	f000 f82d 	bl	800b620 <_lseek_r>
 800b5c6:	1c43      	adds	r3, r0, #1
 800b5c8:	89a3      	ldrh	r3, [r4, #12]
 800b5ca:	bf15      	itete	ne
 800b5cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b5ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b5d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b5d6:	81a3      	strheq	r3, [r4, #12]
 800b5d8:	bf18      	it	ne
 800b5da:	81a3      	strhne	r3, [r4, #12]
 800b5dc:	bd10      	pop	{r4, pc}

0800b5de <__sclose>:
 800b5de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5e2:	f000 b80d 	b.w	800b600 <_close_r>

0800b5e6 <memset>:
 800b5e6:	4402      	add	r2, r0
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d100      	bne.n	800b5f0 <memset+0xa>
 800b5ee:	4770      	bx	lr
 800b5f0:	f803 1b01 	strb.w	r1, [r3], #1
 800b5f4:	e7f9      	b.n	800b5ea <memset+0x4>
	...

0800b5f8 <_localeconv_r>:
 800b5f8:	4800      	ldr	r0, [pc, #0]	@ (800b5fc <_localeconv_r+0x4>)
 800b5fa:	4770      	bx	lr
 800b5fc:	20000160 	.word	0x20000160

0800b600 <_close_r>:
 800b600:	b538      	push	{r3, r4, r5, lr}
 800b602:	2300      	movs	r3, #0
 800b604:	4d05      	ldr	r5, [pc, #20]	@ (800b61c <_close_r+0x1c>)
 800b606:	4604      	mov	r4, r0
 800b608:	4608      	mov	r0, r1
 800b60a:	602b      	str	r3, [r5, #0]
 800b60c:	f7f6 fe61 	bl	80022d2 <_close>
 800b610:	1c43      	adds	r3, r0, #1
 800b612:	d102      	bne.n	800b61a <_close_r+0x1a>
 800b614:	682b      	ldr	r3, [r5, #0]
 800b616:	b103      	cbz	r3, 800b61a <_close_r+0x1a>
 800b618:	6023      	str	r3, [r4, #0]
 800b61a:	bd38      	pop	{r3, r4, r5, pc}
 800b61c:	200004d4 	.word	0x200004d4

0800b620 <_lseek_r>:
 800b620:	b538      	push	{r3, r4, r5, lr}
 800b622:	4604      	mov	r4, r0
 800b624:	4d06      	ldr	r5, [pc, #24]	@ (800b640 <_lseek_r+0x20>)
 800b626:	4608      	mov	r0, r1
 800b628:	4611      	mov	r1, r2
 800b62a:	2200      	movs	r2, #0
 800b62c:	602a      	str	r2, [r5, #0]
 800b62e:	461a      	mov	r2, r3
 800b630:	f7f6 fe76 	bl	8002320 <_lseek>
 800b634:	1c43      	adds	r3, r0, #1
 800b636:	d102      	bne.n	800b63e <_lseek_r+0x1e>
 800b638:	682b      	ldr	r3, [r5, #0]
 800b63a:	b103      	cbz	r3, 800b63e <_lseek_r+0x1e>
 800b63c:	6023      	str	r3, [r4, #0]
 800b63e:	bd38      	pop	{r3, r4, r5, pc}
 800b640:	200004d4 	.word	0x200004d4

0800b644 <_read_r>:
 800b644:	b538      	push	{r3, r4, r5, lr}
 800b646:	4604      	mov	r4, r0
 800b648:	4d06      	ldr	r5, [pc, #24]	@ (800b664 <_read_r+0x20>)
 800b64a:	4608      	mov	r0, r1
 800b64c:	4611      	mov	r1, r2
 800b64e:	2200      	movs	r2, #0
 800b650:	602a      	str	r2, [r5, #0]
 800b652:	461a      	mov	r2, r3
 800b654:	f7f6 fe04 	bl	8002260 <_read>
 800b658:	1c43      	adds	r3, r0, #1
 800b65a:	d102      	bne.n	800b662 <_read_r+0x1e>
 800b65c:	682b      	ldr	r3, [r5, #0]
 800b65e:	b103      	cbz	r3, 800b662 <_read_r+0x1e>
 800b660:	6023      	str	r3, [r4, #0]
 800b662:	bd38      	pop	{r3, r4, r5, pc}
 800b664:	200004d4 	.word	0x200004d4

0800b668 <_sbrk_r>:
 800b668:	b538      	push	{r3, r4, r5, lr}
 800b66a:	2300      	movs	r3, #0
 800b66c:	4d05      	ldr	r5, [pc, #20]	@ (800b684 <_sbrk_r+0x1c>)
 800b66e:	4604      	mov	r4, r0
 800b670:	4608      	mov	r0, r1
 800b672:	602b      	str	r3, [r5, #0]
 800b674:	f7f6 fe62 	bl	800233c <_sbrk>
 800b678:	1c43      	adds	r3, r0, #1
 800b67a:	d102      	bne.n	800b682 <_sbrk_r+0x1a>
 800b67c:	682b      	ldr	r3, [r5, #0]
 800b67e:	b103      	cbz	r3, 800b682 <_sbrk_r+0x1a>
 800b680:	6023      	str	r3, [r4, #0]
 800b682:	bd38      	pop	{r3, r4, r5, pc}
 800b684:	200004d4 	.word	0x200004d4

0800b688 <_write_r>:
 800b688:	b538      	push	{r3, r4, r5, lr}
 800b68a:	4604      	mov	r4, r0
 800b68c:	4d06      	ldr	r5, [pc, #24]	@ (800b6a8 <_write_r+0x20>)
 800b68e:	4608      	mov	r0, r1
 800b690:	4611      	mov	r1, r2
 800b692:	2200      	movs	r2, #0
 800b694:	602a      	str	r2, [r5, #0]
 800b696:	461a      	mov	r2, r3
 800b698:	f7f6 fdff 	bl	800229a <_write>
 800b69c:	1c43      	adds	r3, r0, #1
 800b69e:	d102      	bne.n	800b6a6 <_write_r+0x1e>
 800b6a0:	682b      	ldr	r3, [r5, #0]
 800b6a2:	b103      	cbz	r3, 800b6a6 <_write_r+0x1e>
 800b6a4:	6023      	str	r3, [r4, #0]
 800b6a6:	bd38      	pop	{r3, r4, r5, pc}
 800b6a8:	200004d4 	.word	0x200004d4

0800b6ac <__errno>:
 800b6ac:	4b01      	ldr	r3, [pc, #4]	@ (800b6b4 <__errno+0x8>)
 800b6ae:	6818      	ldr	r0, [r3, #0]
 800b6b0:	4770      	bx	lr
 800b6b2:	bf00      	nop
 800b6b4:	20000020 	.word	0x20000020

0800b6b8 <__libc_init_array>:
 800b6b8:	b570      	push	{r4, r5, r6, lr}
 800b6ba:	4d0d      	ldr	r5, [pc, #52]	@ (800b6f0 <__libc_init_array+0x38>)
 800b6bc:	2600      	movs	r6, #0
 800b6be:	4c0d      	ldr	r4, [pc, #52]	@ (800b6f4 <__libc_init_array+0x3c>)
 800b6c0:	1b64      	subs	r4, r4, r5
 800b6c2:	10a4      	asrs	r4, r4, #2
 800b6c4:	42a6      	cmp	r6, r4
 800b6c6:	d109      	bne.n	800b6dc <__libc_init_array+0x24>
 800b6c8:	4d0b      	ldr	r5, [pc, #44]	@ (800b6f8 <__libc_init_array+0x40>)
 800b6ca:	2600      	movs	r6, #0
 800b6cc:	4c0b      	ldr	r4, [pc, #44]	@ (800b6fc <__libc_init_array+0x44>)
 800b6ce:	f003 fac1 	bl	800ec54 <_init>
 800b6d2:	1b64      	subs	r4, r4, r5
 800b6d4:	10a4      	asrs	r4, r4, #2
 800b6d6:	42a6      	cmp	r6, r4
 800b6d8:	d105      	bne.n	800b6e6 <__libc_init_array+0x2e>
 800b6da:	bd70      	pop	{r4, r5, r6, pc}
 800b6dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6e0:	3601      	adds	r6, #1
 800b6e2:	4798      	blx	r3
 800b6e4:	e7ee      	b.n	800b6c4 <__libc_init_array+0xc>
 800b6e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6ea:	3601      	adds	r6, #1
 800b6ec:	4798      	blx	r3
 800b6ee:	e7f2      	b.n	800b6d6 <__libc_init_array+0x1e>
 800b6f0:	0800f1d4 	.word	0x0800f1d4
 800b6f4:	0800f1d4 	.word	0x0800f1d4
 800b6f8:	0800f1d4 	.word	0x0800f1d4
 800b6fc:	0800f1d8 	.word	0x0800f1d8

0800b700 <__retarget_lock_init_recursive>:
 800b700:	4770      	bx	lr

0800b702 <__retarget_lock_acquire_recursive>:
 800b702:	4770      	bx	lr

0800b704 <__retarget_lock_release_recursive>:
 800b704:	4770      	bx	lr

0800b706 <memchr>:
 800b706:	b2c9      	uxtb	r1, r1
 800b708:	4603      	mov	r3, r0
 800b70a:	4402      	add	r2, r0
 800b70c:	b510      	push	{r4, lr}
 800b70e:	4293      	cmp	r3, r2
 800b710:	4618      	mov	r0, r3
 800b712:	d101      	bne.n	800b718 <memchr+0x12>
 800b714:	2000      	movs	r0, #0
 800b716:	e003      	b.n	800b720 <memchr+0x1a>
 800b718:	7804      	ldrb	r4, [r0, #0]
 800b71a:	3301      	adds	r3, #1
 800b71c:	428c      	cmp	r4, r1
 800b71e:	d1f6      	bne.n	800b70e <memchr+0x8>
 800b720:	bd10      	pop	{r4, pc}

0800b722 <memcpy>:
 800b722:	440a      	add	r2, r1
 800b724:	1e43      	subs	r3, r0, #1
 800b726:	4291      	cmp	r1, r2
 800b728:	d100      	bne.n	800b72c <memcpy+0xa>
 800b72a:	4770      	bx	lr
 800b72c:	b510      	push	{r4, lr}
 800b72e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b732:	4291      	cmp	r1, r2
 800b734:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b738:	d1f9      	bne.n	800b72e <memcpy+0xc>
 800b73a:	bd10      	pop	{r4, pc}

0800b73c <nanf>:
 800b73c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b744 <nanf+0x8>
 800b740:	4770      	bx	lr
 800b742:	bf00      	nop
 800b744:	7fc00000 	.word	0x7fc00000

0800b748 <quorem>:
 800b748:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b74c:	6903      	ldr	r3, [r0, #16]
 800b74e:	4607      	mov	r7, r0
 800b750:	690c      	ldr	r4, [r1, #16]
 800b752:	42a3      	cmp	r3, r4
 800b754:	f2c0 8083 	blt.w	800b85e <quorem+0x116>
 800b758:	3c01      	subs	r4, #1
 800b75a:	f100 0514 	add.w	r5, r0, #20
 800b75e:	f101 0814 	add.w	r8, r1, #20
 800b762:	00a3      	lsls	r3, r4, #2
 800b764:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b768:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b76c:	9300      	str	r3, [sp, #0]
 800b76e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b772:	9301      	str	r3, [sp, #4]
 800b774:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b778:	3301      	adds	r3, #1
 800b77a:	429a      	cmp	r2, r3
 800b77c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b780:	d331      	bcc.n	800b7e6 <quorem+0x9e>
 800b782:	f04f 0a00 	mov.w	sl, #0
 800b786:	46c4      	mov	ip, r8
 800b788:	46ae      	mov	lr, r5
 800b78a:	46d3      	mov	fp, sl
 800b78c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b790:	b298      	uxth	r0, r3
 800b792:	45e1      	cmp	r9, ip
 800b794:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b798:	fb06 a000 	mla	r0, r6, r0, sl
 800b79c:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800b7a0:	b280      	uxth	r0, r0
 800b7a2:	fb06 2303 	mla	r3, r6, r3, r2
 800b7a6:	f8de 2000 	ldr.w	r2, [lr]
 800b7aa:	b292      	uxth	r2, r2
 800b7ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7b0:	eba2 0200 	sub.w	r2, r2, r0
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	f8de 0000 	ldr.w	r0, [lr]
 800b7ba:	445a      	add	r2, fp
 800b7bc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b7c0:	b292      	uxth	r2, r2
 800b7c2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b7c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b7ca:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b7ce:	f84e 2b04 	str.w	r2, [lr], #4
 800b7d2:	d2db      	bcs.n	800b78c <quorem+0x44>
 800b7d4:	9b00      	ldr	r3, [sp, #0]
 800b7d6:	58eb      	ldr	r3, [r5, r3]
 800b7d8:	b92b      	cbnz	r3, 800b7e6 <quorem+0x9e>
 800b7da:	9b01      	ldr	r3, [sp, #4]
 800b7dc:	3b04      	subs	r3, #4
 800b7de:	429d      	cmp	r5, r3
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	d330      	bcc.n	800b846 <quorem+0xfe>
 800b7e4:	613c      	str	r4, [r7, #16]
 800b7e6:	4638      	mov	r0, r7
 800b7e8:	f001 f91a 	bl	800ca20 <__mcmp>
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	db26      	blt.n	800b83e <quorem+0xf6>
 800b7f0:	4629      	mov	r1, r5
 800b7f2:	2000      	movs	r0, #0
 800b7f4:	f858 2b04 	ldr.w	r2, [r8], #4
 800b7f8:	f8d1 c000 	ldr.w	ip, [r1]
 800b7fc:	fa1f fe82 	uxth.w	lr, r2
 800b800:	45c1      	cmp	r9, r8
 800b802:	fa1f f38c 	uxth.w	r3, ip
 800b806:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800b80a:	eba3 030e 	sub.w	r3, r3, lr
 800b80e:	4403      	add	r3, r0
 800b810:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b814:	b29b      	uxth	r3, r3
 800b816:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b81a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b81e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b822:	f841 3b04 	str.w	r3, [r1], #4
 800b826:	d2e5      	bcs.n	800b7f4 <quorem+0xac>
 800b828:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b82c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b830:	b922      	cbnz	r2, 800b83c <quorem+0xf4>
 800b832:	3b04      	subs	r3, #4
 800b834:	429d      	cmp	r5, r3
 800b836:	461a      	mov	r2, r3
 800b838:	d30b      	bcc.n	800b852 <quorem+0x10a>
 800b83a:	613c      	str	r4, [r7, #16]
 800b83c:	3601      	adds	r6, #1
 800b83e:	4630      	mov	r0, r6
 800b840:	b003      	add	sp, #12
 800b842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b846:	6812      	ldr	r2, [r2, #0]
 800b848:	3b04      	subs	r3, #4
 800b84a:	2a00      	cmp	r2, #0
 800b84c:	d1ca      	bne.n	800b7e4 <quorem+0x9c>
 800b84e:	3c01      	subs	r4, #1
 800b850:	e7c5      	b.n	800b7de <quorem+0x96>
 800b852:	6812      	ldr	r2, [r2, #0]
 800b854:	3b04      	subs	r3, #4
 800b856:	2a00      	cmp	r2, #0
 800b858:	d1ef      	bne.n	800b83a <quorem+0xf2>
 800b85a:	3c01      	subs	r4, #1
 800b85c:	e7ea      	b.n	800b834 <quorem+0xec>
 800b85e:	2000      	movs	r0, #0
 800b860:	e7ee      	b.n	800b840 <quorem+0xf8>
 800b862:	0000      	movs	r0, r0
 800b864:	0000      	movs	r0, r0
	...

0800b868 <_dtoa_r>:
 800b868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b86c:	69c7      	ldr	r7, [r0, #28]
 800b86e:	b097      	sub	sp, #92	@ 0x5c
 800b870:	4681      	mov	r9, r0
 800b872:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b874:	9107      	str	r1, [sp, #28]
 800b876:	920c      	str	r2, [sp, #48]	@ 0x30
 800b878:	9311      	str	r3, [sp, #68]	@ 0x44
 800b87a:	ec55 4b10 	vmov	r4, r5, d0
 800b87e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b882:	b97f      	cbnz	r7, 800b8a4 <_dtoa_r+0x3c>
 800b884:	2010      	movs	r0, #16
 800b886:	f7fe fe07 	bl	800a498 <malloc>
 800b88a:	4602      	mov	r2, r0
 800b88c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b890:	b920      	cbnz	r0, 800b89c <_dtoa_r+0x34>
 800b892:	4ba9      	ldr	r3, [pc, #676]	@ (800bb38 <_dtoa_r+0x2d0>)
 800b894:	21ef      	movs	r1, #239	@ 0xef
 800b896:	48a9      	ldr	r0, [pc, #676]	@ (800bb3c <_dtoa_r+0x2d4>)
 800b898:	f002 fb7e 	bl	800df98 <__assert_func>
 800b89c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b8a0:	6007      	str	r7, [r0, #0]
 800b8a2:	60c7      	str	r7, [r0, #12]
 800b8a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8a8:	6819      	ldr	r1, [r3, #0]
 800b8aa:	b159      	cbz	r1, 800b8c4 <_dtoa_r+0x5c>
 800b8ac:	685a      	ldr	r2, [r3, #4]
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	4648      	mov	r0, r9
 800b8b2:	4093      	lsls	r3, r2
 800b8b4:	604a      	str	r2, [r1, #4]
 800b8b6:	608b      	str	r3, [r1, #8]
 800b8b8:	f000 fe32 	bl	800c520 <_Bfree>
 800b8bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	601a      	str	r2, [r3, #0]
 800b8c4:	1e2b      	subs	r3, r5, #0
 800b8c6:	bfb7      	itett	lt
 800b8c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b8cc:	2300      	movge	r3, #0
 800b8ce:	2201      	movlt	r2, #1
 800b8d0:	9305      	strlt	r3, [sp, #20]
 800b8d2:	bfa8      	it	ge
 800b8d4:	6033      	strge	r3, [r6, #0]
 800b8d6:	9f05      	ldr	r7, [sp, #20]
 800b8d8:	4b99      	ldr	r3, [pc, #612]	@ (800bb40 <_dtoa_r+0x2d8>)
 800b8da:	bfb8      	it	lt
 800b8dc:	6032      	strlt	r2, [r6, #0]
 800b8de:	43bb      	bics	r3, r7
 800b8e0:	d112      	bne.n	800b908 <_dtoa_r+0xa0>
 800b8e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b8e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b8e8:	6013      	str	r3, [r2, #0]
 800b8ea:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8ee:	4323      	orrs	r3, r4
 800b8f0:	f000 855a 	beq.w	800c3a8 <_dtoa_r+0xb40>
 800b8f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b8f6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bb54 <_dtoa_r+0x2ec>
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	f000 855c 	beq.w	800c3b8 <_dtoa_r+0xb50>
 800b900:	f10a 0303 	add.w	r3, sl, #3
 800b904:	f000 bd56 	b.w	800c3b4 <_dtoa_r+0xb4c>
 800b908:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b90c:	2200      	movs	r2, #0
 800b90e:	2300      	movs	r3, #0
 800b910:	ec51 0b17 	vmov	r0, r1, d7
 800b914:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b918:	f7f5 f8da 	bl	8000ad0 <__aeabi_dcmpeq>
 800b91c:	4680      	mov	r8, r0
 800b91e:	b158      	cbz	r0, 800b938 <_dtoa_r+0xd0>
 800b920:	2301      	movs	r3, #1
 800b922:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b924:	6013      	str	r3, [r2, #0]
 800b926:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b928:	b113      	cbz	r3, 800b930 <_dtoa_r+0xc8>
 800b92a:	4b86      	ldr	r3, [pc, #536]	@ (800bb44 <_dtoa_r+0x2dc>)
 800b92c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b92e:	6013      	str	r3, [r2, #0]
 800b930:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800bb58 <_dtoa_r+0x2f0>
 800b934:	f000 bd40 	b.w	800c3b8 <_dtoa_r+0xb50>
 800b938:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b93c:	aa14      	add	r2, sp, #80	@ 0x50
 800b93e:	a915      	add	r1, sp, #84	@ 0x54
 800b940:	4648      	mov	r0, r9
 800b942:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b946:	f001 f993 	bl	800cc70 <__d2b>
 800b94a:	9002      	str	r0, [sp, #8]
 800b94c:	2e00      	cmp	r6, #0
 800b94e:	d076      	beq.n	800ba3e <_dtoa_r+0x1d6>
 800b950:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b952:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b956:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b95a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b95e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b962:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b966:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b96a:	4619      	mov	r1, r3
 800b96c:	2200      	movs	r2, #0
 800b96e:	4b76      	ldr	r3, [pc, #472]	@ (800bb48 <_dtoa_r+0x2e0>)
 800b970:	f7f4 fc8e 	bl	8000290 <__aeabi_dsub>
 800b974:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb20 <_dtoa_r+0x2b8>)
 800b976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97a:	f7f4 fe41 	bl	8000600 <__aeabi_dmul>
 800b97e:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb28 <_dtoa_r+0x2c0>)
 800b980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b984:	f7f4 fc86 	bl	8000294 <__adddf3>
 800b988:	4604      	mov	r4, r0
 800b98a:	460d      	mov	r5, r1
 800b98c:	4630      	mov	r0, r6
 800b98e:	f7f4 fdcd 	bl	800052c <__aeabi_i2d>
 800b992:	a367      	add	r3, pc, #412	@ (adr r3, 800bb30 <_dtoa_r+0x2c8>)
 800b994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b998:	f7f4 fe32 	bl	8000600 <__aeabi_dmul>
 800b99c:	4602      	mov	r2, r0
 800b99e:	460b      	mov	r3, r1
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	4629      	mov	r1, r5
 800b9a4:	f7f4 fc76 	bl	8000294 <__adddf3>
 800b9a8:	4604      	mov	r4, r0
 800b9aa:	460d      	mov	r5, r1
 800b9ac:	f7f5 f8d8 	bl	8000b60 <__aeabi_d2iz>
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	4607      	mov	r7, r0
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	4620      	mov	r0, r4
 800b9b8:	4629      	mov	r1, r5
 800b9ba:	f7f5 f893 	bl	8000ae4 <__aeabi_dcmplt>
 800b9be:	b140      	cbz	r0, 800b9d2 <_dtoa_r+0x16a>
 800b9c0:	4638      	mov	r0, r7
 800b9c2:	f7f4 fdb3 	bl	800052c <__aeabi_i2d>
 800b9c6:	4622      	mov	r2, r4
 800b9c8:	462b      	mov	r3, r5
 800b9ca:	f7f5 f881 	bl	8000ad0 <__aeabi_dcmpeq>
 800b9ce:	b900      	cbnz	r0, 800b9d2 <_dtoa_r+0x16a>
 800b9d0:	3f01      	subs	r7, #1
 800b9d2:	2f16      	cmp	r7, #22
 800b9d4:	d852      	bhi.n	800ba7c <_dtoa_r+0x214>
 800b9d6:	4b5d      	ldr	r3, [pc, #372]	@ (800bb4c <_dtoa_r+0x2e4>)
 800b9d8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b9dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e4:	f7f5 f87e 	bl	8000ae4 <__aeabi_dcmplt>
 800b9e8:	2800      	cmp	r0, #0
 800b9ea:	d049      	beq.n	800ba80 <_dtoa_r+0x218>
 800b9ec:	3f01      	subs	r7, #1
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b9f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b9f4:	1b9b      	subs	r3, r3, r6
 800b9f6:	1e5a      	subs	r2, r3, #1
 800b9f8:	bf4c      	ite	mi
 800b9fa:	f1c3 0301 	rsbmi	r3, r3, #1
 800b9fe:	2300      	movpl	r3, #0
 800ba00:	9206      	str	r2, [sp, #24]
 800ba02:	bf45      	ittet	mi
 800ba04:	9300      	strmi	r3, [sp, #0]
 800ba06:	2300      	movmi	r3, #0
 800ba08:	9300      	strpl	r3, [sp, #0]
 800ba0a:	9306      	strmi	r3, [sp, #24]
 800ba0c:	2f00      	cmp	r7, #0
 800ba0e:	db39      	blt.n	800ba84 <_dtoa_r+0x21c>
 800ba10:	9b06      	ldr	r3, [sp, #24]
 800ba12:	970d      	str	r7, [sp, #52]	@ 0x34
 800ba14:	443b      	add	r3, r7
 800ba16:	9306      	str	r3, [sp, #24]
 800ba18:	2300      	movs	r3, #0
 800ba1a:	9308      	str	r3, [sp, #32]
 800ba1c:	9b07      	ldr	r3, [sp, #28]
 800ba1e:	2b09      	cmp	r3, #9
 800ba20:	d863      	bhi.n	800baea <_dtoa_r+0x282>
 800ba22:	2b05      	cmp	r3, #5
 800ba24:	bfc5      	ittet	gt
 800ba26:	3b04      	subgt	r3, #4
 800ba28:	2400      	movgt	r4, #0
 800ba2a:	2401      	movle	r4, #1
 800ba2c:	9307      	strgt	r3, [sp, #28]
 800ba2e:	9b07      	ldr	r3, [sp, #28]
 800ba30:	3b02      	subs	r3, #2
 800ba32:	2b03      	cmp	r3, #3
 800ba34:	d865      	bhi.n	800bb02 <_dtoa_r+0x29a>
 800ba36:	e8df f003 	tbb	[pc, r3]
 800ba3a:	5654      	.short	0x5654
 800ba3c:	2d39      	.short	0x2d39
 800ba3e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ba42:	441e      	add	r6, r3
 800ba44:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ba48:	2b20      	cmp	r3, #32
 800ba4a:	bfc9      	itett	gt
 800ba4c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ba50:	f1c3 0320 	rsble	r3, r3, #32
 800ba54:	409f      	lslgt	r7, r3
 800ba56:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ba5a:	bfd8      	it	le
 800ba5c:	fa04 f003 	lslle.w	r0, r4, r3
 800ba60:	f106 36ff 	add.w	r6, r6, #4294967295
 800ba64:	bfc4      	itt	gt
 800ba66:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ba6a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ba6e:	f7f4 fd4d 	bl	800050c <__aeabi_ui2d>
 800ba72:	2201      	movs	r2, #1
 800ba74:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ba78:	9212      	str	r2, [sp, #72]	@ 0x48
 800ba7a:	e776      	b.n	800b96a <_dtoa_r+0x102>
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	e7b7      	b.n	800b9f0 <_dtoa_r+0x188>
 800ba80:	9010      	str	r0, [sp, #64]	@ 0x40
 800ba82:	e7b6      	b.n	800b9f2 <_dtoa_r+0x18a>
 800ba84:	9b00      	ldr	r3, [sp, #0]
 800ba86:	1bdb      	subs	r3, r3, r7
 800ba88:	9300      	str	r3, [sp, #0]
 800ba8a:	427b      	negs	r3, r7
 800ba8c:	9308      	str	r3, [sp, #32]
 800ba8e:	2300      	movs	r3, #0
 800ba90:	930d      	str	r3, [sp, #52]	@ 0x34
 800ba92:	e7c3      	b.n	800ba1c <_dtoa_r+0x1b4>
 800ba94:	2301      	movs	r3, #1
 800ba96:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba9a:	eb07 0b03 	add.w	fp, r7, r3
 800ba9e:	f10b 0301 	add.w	r3, fp, #1
 800baa2:	2b01      	cmp	r3, #1
 800baa4:	9303      	str	r3, [sp, #12]
 800baa6:	bfb8      	it	lt
 800baa8:	2301      	movlt	r3, #1
 800baaa:	e006      	b.n	800baba <_dtoa_r+0x252>
 800baac:	2301      	movs	r3, #1
 800baae:	9309      	str	r3, [sp, #36]	@ 0x24
 800bab0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	dd28      	ble.n	800bb08 <_dtoa_r+0x2a0>
 800bab6:	469b      	mov	fp, r3
 800bab8:	9303      	str	r3, [sp, #12]
 800baba:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800babe:	2100      	movs	r1, #0
 800bac0:	2204      	movs	r2, #4
 800bac2:	f102 0514 	add.w	r5, r2, #20
 800bac6:	429d      	cmp	r5, r3
 800bac8:	d926      	bls.n	800bb18 <_dtoa_r+0x2b0>
 800baca:	6041      	str	r1, [r0, #4]
 800bacc:	4648      	mov	r0, r9
 800bace:	f000 fce7 	bl	800c4a0 <_Balloc>
 800bad2:	4682      	mov	sl, r0
 800bad4:	2800      	cmp	r0, #0
 800bad6:	d141      	bne.n	800bb5c <_dtoa_r+0x2f4>
 800bad8:	4b1d      	ldr	r3, [pc, #116]	@ (800bb50 <_dtoa_r+0x2e8>)
 800bada:	4602      	mov	r2, r0
 800badc:	f240 11af 	movw	r1, #431	@ 0x1af
 800bae0:	e6d9      	b.n	800b896 <_dtoa_r+0x2e>
 800bae2:	2300      	movs	r3, #0
 800bae4:	e7e3      	b.n	800baae <_dtoa_r+0x246>
 800bae6:	2300      	movs	r3, #0
 800bae8:	e7d5      	b.n	800ba96 <_dtoa_r+0x22e>
 800baea:	2401      	movs	r4, #1
 800baec:	2300      	movs	r3, #0
 800baee:	9409      	str	r4, [sp, #36]	@ 0x24
 800baf0:	9307      	str	r3, [sp, #28]
 800baf2:	f04f 3bff 	mov.w	fp, #4294967295
 800baf6:	2200      	movs	r2, #0
 800baf8:	2312      	movs	r3, #18
 800bafa:	f8cd b00c 	str.w	fp, [sp, #12]
 800bafe:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb00:	e7db      	b.n	800baba <_dtoa_r+0x252>
 800bb02:	2301      	movs	r3, #1
 800bb04:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb06:	e7f4      	b.n	800baf2 <_dtoa_r+0x28a>
 800bb08:	f04f 0b01 	mov.w	fp, #1
 800bb0c:	465b      	mov	r3, fp
 800bb0e:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb12:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bb16:	e7d0      	b.n	800baba <_dtoa_r+0x252>
 800bb18:	3101      	adds	r1, #1
 800bb1a:	0052      	lsls	r2, r2, #1
 800bb1c:	e7d1      	b.n	800bac2 <_dtoa_r+0x25a>
 800bb1e:	bf00      	nop
 800bb20:	636f4361 	.word	0x636f4361
 800bb24:	3fd287a7 	.word	0x3fd287a7
 800bb28:	8b60c8b3 	.word	0x8b60c8b3
 800bb2c:	3fc68a28 	.word	0x3fc68a28
 800bb30:	509f79fb 	.word	0x509f79fb
 800bb34:	3fd34413 	.word	0x3fd34413
 800bb38:	0800ede6 	.word	0x0800ede6
 800bb3c:	0800edfd 	.word	0x0800edfd
 800bb40:	7ff00000 	.word	0x7ff00000
 800bb44:	0800edb1 	.word	0x0800edb1
 800bb48:	3ff80000 	.word	0x3ff80000
 800bb4c:	0800efb0 	.word	0x0800efb0
 800bb50:	0800ee55 	.word	0x0800ee55
 800bb54:	0800ede2 	.word	0x0800ede2
 800bb58:	0800edb0 	.word	0x0800edb0
 800bb5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb60:	6018      	str	r0, [r3, #0]
 800bb62:	9b03      	ldr	r3, [sp, #12]
 800bb64:	2b0e      	cmp	r3, #14
 800bb66:	f200 80a1 	bhi.w	800bcac <_dtoa_r+0x444>
 800bb6a:	2c00      	cmp	r4, #0
 800bb6c:	f000 809e 	beq.w	800bcac <_dtoa_r+0x444>
 800bb70:	2f00      	cmp	r7, #0
 800bb72:	dd33      	ble.n	800bbdc <_dtoa_r+0x374>
 800bb74:	f007 020f 	and.w	r2, r7, #15
 800bb78:	4b9b      	ldr	r3, [pc, #620]	@ (800bde8 <_dtoa_r+0x580>)
 800bb7a:	05f8      	lsls	r0, r7, #23
 800bb7c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bb80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb84:	ed93 7b00 	vldr	d7, [r3]
 800bb88:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bb8c:	d516      	bpl.n	800bbbc <_dtoa_r+0x354>
 800bb8e:	4b97      	ldr	r3, [pc, #604]	@ (800bdec <_dtoa_r+0x584>)
 800bb90:	f004 040f 	and.w	r4, r4, #15
 800bb94:	2603      	movs	r6, #3
 800bb96:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bb9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb9e:	f7f4 fe59 	bl	8000854 <__aeabi_ddiv>
 800bba2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bba6:	4d91      	ldr	r5, [pc, #580]	@ (800bdec <_dtoa_r+0x584>)
 800bba8:	b954      	cbnz	r4, 800bbc0 <_dtoa_r+0x358>
 800bbaa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bbae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbb2:	f7f4 fe4f 	bl	8000854 <__aeabi_ddiv>
 800bbb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbba:	e028      	b.n	800bc0e <_dtoa_r+0x3a6>
 800bbbc:	2602      	movs	r6, #2
 800bbbe:	e7f2      	b.n	800bba6 <_dtoa_r+0x33e>
 800bbc0:	07e1      	lsls	r1, r4, #31
 800bbc2:	d508      	bpl.n	800bbd6 <_dtoa_r+0x36e>
 800bbc4:	3601      	adds	r6, #1
 800bbc6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bbca:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bbce:	f7f4 fd17 	bl	8000600 <__aeabi_dmul>
 800bbd2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bbd6:	1064      	asrs	r4, r4, #1
 800bbd8:	3508      	adds	r5, #8
 800bbda:	e7e5      	b.n	800bba8 <_dtoa_r+0x340>
 800bbdc:	f000 80af 	beq.w	800bd3e <_dtoa_r+0x4d6>
 800bbe0:	427c      	negs	r4, r7
 800bbe2:	4b81      	ldr	r3, [pc, #516]	@ (800bde8 <_dtoa_r+0x580>)
 800bbe4:	4d81      	ldr	r5, [pc, #516]	@ (800bdec <_dtoa_r+0x584>)
 800bbe6:	2602      	movs	r6, #2
 800bbe8:	f004 020f 	and.w	r2, r4, #15
 800bbec:	1124      	asrs	r4, r4, #4
 800bbee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbf2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfa:	f7f4 fd01 	bl	8000600 <__aeabi_dmul>
 800bbfe:	2300      	movs	r3, #0
 800bc00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc04:	2c00      	cmp	r4, #0
 800bc06:	f040 808f 	bne.w	800bd28 <_dtoa_r+0x4c0>
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d1d3      	bne.n	800bbb6 <_dtoa_r+0x34e>
 800bc0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	f000 8094 	beq.w	800bd42 <_dtoa_r+0x4da>
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	4b74      	ldr	r3, [pc, #464]	@ (800bdf0 <_dtoa_r+0x588>)
 800bc1e:	4620      	mov	r0, r4
 800bc20:	4629      	mov	r1, r5
 800bc22:	f7f4 ff5f 	bl	8000ae4 <__aeabi_dcmplt>
 800bc26:	2800      	cmp	r0, #0
 800bc28:	f000 808b 	beq.w	800bd42 <_dtoa_r+0x4da>
 800bc2c:	9b03      	ldr	r3, [sp, #12]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	f000 8087 	beq.w	800bd42 <_dtoa_r+0x4da>
 800bc34:	f1bb 0f00 	cmp.w	fp, #0
 800bc38:	dd34      	ble.n	800bca4 <_dtoa_r+0x43c>
 800bc3a:	4620      	mov	r0, r4
 800bc3c:	f107 38ff 	add.w	r8, r7, #4294967295
 800bc40:	3601      	adds	r6, #1
 800bc42:	465c      	mov	r4, fp
 800bc44:	2200      	movs	r2, #0
 800bc46:	4b6b      	ldr	r3, [pc, #428]	@ (800bdf4 <_dtoa_r+0x58c>)
 800bc48:	4629      	mov	r1, r5
 800bc4a:	f7f4 fcd9 	bl	8000600 <__aeabi_dmul>
 800bc4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc52:	4630      	mov	r0, r6
 800bc54:	f7f4 fc6a 	bl	800052c <__aeabi_i2d>
 800bc58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc5c:	f7f4 fcd0 	bl	8000600 <__aeabi_dmul>
 800bc60:	2200      	movs	r2, #0
 800bc62:	4b65      	ldr	r3, [pc, #404]	@ (800bdf8 <_dtoa_r+0x590>)
 800bc64:	f7f4 fb16 	bl	8000294 <__adddf3>
 800bc68:	4605      	mov	r5, r0
 800bc6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bc6e:	2c00      	cmp	r4, #0
 800bc70:	d16a      	bne.n	800bd48 <_dtoa_r+0x4e0>
 800bc72:	2200      	movs	r2, #0
 800bc74:	4b61      	ldr	r3, [pc, #388]	@ (800bdfc <_dtoa_r+0x594>)
 800bc76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc7a:	f7f4 fb09 	bl	8000290 <__aeabi_dsub>
 800bc7e:	4602      	mov	r2, r0
 800bc80:	460b      	mov	r3, r1
 800bc82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bc86:	462a      	mov	r2, r5
 800bc88:	4633      	mov	r3, r6
 800bc8a:	f7f4 ff49 	bl	8000b20 <__aeabi_dcmpgt>
 800bc8e:	2800      	cmp	r0, #0
 800bc90:	f040 8298 	bne.w	800c1c4 <_dtoa_r+0x95c>
 800bc94:	462a      	mov	r2, r5
 800bc96:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bc9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc9e:	f7f4 ff21 	bl	8000ae4 <__aeabi_dcmplt>
 800bca2:	bb38      	cbnz	r0, 800bcf4 <_dtoa_r+0x48c>
 800bca4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bca8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bcac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	f2c0 8157 	blt.w	800bf62 <_dtoa_r+0x6fa>
 800bcb4:	2f0e      	cmp	r7, #14
 800bcb6:	f300 8154 	bgt.w	800bf62 <_dtoa_r+0x6fa>
 800bcba:	4b4b      	ldr	r3, [pc, #300]	@ (800bde8 <_dtoa_r+0x580>)
 800bcbc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bcc0:	ed93 7b00 	vldr	d7, [r3]
 800bcc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	ed8d 7b00 	vstr	d7, [sp]
 800bccc:	f280 80e5 	bge.w	800be9a <_dtoa_r+0x632>
 800bcd0:	9b03      	ldr	r3, [sp, #12]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	f300 80e1 	bgt.w	800be9a <_dtoa_r+0x632>
 800bcd8:	d10c      	bne.n	800bcf4 <_dtoa_r+0x48c>
 800bcda:	2200      	movs	r2, #0
 800bcdc:	4b47      	ldr	r3, [pc, #284]	@ (800bdfc <_dtoa_r+0x594>)
 800bcde:	ec51 0b17 	vmov	r0, r1, d7
 800bce2:	f7f4 fc8d 	bl	8000600 <__aeabi_dmul>
 800bce6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcea:	f7f4 ff0f 	bl	8000b0c <__aeabi_dcmpge>
 800bcee:	2800      	cmp	r0, #0
 800bcf0:	f000 8266 	beq.w	800c1c0 <_dtoa_r+0x958>
 800bcf4:	2400      	movs	r4, #0
 800bcf6:	4625      	mov	r5, r4
 800bcf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcfa:	4656      	mov	r6, sl
 800bcfc:	ea6f 0803 	mvn.w	r8, r3
 800bd00:	2700      	movs	r7, #0
 800bd02:	4621      	mov	r1, r4
 800bd04:	4648      	mov	r0, r9
 800bd06:	f000 fc0b 	bl	800c520 <_Bfree>
 800bd0a:	2d00      	cmp	r5, #0
 800bd0c:	f000 80bd 	beq.w	800be8a <_dtoa_r+0x622>
 800bd10:	b12f      	cbz	r7, 800bd1e <_dtoa_r+0x4b6>
 800bd12:	42af      	cmp	r7, r5
 800bd14:	d003      	beq.n	800bd1e <_dtoa_r+0x4b6>
 800bd16:	4639      	mov	r1, r7
 800bd18:	4648      	mov	r0, r9
 800bd1a:	f000 fc01 	bl	800c520 <_Bfree>
 800bd1e:	4629      	mov	r1, r5
 800bd20:	4648      	mov	r0, r9
 800bd22:	f000 fbfd 	bl	800c520 <_Bfree>
 800bd26:	e0b0      	b.n	800be8a <_dtoa_r+0x622>
 800bd28:	07e2      	lsls	r2, r4, #31
 800bd2a:	d505      	bpl.n	800bd38 <_dtoa_r+0x4d0>
 800bd2c:	3601      	adds	r6, #1
 800bd2e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd32:	f7f4 fc65 	bl	8000600 <__aeabi_dmul>
 800bd36:	2301      	movs	r3, #1
 800bd38:	1064      	asrs	r4, r4, #1
 800bd3a:	3508      	adds	r5, #8
 800bd3c:	e762      	b.n	800bc04 <_dtoa_r+0x39c>
 800bd3e:	2602      	movs	r6, #2
 800bd40:	e765      	b.n	800bc0e <_dtoa_r+0x3a6>
 800bd42:	46b8      	mov	r8, r7
 800bd44:	9c03      	ldr	r4, [sp, #12]
 800bd46:	e784      	b.n	800bc52 <_dtoa_r+0x3ea>
 800bd48:	4b27      	ldr	r3, [pc, #156]	@ (800bde8 <_dtoa_r+0x580>)
 800bd4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd50:	4454      	add	r4, sl
 800bd52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd56:	2900      	cmp	r1, #0
 800bd58:	d054      	beq.n	800be04 <_dtoa_r+0x59c>
 800bd5a:	2000      	movs	r0, #0
 800bd5c:	4928      	ldr	r1, [pc, #160]	@ (800be00 <_dtoa_r+0x598>)
 800bd5e:	f7f4 fd79 	bl	8000854 <__aeabi_ddiv>
 800bd62:	4633      	mov	r3, r6
 800bd64:	4656      	mov	r6, sl
 800bd66:	462a      	mov	r2, r5
 800bd68:	f7f4 fa92 	bl	8000290 <__aeabi_dsub>
 800bd6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd74:	f7f4 fef4 	bl	8000b60 <__aeabi_d2iz>
 800bd78:	4605      	mov	r5, r0
 800bd7a:	f7f4 fbd7 	bl	800052c <__aeabi_i2d>
 800bd7e:	4602      	mov	r2, r0
 800bd80:	460b      	mov	r3, r1
 800bd82:	3530      	adds	r5, #48	@ 0x30
 800bd84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd88:	f7f4 fa82 	bl	8000290 <__aeabi_dsub>
 800bd8c:	4602      	mov	r2, r0
 800bd8e:	460b      	mov	r3, r1
 800bd90:	f806 5b01 	strb.w	r5, [r6], #1
 800bd94:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bd9c:	f7f4 fea2 	bl	8000ae4 <__aeabi_dcmplt>
 800bda0:	2800      	cmp	r0, #0
 800bda2:	d172      	bne.n	800be8a <_dtoa_r+0x622>
 800bda4:	2000      	movs	r0, #0
 800bda6:	4912      	ldr	r1, [pc, #72]	@ (800bdf0 <_dtoa_r+0x588>)
 800bda8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdac:	f7f4 fa70 	bl	8000290 <__aeabi_dsub>
 800bdb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bdb4:	f7f4 fe96 	bl	8000ae4 <__aeabi_dcmplt>
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	f040 80b4 	bne.w	800bf26 <_dtoa_r+0x6be>
 800bdbe:	42a6      	cmp	r6, r4
 800bdc0:	f43f af70 	beq.w	800bca4 <_dtoa_r+0x43c>
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	4b0b      	ldr	r3, [pc, #44]	@ (800bdf4 <_dtoa_r+0x58c>)
 800bdc8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bdcc:	f7f4 fc18 	bl	8000600 <__aeabi_dmul>
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	4b08      	ldr	r3, [pc, #32]	@ (800bdf4 <_dtoa_r+0x58c>)
 800bdd4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bdd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bddc:	f7f4 fc10 	bl	8000600 <__aeabi_dmul>
 800bde0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bde4:	e7c4      	b.n	800bd70 <_dtoa_r+0x508>
 800bde6:	bf00      	nop
 800bde8:	0800efb0 	.word	0x0800efb0
 800bdec:	0800ef88 	.word	0x0800ef88
 800bdf0:	3ff00000 	.word	0x3ff00000
 800bdf4:	40240000 	.word	0x40240000
 800bdf8:	401c0000 	.word	0x401c0000
 800bdfc:	40140000 	.word	0x40140000
 800be00:	3fe00000 	.word	0x3fe00000
 800be04:	4631      	mov	r1, r6
 800be06:	4656      	mov	r6, sl
 800be08:	4628      	mov	r0, r5
 800be0a:	f7f4 fbf9 	bl	8000600 <__aeabi_dmul>
 800be0e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800be10:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be18:	f7f4 fea2 	bl	8000b60 <__aeabi_d2iz>
 800be1c:	4605      	mov	r5, r0
 800be1e:	f7f4 fb85 	bl	800052c <__aeabi_i2d>
 800be22:	4602      	mov	r2, r0
 800be24:	3530      	adds	r5, #48	@ 0x30
 800be26:	460b      	mov	r3, r1
 800be28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be2c:	f7f4 fa30 	bl	8000290 <__aeabi_dsub>
 800be30:	f806 5b01 	strb.w	r5, [r6], #1
 800be34:	4602      	mov	r2, r0
 800be36:	460b      	mov	r3, r1
 800be38:	42a6      	cmp	r6, r4
 800be3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be3e:	f04f 0200 	mov.w	r2, #0
 800be42:	d124      	bne.n	800be8e <_dtoa_r+0x626>
 800be44:	4baf      	ldr	r3, [pc, #700]	@ (800c104 <_dtoa_r+0x89c>)
 800be46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be4a:	f7f4 fa23 	bl	8000294 <__adddf3>
 800be4e:	4602      	mov	r2, r0
 800be50:	460b      	mov	r3, r1
 800be52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be56:	f7f4 fe63 	bl	8000b20 <__aeabi_dcmpgt>
 800be5a:	2800      	cmp	r0, #0
 800be5c:	d163      	bne.n	800bf26 <_dtoa_r+0x6be>
 800be5e:	2000      	movs	r0, #0
 800be60:	49a8      	ldr	r1, [pc, #672]	@ (800c104 <_dtoa_r+0x89c>)
 800be62:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be66:	f7f4 fa13 	bl	8000290 <__aeabi_dsub>
 800be6a:	4602      	mov	r2, r0
 800be6c:	460b      	mov	r3, r1
 800be6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be72:	f7f4 fe37 	bl	8000ae4 <__aeabi_dcmplt>
 800be76:	2800      	cmp	r0, #0
 800be78:	f43f af14 	beq.w	800bca4 <_dtoa_r+0x43c>
 800be7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800be7e:	1e73      	subs	r3, r6, #1
 800be80:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800be86:	2b30      	cmp	r3, #48	@ 0x30
 800be88:	d0f8      	beq.n	800be7c <_dtoa_r+0x614>
 800be8a:	4647      	mov	r7, r8
 800be8c:	e03b      	b.n	800bf06 <_dtoa_r+0x69e>
 800be8e:	4b9e      	ldr	r3, [pc, #632]	@ (800c108 <_dtoa_r+0x8a0>)
 800be90:	f7f4 fbb6 	bl	8000600 <__aeabi_dmul>
 800be94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be98:	e7bc      	b.n	800be14 <_dtoa_r+0x5ac>
 800be9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800be9e:	4656      	mov	r6, sl
 800bea0:	4620      	mov	r0, r4
 800bea2:	4629      	mov	r1, r5
 800bea4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bea8:	f7f4 fcd4 	bl	8000854 <__aeabi_ddiv>
 800beac:	f7f4 fe58 	bl	8000b60 <__aeabi_d2iz>
 800beb0:	4680      	mov	r8, r0
 800beb2:	f7f4 fb3b 	bl	800052c <__aeabi_i2d>
 800beb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beba:	f7f4 fba1 	bl	8000600 <__aeabi_dmul>
 800bebe:	4602      	mov	r2, r0
 800bec0:	4620      	mov	r0, r4
 800bec2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bec6:	460b      	mov	r3, r1
 800bec8:	4629      	mov	r1, r5
 800beca:	f7f4 f9e1 	bl	8000290 <__aeabi_dsub>
 800bece:	9d03      	ldr	r5, [sp, #12]
 800bed0:	f806 4b01 	strb.w	r4, [r6], #1
 800bed4:	eba6 040a 	sub.w	r4, r6, sl
 800bed8:	4602      	mov	r2, r0
 800beda:	460b      	mov	r3, r1
 800bedc:	42a5      	cmp	r5, r4
 800bede:	d133      	bne.n	800bf48 <_dtoa_r+0x6e0>
 800bee0:	f7f4 f9d8 	bl	8000294 <__adddf3>
 800bee4:	4604      	mov	r4, r0
 800bee6:	460d      	mov	r5, r1
 800bee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beec:	f7f4 fe18 	bl	8000b20 <__aeabi_dcmpgt>
 800bef0:	b9c0      	cbnz	r0, 800bf24 <_dtoa_r+0x6bc>
 800bef2:	4620      	mov	r0, r4
 800bef4:	4629      	mov	r1, r5
 800bef6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800befa:	f7f4 fde9 	bl	8000ad0 <__aeabi_dcmpeq>
 800befe:	b110      	cbz	r0, 800bf06 <_dtoa_r+0x69e>
 800bf00:	f018 0f01 	tst.w	r8, #1
 800bf04:	d10e      	bne.n	800bf24 <_dtoa_r+0x6bc>
 800bf06:	9902      	ldr	r1, [sp, #8]
 800bf08:	4648      	mov	r0, r9
 800bf0a:	f000 fb09 	bl	800c520 <_Bfree>
 800bf0e:	2300      	movs	r3, #0
 800bf10:	3701      	adds	r7, #1
 800bf12:	7033      	strb	r3, [r6, #0]
 800bf14:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf16:	601f      	str	r7, [r3, #0]
 800bf18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	f000 824c 	beq.w	800c3b8 <_dtoa_r+0xb50>
 800bf20:	601e      	str	r6, [r3, #0]
 800bf22:	e249      	b.n	800c3b8 <_dtoa_r+0xb50>
 800bf24:	46b8      	mov	r8, r7
 800bf26:	4633      	mov	r3, r6
 800bf28:	461e      	mov	r6, r3
 800bf2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf2e:	2a39      	cmp	r2, #57	@ 0x39
 800bf30:	d106      	bne.n	800bf40 <_dtoa_r+0x6d8>
 800bf32:	459a      	cmp	sl, r3
 800bf34:	d1f8      	bne.n	800bf28 <_dtoa_r+0x6c0>
 800bf36:	2230      	movs	r2, #48	@ 0x30
 800bf38:	f108 0801 	add.w	r8, r8, #1
 800bf3c:	f88a 2000 	strb.w	r2, [sl]
 800bf40:	781a      	ldrb	r2, [r3, #0]
 800bf42:	3201      	adds	r2, #1
 800bf44:	701a      	strb	r2, [r3, #0]
 800bf46:	e7a0      	b.n	800be8a <_dtoa_r+0x622>
 800bf48:	2200      	movs	r2, #0
 800bf4a:	4b6f      	ldr	r3, [pc, #444]	@ (800c108 <_dtoa_r+0x8a0>)
 800bf4c:	f7f4 fb58 	bl	8000600 <__aeabi_dmul>
 800bf50:	2200      	movs	r2, #0
 800bf52:	2300      	movs	r3, #0
 800bf54:	4604      	mov	r4, r0
 800bf56:	460d      	mov	r5, r1
 800bf58:	f7f4 fdba 	bl	8000ad0 <__aeabi_dcmpeq>
 800bf5c:	2800      	cmp	r0, #0
 800bf5e:	d09f      	beq.n	800bea0 <_dtoa_r+0x638>
 800bf60:	e7d1      	b.n	800bf06 <_dtoa_r+0x69e>
 800bf62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf64:	2a00      	cmp	r2, #0
 800bf66:	f000 80ea 	beq.w	800c13e <_dtoa_r+0x8d6>
 800bf6a:	9a07      	ldr	r2, [sp, #28]
 800bf6c:	2a01      	cmp	r2, #1
 800bf6e:	f300 80cd 	bgt.w	800c10c <_dtoa_r+0x8a4>
 800bf72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bf74:	2a00      	cmp	r2, #0
 800bf76:	f000 80c1 	beq.w	800c0fc <_dtoa_r+0x894>
 800bf7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bf7e:	9c08      	ldr	r4, [sp, #32]
 800bf80:	9e00      	ldr	r6, [sp, #0]
 800bf82:	9a00      	ldr	r2, [sp, #0]
 800bf84:	2101      	movs	r1, #1
 800bf86:	4648      	mov	r0, r9
 800bf88:	441a      	add	r2, r3
 800bf8a:	9200      	str	r2, [sp, #0]
 800bf8c:	9a06      	ldr	r2, [sp, #24]
 800bf8e:	441a      	add	r2, r3
 800bf90:	9206      	str	r2, [sp, #24]
 800bf92:	f000 fbc5 	bl	800c720 <__i2b>
 800bf96:	4605      	mov	r5, r0
 800bf98:	b166      	cbz	r6, 800bfb4 <_dtoa_r+0x74c>
 800bf9a:	9b06      	ldr	r3, [sp, #24]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	dd09      	ble.n	800bfb4 <_dtoa_r+0x74c>
 800bfa0:	42b3      	cmp	r3, r6
 800bfa2:	9a00      	ldr	r2, [sp, #0]
 800bfa4:	bfa8      	it	ge
 800bfa6:	4633      	movge	r3, r6
 800bfa8:	1ad2      	subs	r2, r2, r3
 800bfaa:	1af6      	subs	r6, r6, r3
 800bfac:	9200      	str	r2, [sp, #0]
 800bfae:	9a06      	ldr	r2, [sp, #24]
 800bfb0:	1ad3      	subs	r3, r2, r3
 800bfb2:	9306      	str	r3, [sp, #24]
 800bfb4:	9b08      	ldr	r3, [sp, #32]
 800bfb6:	b30b      	cbz	r3, 800bffc <_dtoa_r+0x794>
 800bfb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	f000 80c6 	beq.w	800c14c <_dtoa_r+0x8e4>
 800bfc0:	2c00      	cmp	r4, #0
 800bfc2:	f000 80c0 	beq.w	800c146 <_dtoa_r+0x8de>
 800bfc6:	4629      	mov	r1, r5
 800bfc8:	4622      	mov	r2, r4
 800bfca:	4648      	mov	r0, r9
 800bfcc:	f000 fc62 	bl	800c894 <__pow5mult>
 800bfd0:	9a02      	ldr	r2, [sp, #8]
 800bfd2:	4601      	mov	r1, r0
 800bfd4:	4605      	mov	r5, r0
 800bfd6:	4648      	mov	r0, r9
 800bfd8:	f000 fbb8 	bl	800c74c <__multiply>
 800bfdc:	9902      	ldr	r1, [sp, #8]
 800bfde:	4680      	mov	r8, r0
 800bfe0:	4648      	mov	r0, r9
 800bfe2:	f000 fa9d 	bl	800c520 <_Bfree>
 800bfe6:	9b08      	ldr	r3, [sp, #32]
 800bfe8:	1b1b      	subs	r3, r3, r4
 800bfea:	9308      	str	r3, [sp, #32]
 800bfec:	f000 80b1 	beq.w	800c152 <_dtoa_r+0x8ea>
 800bff0:	9a08      	ldr	r2, [sp, #32]
 800bff2:	4641      	mov	r1, r8
 800bff4:	4648      	mov	r0, r9
 800bff6:	f000 fc4d 	bl	800c894 <__pow5mult>
 800bffa:	9002      	str	r0, [sp, #8]
 800bffc:	2101      	movs	r1, #1
 800bffe:	4648      	mov	r0, r9
 800c000:	f000 fb8e 	bl	800c720 <__i2b>
 800c004:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c006:	4604      	mov	r4, r0
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f000 81d9 	beq.w	800c3c0 <_dtoa_r+0xb58>
 800c00e:	461a      	mov	r2, r3
 800c010:	4601      	mov	r1, r0
 800c012:	4648      	mov	r0, r9
 800c014:	f000 fc3e 	bl	800c894 <__pow5mult>
 800c018:	9b07      	ldr	r3, [sp, #28]
 800c01a:	4604      	mov	r4, r0
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	f300 809f 	bgt.w	800c160 <_dtoa_r+0x8f8>
 800c022:	9b04      	ldr	r3, [sp, #16]
 800c024:	2b00      	cmp	r3, #0
 800c026:	f040 8097 	bne.w	800c158 <_dtoa_r+0x8f0>
 800c02a:	9b05      	ldr	r3, [sp, #20]
 800c02c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c030:	2b00      	cmp	r3, #0
 800c032:	f040 8093 	bne.w	800c15c <_dtoa_r+0x8f4>
 800c036:	9b05      	ldr	r3, [sp, #20]
 800c038:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c03c:	0d1b      	lsrs	r3, r3, #20
 800c03e:	051b      	lsls	r3, r3, #20
 800c040:	b133      	cbz	r3, 800c050 <_dtoa_r+0x7e8>
 800c042:	9b00      	ldr	r3, [sp, #0]
 800c044:	3301      	adds	r3, #1
 800c046:	9300      	str	r3, [sp, #0]
 800c048:	9b06      	ldr	r3, [sp, #24]
 800c04a:	3301      	adds	r3, #1
 800c04c:	9306      	str	r3, [sp, #24]
 800c04e:	2301      	movs	r3, #1
 800c050:	9308      	str	r3, [sp, #32]
 800c052:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c054:	2b00      	cmp	r3, #0
 800c056:	f000 81b9 	beq.w	800c3cc <_dtoa_r+0xb64>
 800c05a:	6923      	ldr	r3, [r4, #16]
 800c05c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c060:	6918      	ldr	r0, [r3, #16]
 800c062:	f000 fb11 	bl	800c688 <__hi0bits>
 800c066:	f1c0 0020 	rsb	r0, r0, #32
 800c06a:	9b06      	ldr	r3, [sp, #24]
 800c06c:	4418      	add	r0, r3
 800c06e:	f010 001f 	ands.w	r0, r0, #31
 800c072:	f000 8082 	beq.w	800c17a <_dtoa_r+0x912>
 800c076:	f1c0 0320 	rsb	r3, r0, #32
 800c07a:	2b04      	cmp	r3, #4
 800c07c:	dd73      	ble.n	800c166 <_dtoa_r+0x8fe>
 800c07e:	f1c0 001c 	rsb	r0, r0, #28
 800c082:	9b00      	ldr	r3, [sp, #0]
 800c084:	4403      	add	r3, r0
 800c086:	4406      	add	r6, r0
 800c088:	9300      	str	r3, [sp, #0]
 800c08a:	9b06      	ldr	r3, [sp, #24]
 800c08c:	4403      	add	r3, r0
 800c08e:	9306      	str	r3, [sp, #24]
 800c090:	9b00      	ldr	r3, [sp, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	dd05      	ble.n	800c0a2 <_dtoa_r+0x83a>
 800c096:	461a      	mov	r2, r3
 800c098:	9902      	ldr	r1, [sp, #8]
 800c09a:	4648      	mov	r0, r9
 800c09c:	f000 fc54 	bl	800c948 <__lshift>
 800c0a0:	9002      	str	r0, [sp, #8]
 800c0a2:	9b06      	ldr	r3, [sp, #24]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	dd05      	ble.n	800c0b4 <_dtoa_r+0x84c>
 800c0a8:	4621      	mov	r1, r4
 800c0aa:	461a      	mov	r2, r3
 800c0ac:	4648      	mov	r0, r9
 800c0ae:	f000 fc4b 	bl	800c948 <__lshift>
 800c0b2:	4604      	mov	r4, r0
 800c0b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d061      	beq.n	800c17e <_dtoa_r+0x916>
 800c0ba:	4621      	mov	r1, r4
 800c0bc:	9802      	ldr	r0, [sp, #8]
 800c0be:	f000 fcaf 	bl	800ca20 <__mcmp>
 800c0c2:	2800      	cmp	r0, #0
 800c0c4:	da5b      	bge.n	800c17e <_dtoa_r+0x916>
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	220a      	movs	r2, #10
 800c0ca:	9902      	ldr	r1, [sp, #8]
 800c0cc:	4648      	mov	r0, r9
 800c0ce:	f000 fa49 	bl	800c564 <__multadd>
 800c0d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0d4:	f107 38ff 	add.w	r8, r7, #4294967295
 800c0d8:	9002      	str	r0, [sp, #8]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	f000 8178 	beq.w	800c3d0 <_dtoa_r+0xb68>
 800c0e0:	4629      	mov	r1, r5
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	220a      	movs	r2, #10
 800c0e6:	4648      	mov	r0, r9
 800c0e8:	f000 fa3c 	bl	800c564 <__multadd>
 800c0ec:	f1bb 0f00 	cmp.w	fp, #0
 800c0f0:	4605      	mov	r5, r0
 800c0f2:	dc6f      	bgt.n	800c1d4 <_dtoa_r+0x96c>
 800c0f4:	9b07      	ldr	r3, [sp, #28]
 800c0f6:	2b02      	cmp	r3, #2
 800c0f8:	dc49      	bgt.n	800c18e <_dtoa_r+0x926>
 800c0fa:	e06b      	b.n	800c1d4 <_dtoa_r+0x96c>
 800c0fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c0fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c102:	e73c      	b.n	800bf7e <_dtoa_r+0x716>
 800c104:	3fe00000 	.word	0x3fe00000
 800c108:	40240000 	.word	0x40240000
 800c10c:	9b03      	ldr	r3, [sp, #12]
 800c10e:	1e5c      	subs	r4, r3, #1
 800c110:	9b08      	ldr	r3, [sp, #32]
 800c112:	42a3      	cmp	r3, r4
 800c114:	db09      	blt.n	800c12a <_dtoa_r+0x8c2>
 800c116:	1b1c      	subs	r4, r3, r4
 800c118:	9b03      	ldr	r3, [sp, #12]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	f6bf af30 	bge.w	800bf80 <_dtoa_r+0x718>
 800c120:	9b00      	ldr	r3, [sp, #0]
 800c122:	9a03      	ldr	r2, [sp, #12]
 800c124:	1a9e      	subs	r6, r3, r2
 800c126:	2300      	movs	r3, #0
 800c128:	e72b      	b.n	800bf82 <_dtoa_r+0x71a>
 800c12a:	9b08      	ldr	r3, [sp, #32]
 800c12c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c12e:	1ae3      	subs	r3, r4, r3
 800c130:	9408      	str	r4, [sp, #32]
 800c132:	9e00      	ldr	r6, [sp, #0]
 800c134:	2400      	movs	r4, #0
 800c136:	441a      	add	r2, r3
 800c138:	9b03      	ldr	r3, [sp, #12]
 800c13a:	920d      	str	r2, [sp, #52]	@ 0x34
 800c13c:	e721      	b.n	800bf82 <_dtoa_r+0x71a>
 800c13e:	9c08      	ldr	r4, [sp, #32]
 800c140:	9e00      	ldr	r6, [sp, #0]
 800c142:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c144:	e728      	b.n	800bf98 <_dtoa_r+0x730>
 800c146:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c14a:	e751      	b.n	800bff0 <_dtoa_r+0x788>
 800c14c:	9a08      	ldr	r2, [sp, #32]
 800c14e:	9902      	ldr	r1, [sp, #8]
 800c150:	e750      	b.n	800bff4 <_dtoa_r+0x78c>
 800c152:	f8cd 8008 	str.w	r8, [sp, #8]
 800c156:	e751      	b.n	800bffc <_dtoa_r+0x794>
 800c158:	2300      	movs	r3, #0
 800c15a:	e779      	b.n	800c050 <_dtoa_r+0x7e8>
 800c15c:	9b04      	ldr	r3, [sp, #16]
 800c15e:	e777      	b.n	800c050 <_dtoa_r+0x7e8>
 800c160:	2300      	movs	r3, #0
 800c162:	9308      	str	r3, [sp, #32]
 800c164:	e779      	b.n	800c05a <_dtoa_r+0x7f2>
 800c166:	d093      	beq.n	800c090 <_dtoa_r+0x828>
 800c168:	331c      	adds	r3, #28
 800c16a:	9a00      	ldr	r2, [sp, #0]
 800c16c:	441a      	add	r2, r3
 800c16e:	441e      	add	r6, r3
 800c170:	9200      	str	r2, [sp, #0]
 800c172:	9a06      	ldr	r2, [sp, #24]
 800c174:	441a      	add	r2, r3
 800c176:	9206      	str	r2, [sp, #24]
 800c178:	e78a      	b.n	800c090 <_dtoa_r+0x828>
 800c17a:	4603      	mov	r3, r0
 800c17c:	e7f4      	b.n	800c168 <_dtoa_r+0x900>
 800c17e:	9b03      	ldr	r3, [sp, #12]
 800c180:	46b8      	mov	r8, r7
 800c182:	2b00      	cmp	r3, #0
 800c184:	dc20      	bgt.n	800c1c8 <_dtoa_r+0x960>
 800c186:	469b      	mov	fp, r3
 800c188:	9b07      	ldr	r3, [sp, #28]
 800c18a:	2b02      	cmp	r3, #2
 800c18c:	dd1e      	ble.n	800c1cc <_dtoa_r+0x964>
 800c18e:	f1bb 0f00 	cmp.w	fp, #0
 800c192:	f47f adb1 	bne.w	800bcf8 <_dtoa_r+0x490>
 800c196:	4621      	mov	r1, r4
 800c198:	465b      	mov	r3, fp
 800c19a:	2205      	movs	r2, #5
 800c19c:	4648      	mov	r0, r9
 800c19e:	f000 f9e1 	bl	800c564 <__multadd>
 800c1a2:	4601      	mov	r1, r0
 800c1a4:	4604      	mov	r4, r0
 800c1a6:	9802      	ldr	r0, [sp, #8]
 800c1a8:	f000 fc3a 	bl	800ca20 <__mcmp>
 800c1ac:	2800      	cmp	r0, #0
 800c1ae:	f77f ada3 	ble.w	800bcf8 <_dtoa_r+0x490>
 800c1b2:	4656      	mov	r6, sl
 800c1b4:	2331      	movs	r3, #49	@ 0x31
 800c1b6:	f108 0801 	add.w	r8, r8, #1
 800c1ba:	f806 3b01 	strb.w	r3, [r6], #1
 800c1be:	e59f      	b.n	800bd00 <_dtoa_r+0x498>
 800c1c0:	46b8      	mov	r8, r7
 800c1c2:	9c03      	ldr	r4, [sp, #12]
 800c1c4:	4625      	mov	r5, r4
 800c1c6:	e7f4      	b.n	800c1b2 <_dtoa_r+0x94a>
 800c1c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c1cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	f000 8102 	beq.w	800c3d8 <_dtoa_r+0xb70>
 800c1d4:	2e00      	cmp	r6, #0
 800c1d6:	dd05      	ble.n	800c1e4 <_dtoa_r+0x97c>
 800c1d8:	4629      	mov	r1, r5
 800c1da:	4632      	mov	r2, r6
 800c1dc:	4648      	mov	r0, r9
 800c1de:	f000 fbb3 	bl	800c948 <__lshift>
 800c1e2:	4605      	mov	r5, r0
 800c1e4:	9b08      	ldr	r3, [sp, #32]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d05c      	beq.n	800c2a4 <_dtoa_r+0xa3c>
 800c1ea:	6869      	ldr	r1, [r5, #4]
 800c1ec:	4648      	mov	r0, r9
 800c1ee:	f000 f957 	bl	800c4a0 <_Balloc>
 800c1f2:	4606      	mov	r6, r0
 800c1f4:	b928      	cbnz	r0, 800c202 <_dtoa_r+0x99a>
 800c1f6:	4b83      	ldr	r3, [pc, #524]	@ (800c404 <_dtoa_r+0xb9c>)
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c1fe:	f7ff bb4a 	b.w	800b896 <_dtoa_r+0x2e>
 800c202:	692a      	ldr	r2, [r5, #16]
 800c204:	f105 010c 	add.w	r1, r5, #12
 800c208:	300c      	adds	r0, #12
 800c20a:	3202      	adds	r2, #2
 800c20c:	0092      	lsls	r2, r2, #2
 800c20e:	f7ff fa88 	bl	800b722 <memcpy>
 800c212:	2201      	movs	r2, #1
 800c214:	4631      	mov	r1, r6
 800c216:	4648      	mov	r0, r9
 800c218:	f000 fb96 	bl	800c948 <__lshift>
 800c21c:	f10a 0301 	add.w	r3, sl, #1
 800c220:	462f      	mov	r7, r5
 800c222:	4605      	mov	r5, r0
 800c224:	9300      	str	r3, [sp, #0]
 800c226:	eb0a 030b 	add.w	r3, sl, fp
 800c22a:	9308      	str	r3, [sp, #32]
 800c22c:	9b04      	ldr	r3, [sp, #16]
 800c22e:	f003 0301 	and.w	r3, r3, #1
 800c232:	9306      	str	r3, [sp, #24]
 800c234:	9b00      	ldr	r3, [sp, #0]
 800c236:	4621      	mov	r1, r4
 800c238:	9802      	ldr	r0, [sp, #8]
 800c23a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c23e:	f7ff fa83 	bl	800b748 <quorem>
 800c242:	4603      	mov	r3, r0
 800c244:	4639      	mov	r1, r7
 800c246:	9003      	str	r0, [sp, #12]
 800c248:	3330      	adds	r3, #48	@ 0x30
 800c24a:	9802      	ldr	r0, [sp, #8]
 800c24c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c24e:	f000 fbe7 	bl	800ca20 <__mcmp>
 800c252:	462a      	mov	r2, r5
 800c254:	9004      	str	r0, [sp, #16]
 800c256:	4621      	mov	r1, r4
 800c258:	4648      	mov	r0, r9
 800c25a:	f000 fbfd 	bl	800ca58 <__mdiff>
 800c25e:	68c2      	ldr	r2, [r0, #12]
 800c260:	4606      	mov	r6, r0
 800c262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c264:	bb02      	cbnz	r2, 800c2a8 <_dtoa_r+0xa40>
 800c266:	4601      	mov	r1, r0
 800c268:	9802      	ldr	r0, [sp, #8]
 800c26a:	f000 fbd9 	bl	800ca20 <__mcmp>
 800c26e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c270:	4602      	mov	r2, r0
 800c272:	4631      	mov	r1, r6
 800c274:	4648      	mov	r0, r9
 800c276:	920c      	str	r2, [sp, #48]	@ 0x30
 800c278:	9309      	str	r3, [sp, #36]	@ 0x24
 800c27a:	f000 f951 	bl	800c520 <_Bfree>
 800c27e:	9b07      	ldr	r3, [sp, #28]
 800c280:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c282:	9e00      	ldr	r6, [sp, #0]
 800c284:	ea42 0103 	orr.w	r1, r2, r3
 800c288:	9b06      	ldr	r3, [sp, #24]
 800c28a:	4319      	orrs	r1, r3
 800c28c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c28e:	d10d      	bne.n	800c2ac <_dtoa_r+0xa44>
 800c290:	2b39      	cmp	r3, #57	@ 0x39
 800c292:	d027      	beq.n	800c2e4 <_dtoa_r+0xa7c>
 800c294:	9a04      	ldr	r2, [sp, #16]
 800c296:	2a00      	cmp	r2, #0
 800c298:	dd01      	ble.n	800c29e <_dtoa_r+0xa36>
 800c29a:	9b03      	ldr	r3, [sp, #12]
 800c29c:	3331      	adds	r3, #49	@ 0x31
 800c29e:	f88b 3000 	strb.w	r3, [fp]
 800c2a2:	e52e      	b.n	800bd02 <_dtoa_r+0x49a>
 800c2a4:	4628      	mov	r0, r5
 800c2a6:	e7b9      	b.n	800c21c <_dtoa_r+0x9b4>
 800c2a8:	2201      	movs	r2, #1
 800c2aa:	e7e2      	b.n	800c272 <_dtoa_r+0xa0a>
 800c2ac:	9904      	ldr	r1, [sp, #16]
 800c2ae:	2900      	cmp	r1, #0
 800c2b0:	db04      	blt.n	800c2bc <_dtoa_r+0xa54>
 800c2b2:	9807      	ldr	r0, [sp, #28]
 800c2b4:	4301      	orrs	r1, r0
 800c2b6:	9806      	ldr	r0, [sp, #24]
 800c2b8:	4301      	orrs	r1, r0
 800c2ba:	d120      	bne.n	800c2fe <_dtoa_r+0xa96>
 800c2bc:	2a00      	cmp	r2, #0
 800c2be:	ddee      	ble.n	800c29e <_dtoa_r+0xa36>
 800c2c0:	2201      	movs	r2, #1
 800c2c2:	9902      	ldr	r1, [sp, #8]
 800c2c4:	4648      	mov	r0, r9
 800c2c6:	9300      	str	r3, [sp, #0]
 800c2c8:	f000 fb3e 	bl	800c948 <__lshift>
 800c2cc:	4621      	mov	r1, r4
 800c2ce:	9002      	str	r0, [sp, #8]
 800c2d0:	f000 fba6 	bl	800ca20 <__mcmp>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	9b00      	ldr	r3, [sp, #0]
 800c2d8:	dc02      	bgt.n	800c2e0 <_dtoa_r+0xa78>
 800c2da:	d1e0      	bne.n	800c29e <_dtoa_r+0xa36>
 800c2dc:	07da      	lsls	r2, r3, #31
 800c2de:	d5de      	bpl.n	800c29e <_dtoa_r+0xa36>
 800c2e0:	2b39      	cmp	r3, #57	@ 0x39
 800c2e2:	d1da      	bne.n	800c29a <_dtoa_r+0xa32>
 800c2e4:	2339      	movs	r3, #57	@ 0x39
 800c2e6:	f88b 3000 	strb.w	r3, [fp]
 800c2ea:	4633      	mov	r3, r6
 800c2ec:	461e      	mov	r6, r3
 800c2ee:	3b01      	subs	r3, #1
 800c2f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c2f4:	2a39      	cmp	r2, #57	@ 0x39
 800c2f6:	d04f      	beq.n	800c398 <_dtoa_r+0xb30>
 800c2f8:	3201      	adds	r2, #1
 800c2fa:	701a      	strb	r2, [r3, #0]
 800c2fc:	e501      	b.n	800bd02 <_dtoa_r+0x49a>
 800c2fe:	2a00      	cmp	r2, #0
 800c300:	dd03      	ble.n	800c30a <_dtoa_r+0xaa2>
 800c302:	2b39      	cmp	r3, #57	@ 0x39
 800c304:	d0ee      	beq.n	800c2e4 <_dtoa_r+0xa7c>
 800c306:	3301      	adds	r3, #1
 800c308:	e7c9      	b.n	800c29e <_dtoa_r+0xa36>
 800c30a:	9a00      	ldr	r2, [sp, #0]
 800c30c:	9908      	ldr	r1, [sp, #32]
 800c30e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c312:	428a      	cmp	r2, r1
 800c314:	d029      	beq.n	800c36a <_dtoa_r+0xb02>
 800c316:	2300      	movs	r3, #0
 800c318:	220a      	movs	r2, #10
 800c31a:	9902      	ldr	r1, [sp, #8]
 800c31c:	4648      	mov	r0, r9
 800c31e:	f000 f921 	bl	800c564 <__multadd>
 800c322:	42af      	cmp	r7, r5
 800c324:	9002      	str	r0, [sp, #8]
 800c326:	f04f 0300 	mov.w	r3, #0
 800c32a:	f04f 020a 	mov.w	r2, #10
 800c32e:	4639      	mov	r1, r7
 800c330:	4648      	mov	r0, r9
 800c332:	d107      	bne.n	800c344 <_dtoa_r+0xadc>
 800c334:	f000 f916 	bl	800c564 <__multadd>
 800c338:	4607      	mov	r7, r0
 800c33a:	4605      	mov	r5, r0
 800c33c:	9b00      	ldr	r3, [sp, #0]
 800c33e:	3301      	adds	r3, #1
 800c340:	9300      	str	r3, [sp, #0]
 800c342:	e777      	b.n	800c234 <_dtoa_r+0x9cc>
 800c344:	f000 f90e 	bl	800c564 <__multadd>
 800c348:	4629      	mov	r1, r5
 800c34a:	4607      	mov	r7, r0
 800c34c:	2300      	movs	r3, #0
 800c34e:	220a      	movs	r2, #10
 800c350:	4648      	mov	r0, r9
 800c352:	f000 f907 	bl	800c564 <__multadd>
 800c356:	4605      	mov	r5, r0
 800c358:	e7f0      	b.n	800c33c <_dtoa_r+0xad4>
 800c35a:	f1bb 0f00 	cmp.w	fp, #0
 800c35e:	f04f 0700 	mov.w	r7, #0
 800c362:	bfcc      	ite	gt
 800c364:	465e      	movgt	r6, fp
 800c366:	2601      	movle	r6, #1
 800c368:	4456      	add	r6, sl
 800c36a:	2201      	movs	r2, #1
 800c36c:	9902      	ldr	r1, [sp, #8]
 800c36e:	4648      	mov	r0, r9
 800c370:	9300      	str	r3, [sp, #0]
 800c372:	f000 fae9 	bl	800c948 <__lshift>
 800c376:	4621      	mov	r1, r4
 800c378:	9002      	str	r0, [sp, #8]
 800c37a:	f000 fb51 	bl	800ca20 <__mcmp>
 800c37e:	2800      	cmp	r0, #0
 800c380:	dcb3      	bgt.n	800c2ea <_dtoa_r+0xa82>
 800c382:	d102      	bne.n	800c38a <_dtoa_r+0xb22>
 800c384:	9b00      	ldr	r3, [sp, #0]
 800c386:	07db      	lsls	r3, r3, #31
 800c388:	d4af      	bmi.n	800c2ea <_dtoa_r+0xa82>
 800c38a:	4633      	mov	r3, r6
 800c38c:	461e      	mov	r6, r3
 800c38e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c392:	2a30      	cmp	r2, #48	@ 0x30
 800c394:	d0fa      	beq.n	800c38c <_dtoa_r+0xb24>
 800c396:	e4b4      	b.n	800bd02 <_dtoa_r+0x49a>
 800c398:	459a      	cmp	sl, r3
 800c39a:	d1a7      	bne.n	800c2ec <_dtoa_r+0xa84>
 800c39c:	2331      	movs	r3, #49	@ 0x31
 800c39e:	f108 0801 	add.w	r8, r8, #1
 800c3a2:	f88a 3000 	strb.w	r3, [sl]
 800c3a6:	e4ac      	b.n	800bd02 <_dtoa_r+0x49a>
 800c3a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c3aa:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c408 <_dtoa_r+0xba0>
 800c3ae:	b11b      	cbz	r3, 800c3b8 <_dtoa_r+0xb50>
 800c3b0:	f10a 0308 	add.w	r3, sl, #8
 800c3b4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c3b6:	6013      	str	r3, [r2, #0]
 800c3b8:	4650      	mov	r0, sl
 800c3ba:	b017      	add	sp, #92	@ 0x5c
 800c3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3c0:	9b07      	ldr	r3, [sp, #28]
 800c3c2:	2b01      	cmp	r3, #1
 800c3c4:	f77f ae2d 	ble.w	800c022 <_dtoa_r+0x7ba>
 800c3c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3ca:	9308      	str	r3, [sp, #32]
 800c3cc:	2001      	movs	r0, #1
 800c3ce:	e64c      	b.n	800c06a <_dtoa_r+0x802>
 800c3d0:	f1bb 0f00 	cmp.w	fp, #0
 800c3d4:	f77f aed8 	ble.w	800c188 <_dtoa_r+0x920>
 800c3d8:	4656      	mov	r6, sl
 800c3da:	4621      	mov	r1, r4
 800c3dc:	9802      	ldr	r0, [sp, #8]
 800c3de:	f7ff f9b3 	bl	800b748 <quorem>
 800c3e2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c3e6:	f806 3b01 	strb.w	r3, [r6], #1
 800c3ea:	eba6 020a 	sub.w	r2, r6, sl
 800c3ee:	4593      	cmp	fp, r2
 800c3f0:	ddb3      	ble.n	800c35a <_dtoa_r+0xaf2>
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	220a      	movs	r2, #10
 800c3f6:	9902      	ldr	r1, [sp, #8]
 800c3f8:	4648      	mov	r0, r9
 800c3fa:	f000 f8b3 	bl	800c564 <__multadd>
 800c3fe:	9002      	str	r0, [sp, #8]
 800c400:	e7eb      	b.n	800c3da <_dtoa_r+0xb72>
 800c402:	bf00      	nop
 800c404:	0800ee55 	.word	0x0800ee55
 800c408:	0800edd9 	.word	0x0800edd9

0800c40c <_free_r>:
 800c40c:	b538      	push	{r3, r4, r5, lr}
 800c40e:	4605      	mov	r5, r0
 800c410:	2900      	cmp	r1, #0
 800c412:	d041      	beq.n	800c498 <_free_r+0x8c>
 800c414:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c418:	1f0c      	subs	r4, r1, #4
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	bfb8      	it	lt
 800c41e:	18e4      	addlt	r4, r4, r3
 800c420:	f7fe f8e4 	bl	800a5ec <__malloc_lock>
 800c424:	4a1d      	ldr	r2, [pc, #116]	@ (800c49c <_free_r+0x90>)
 800c426:	6813      	ldr	r3, [r2, #0]
 800c428:	b933      	cbnz	r3, 800c438 <_free_r+0x2c>
 800c42a:	6063      	str	r3, [r4, #4]
 800c42c:	6014      	str	r4, [r2, #0]
 800c42e:	4628      	mov	r0, r5
 800c430:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c434:	f7fe b8e0 	b.w	800a5f8 <__malloc_unlock>
 800c438:	42a3      	cmp	r3, r4
 800c43a:	d908      	bls.n	800c44e <_free_r+0x42>
 800c43c:	6820      	ldr	r0, [r4, #0]
 800c43e:	1821      	adds	r1, r4, r0
 800c440:	428b      	cmp	r3, r1
 800c442:	bf01      	itttt	eq
 800c444:	6819      	ldreq	r1, [r3, #0]
 800c446:	685b      	ldreq	r3, [r3, #4]
 800c448:	1809      	addeq	r1, r1, r0
 800c44a:	6021      	streq	r1, [r4, #0]
 800c44c:	e7ed      	b.n	800c42a <_free_r+0x1e>
 800c44e:	461a      	mov	r2, r3
 800c450:	685b      	ldr	r3, [r3, #4]
 800c452:	b10b      	cbz	r3, 800c458 <_free_r+0x4c>
 800c454:	42a3      	cmp	r3, r4
 800c456:	d9fa      	bls.n	800c44e <_free_r+0x42>
 800c458:	6811      	ldr	r1, [r2, #0]
 800c45a:	1850      	adds	r0, r2, r1
 800c45c:	42a0      	cmp	r0, r4
 800c45e:	d10b      	bne.n	800c478 <_free_r+0x6c>
 800c460:	6820      	ldr	r0, [r4, #0]
 800c462:	4401      	add	r1, r0
 800c464:	1850      	adds	r0, r2, r1
 800c466:	6011      	str	r1, [r2, #0]
 800c468:	4283      	cmp	r3, r0
 800c46a:	d1e0      	bne.n	800c42e <_free_r+0x22>
 800c46c:	6818      	ldr	r0, [r3, #0]
 800c46e:	685b      	ldr	r3, [r3, #4]
 800c470:	4408      	add	r0, r1
 800c472:	6053      	str	r3, [r2, #4]
 800c474:	6010      	str	r0, [r2, #0]
 800c476:	e7da      	b.n	800c42e <_free_r+0x22>
 800c478:	d902      	bls.n	800c480 <_free_r+0x74>
 800c47a:	230c      	movs	r3, #12
 800c47c:	602b      	str	r3, [r5, #0]
 800c47e:	e7d6      	b.n	800c42e <_free_r+0x22>
 800c480:	6820      	ldr	r0, [r4, #0]
 800c482:	1821      	adds	r1, r4, r0
 800c484:	428b      	cmp	r3, r1
 800c486:	bf02      	ittt	eq
 800c488:	6819      	ldreq	r1, [r3, #0]
 800c48a:	685b      	ldreq	r3, [r3, #4]
 800c48c:	1809      	addeq	r1, r1, r0
 800c48e:	6063      	str	r3, [r4, #4]
 800c490:	bf08      	it	eq
 800c492:	6021      	streq	r1, [r4, #0]
 800c494:	6054      	str	r4, [r2, #4]
 800c496:	e7ca      	b.n	800c42e <_free_r+0x22>
 800c498:	bd38      	pop	{r3, r4, r5, pc}
 800c49a:	bf00      	nop
 800c49c:	20000394 	.word	0x20000394

0800c4a0 <_Balloc>:
 800c4a0:	b570      	push	{r4, r5, r6, lr}
 800c4a2:	69c6      	ldr	r6, [r0, #28]
 800c4a4:	4604      	mov	r4, r0
 800c4a6:	460d      	mov	r5, r1
 800c4a8:	b976      	cbnz	r6, 800c4c8 <_Balloc+0x28>
 800c4aa:	2010      	movs	r0, #16
 800c4ac:	f7fd fff4 	bl	800a498 <malloc>
 800c4b0:	4602      	mov	r2, r0
 800c4b2:	61e0      	str	r0, [r4, #28]
 800c4b4:	b920      	cbnz	r0, 800c4c0 <_Balloc+0x20>
 800c4b6:	4b18      	ldr	r3, [pc, #96]	@ (800c518 <_Balloc+0x78>)
 800c4b8:	216b      	movs	r1, #107	@ 0x6b
 800c4ba:	4818      	ldr	r0, [pc, #96]	@ (800c51c <_Balloc+0x7c>)
 800c4bc:	f001 fd6c 	bl	800df98 <__assert_func>
 800c4c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c4c4:	6006      	str	r6, [r0, #0]
 800c4c6:	60c6      	str	r6, [r0, #12]
 800c4c8:	69e6      	ldr	r6, [r4, #28]
 800c4ca:	68f3      	ldr	r3, [r6, #12]
 800c4cc:	b183      	cbz	r3, 800c4f0 <_Balloc+0x50>
 800c4ce:	69e3      	ldr	r3, [r4, #28]
 800c4d0:	68db      	ldr	r3, [r3, #12]
 800c4d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c4d6:	b9b8      	cbnz	r0, 800c508 <_Balloc+0x68>
 800c4d8:	2101      	movs	r1, #1
 800c4da:	4620      	mov	r0, r4
 800c4dc:	fa01 f605 	lsl.w	r6, r1, r5
 800c4e0:	1d72      	adds	r2, r6, #5
 800c4e2:	0092      	lsls	r2, r2, #2
 800c4e4:	f001 fd76 	bl	800dfd4 <_calloc_r>
 800c4e8:	b160      	cbz	r0, 800c504 <_Balloc+0x64>
 800c4ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c4ee:	e00e      	b.n	800c50e <_Balloc+0x6e>
 800c4f0:	2221      	movs	r2, #33	@ 0x21
 800c4f2:	2104      	movs	r1, #4
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	f001 fd6d 	bl	800dfd4 <_calloc_r>
 800c4fa:	69e3      	ldr	r3, [r4, #28]
 800c4fc:	60f0      	str	r0, [r6, #12]
 800c4fe:	68db      	ldr	r3, [r3, #12]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d1e4      	bne.n	800c4ce <_Balloc+0x2e>
 800c504:	2000      	movs	r0, #0
 800c506:	bd70      	pop	{r4, r5, r6, pc}
 800c508:	6802      	ldr	r2, [r0, #0]
 800c50a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c50e:	2300      	movs	r3, #0
 800c510:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c514:	e7f7      	b.n	800c506 <_Balloc+0x66>
 800c516:	bf00      	nop
 800c518:	0800ede6 	.word	0x0800ede6
 800c51c:	0800ee66 	.word	0x0800ee66

0800c520 <_Bfree>:
 800c520:	b570      	push	{r4, r5, r6, lr}
 800c522:	69c6      	ldr	r6, [r0, #28]
 800c524:	4605      	mov	r5, r0
 800c526:	460c      	mov	r4, r1
 800c528:	b976      	cbnz	r6, 800c548 <_Bfree+0x28>
 800c52a:	2010      	movs	r0, #16
 800c52c:	f7fd ffb4 	bl	800a498 <malloc>
 800c530:	4602      	mov	r2, r0
 800c532:	61e8      	str	r0, [r5, #28]
 800c534:	b920      	cbnz	r0, 800c540 <_Bfree+0x20>
 800c536:	4b09      	ldr	r3, [pc, #36]	@ (800c55c <_Bfree+0x3c>)
 800c538:	218f      	movs	r1, #143	@ 0x8f
 800c53a:	4809      	ldr	r0, [pc, #36]	@ (800c560 <_Bfree+0x40>)
 800c53c:	f001 fd2c 	bl	800df98 <__assert_func>
 800c540:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c544:	6006      	str	r6, [r0, #0]
 800c546:	60c6      	str	r6, [r0, #12]
 800c548:	b13c      	cbz	r4, 800c55a <_Bfree+0x3a>
 800c54a:	69eb      	ldr	r3, [r5, #28]
 800c54c:	6862      	ldr	r2, [r4, #4]
 800c54e:	68db      	ldr	r3, [r3, #12]
 800c550:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c554:	6021      	str	r1, [r4, #0]
 800c556:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c55a:	bd70      	pop	{r4, r5, r6, pc}
 800c55c:	0800ede6 	.word	0x0800ede6
 800c560:	0800ee66 	.word	0x0800ee66

0800c564 <__multadd>:
 800c564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c568:	f101 0c14 	add.w	ip, r1, #20
 800c56c:	4607      	mov	r7, r0
 800c56e:	460c      	mov	r4, r1
 800c570:	461e      	mov	r6, r3
 800c572:	690d      	ldr	r5, [r1, #16]
 800c574:	2000      	movs	r0, #0
 800c576:	f8dc 3000 	ldr.w	r3, [ip]
 800c57a:	3001      	adds	r0, #1
 800c57c:	b299      	uxth	r1, r3
 800c57e:	4285      	cmp	r5, r0
 800c580:	fb02 6101 	mla	r1, r2, r1, r6
 800c584:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c588:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800c58c:	b289      	uxth	r1, r1
 800c58e:	fb02 3306 	mla	r3, r2, r6, r3
 800c592:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c596:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c59a:	f84c 1b04 	str.w	r1, [ip], #4
 800c59e:	dcea      	bgt.n	800c576 <__multadd+0x12>
 800c5a0:	b30e      	cbz	r6, 800c5e6 <__multadd+0x82>
 800c5a2:	68a3      	ldr	r3, [r4, #8]
 800c5a4:	42ab      	cmp	r3, r5
 800c5a6:	dc19      	bgt.n	800c5dc <__multadd+0x78>
 800c5a8:	6861      	ldr	r1, [r4, #4]
 800c5aa:	4638      	mov	r0, r7
 800c5ac:	3101      	adds	r1, #1
 800c5ae:	f7ff ff77 	bl	800c4a0 <_Balloc>
 800c5b2:	4680      	mov	r8, r0
 800c5b4:	b928      	cbnz	r0, 800c5c2 <__multadd+0x5e>
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	4b0c      	ldr	r3, [pc, #48]	@ (800c5ec <__multadd+0x88>)
 800c5ba:	21ba      	movs	r1, #186	@ 0xba
 800c5bc:	480c      	ldr	r0, [pc, #48]	@ (800c5f0 <__multadd+0x8c>)
 800c5be:	f001 fceb 	bl	800df98 <__assert_func>
 800c5c2:	6922      	ldr	r2, [r4, #16]
 800c5c4:	f104 010c 	add.w	r1, r4, #12
 800c5c8:	300c      	adds	r0, #12
 800c5ca:	3202      	adds	r2, #2
 800c5cc:	0092      	lsls	r2, r2, #2
 800c5ce:	f7ff f8a8 	bl	800b722 <memcpy>
 800c5d2:	4621      	mov	r1, r4
 800c5d4:	4644      	mov	r4, r8
 800c5d6:	4638      	mov	r0, r7
 800c5d8:	f7ff ffa2 	bl	800c520 <_Bfree>
 800c5dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c5e0:	3501      	adds	r5, #1
 800c5e2:	615e      	str	r6, [r3, #20]
 800c5e4:	6125      	str	r5, [r4, #16]
 800c5e6:	4620      	mov	r0, r4
 800c5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5ec:	0800ee55 	.word	0x0800ee55
 800c5f0:	0800ee66 	.word	0x0800ee66

0800c5f4 <__s2b>:
 800c5f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5f8:	4615      	mov	r5, r2
 800c5fa:	461f      	mov	r7, r3
 800c5fc:	2209      	movs	r2, #9
 800c5fe:	3308      	adds	r3, #8
 800c600:	460c      	mov	r4, r1
 800c602:	4606      	mov	r6, r0
 800c604:	2100      	movs	r1, #0
 800c606:	fb93 f3f2 	sdiv	r3, r3, r2
 800c60a:	2201      	movs	r2, #1
 800c60c:	429a      	cmp	r2, r3
 800c60e:	db09      	blt.n	800c624 <__s2b+0x30>
 800c610:	4630      	mov	r0, r6
 800c612:	f7ff ff45 	bl	800c4a0 <_Balloc>
 800c616:	b940      	cbnz	r0, 800c62a <__s2b+0x36>
 800c618:	4602      	mov	r2, r0
 800c61a:	4b19      	ldr	r3, [pc, #100]	@ (800c680 <__s2b+0x8c>)
 800c61c:	21d3      	movs	r1, #211	@ 0xd3
 800c61e:	4819      	ldr	r0, [pc, #100]	@ (800c684 <__s2b+0x90>)
 800c620:	f001 fcba 	bl	800df98 <__assert_func>
 800c624:	0052      	lsls	r2, r2, #1
 800c626:	3101      	adds	r1, #1
 800c628:	e7f0      	b.n	800c60c <__s2b+0x18>
 800c62a:	9b08      	ldr	r3, [sp, #32]
 800c62c:	2d09      	cmp	r5, #9
 800c62e:	6143      	str	r3, [r0, #20]
 800c630:	f04f 0301 	mov.w	r3, #1
 800c634:	6103      	str	r3, [r0, #16]
 800c636:	dd16      	ble.n	800c666 <__s2b+0x72>
 800c638:	f104 0909 	add.w	r9, r4, #9
 800c63c:	442c      	add	r4, r5
 800c63e:	46c8      	mov	r8, r9
 800c640:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c644:	4601      	mov	r1, r0
 800c646:	220a      	movs	r2, #10
 800c648:	4630      	mov	r0, r6
 800c64a:	3b30      	subs	r3, #48	@ 0x30
 800c64c:	f7ff ff8a 	bl	800c564 <__multadd>
 800c650:	45a0      	cmp	r8, r4
 800c652:	d1f5      	bne.n	800c640 <__s2b+0x4c>
 800c654:	f1a5 0408 	sub.w	r4, r5, #8
 800c658:	444c      	add	r4, r9
 800c65a:	1b2d      	subs	r5, r5, r4
 800c65c:	1963      	adds	r3, r4, r5
 800c65e:	42bb      	cmp	r3, r7
 800c660:	db04      	blt.n	800c66c <__s2b+0x78>
 800c662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c666:	340a      	adds	r4, #10
 800c668:	2509      	movs	r5, #9
 800c66a:	e7f6      	b.n	800c65a <__s2b+0x66>
 800c66c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c670:	4601      	mov	r1, r0
 800c672:	220a      	movs	r2, #10
 800c674:	4630      	mov	r0, r6
 800c676:	3b30      	subs	r3, #48	@ 0x30
 800c678:	f7ff ff74 	bl	800c564 <__multadd>
 800c67c:	e7ee      	b.n	800c65c <__s2b+0x68>
 800c67e:	bf00      	nop
 800c680:	0800ee55 	.word	0x0800ee55
 800c684:	0800ee66 	.word	0x0800ee66

0800c688 <__hi0bits>:
 800c688:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c68c:	4603      	mov	r3, r0
 800c68e:	bf36      	itet	cc
 800c690:	0403      	lslcc	r3, r0, #16
 800c692:	2000      	movcs	r0, #0
 800c694:	2010      	movcc	r0, #16
 800c696:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c69a:	bf3c      	itt	cc
 800c69c:	021b      	lslcc	r3, r3, #8
 800c69e:	3008      	addcc	r0, #8
 800c6a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c6a4:	bf3c      	itt	cc
 800c6a6:	011b      	lslcc	r3, r3, #4
 800c6a8:	3004      	addcc	r0, #4
 800c6aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6ae:	bf3c      	itt	cc
 800c6b0:	009b      	lslcc	r3, r3, #2
 800c6b2:	3002      	addcc	r0, #2
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	db05      	blt.n	800c6c4 <__hi0bits+0x3c>
 800c6b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c6bc:	f100 0001 	add.w	r0, r0, #1
 800c6c0:	bf08      	it	eq
 800c6c2:	2020      	moveq	r0, #32
 800c6c4:	4770      	bx	lr

0800c6c6 <__lo0bits>:
 800c6c6:	6803      	ldr	r3, [r0, #0]
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	f013 0007 	ands.w	r0, r3, #7
 800c6ce:	d00b      	beq.n	800c6e8 <__lo0bits+0x22>
 800c6d0:	07d9      	lsls	r1, r3, #31
 800c6d2:	d421      	bmi.n	800c718 <__lo0bits+0x52>
 800c6d4:	0798      	lsls	r0, r3, #30
 800c6d6:	bf47      	ittee	mi
 800c6d8:	085b      	lsrmi	r3, r3, #1
 800c6da:	2001      	movmi	r0, #1
 800c6dc:	089b      	lsrpl	r3, r3, #2
 800c6de:	2002      	movpl	r0, #2
 800c6e0:	bf4c      	ite	mi
 800c6e2:	6013      	strmi	r3, [r2, #0]
 800c6e4:	6013      	strpl	r3, [r2, #0]
 800c6e6:	4770      	bx	lr
 800c6e8:	b299      	uxth	r1, r3
 800c6ea:	b909      	cbnz	r1, 800c6f0 <__lo0bits+0x2a>
 800c6ec:	0c1b      	lsrs	r3, r3, #16
 800c6ee:	2010      	movs	r0, #16
 800c6f0:	b2d9      	uxtb	r1, r3
 800c6f2:	b909      	cbnz	r1, 800c6f8 <__lo0bits+0x32>
 800c6f4:	3008      	adds	r0, #8
 800c6f6:	0a1b      	lsrs	r3, r3, #8
 800c6f8:	0719      	lsls	r1, r3, #28
 800c6fa:	bf04      	itt	eq
 800c6fc:	091b      	lsreq	r3, r3, #4
 800c6fe:	3004      	addeq	r0, #4
 800c700:	0799      	lsls	r1, r3, #30
 800c702:	bf04      	itt	eq
 800c704:	089b      	lsreq	r3, r3, #2
 800c706:	3002      	addeq	r0, #2
 800c708:	07d9      	lsls	r1, r3, #31
 800c70a:	d403      	bmi.n	800c714 <__lo0bits+0x4e>
 800c70c:	085b      	lsrs	r3, r3, #1
 800c70e:	f100 0001 	add.w	r0, r0, #1
 800c712:	d003      	beq.n	800c71c <__lo0bits+0x56>
 800c714:	6013      	str	r3, [r2, #0]
 800c716:	4770      	bx	lr
 800c718:	2000      	movs	r0, #0
 800c71a:	4770      	bx	lr
 800c71c:	2020      	movs	r0, #32
 800c71e:	4770      	bx	lr

0800c720 <__i2b>:
 800c720:	b510      	push	{r4, lr}
 800c722:	460c      	mov	r4, r1
 800c724:	2101      	movs	r1, #1
 800c726:	f7ff febb 	bl	800c4a0 <_Balloc>
 800c72a:	4602      	mov	r2, r0
 800c72c:	b928      	cbnz	r0, 800c73a <__i2b+0x1a>
 800c72e:	4b05      	ldr	r3, [pc, #20]	@ (800c744 <__i2b+0x24>)
 800c730:	f240 1145 	movw	r1, #325	@ 0x145
 800c734:	4804      	ldr	r0, [pc, #16]	@ (800c748 <__i2b+0x28>)
 800c736:	f001 fc2f 	bl	800df98 <__assert_func>
 800c73a:	2301      	movs	r3, #1
 800c73c:	6144      	str	r4, [r0, #20]
 800c73e:	6103      	str	r3, [r0, #16]
 800c740:	bd10      	pop	{r4, pc}
 800c742:	bf00      	nop
 800c744:	0800ee55 	.word	0x0800ee55
 800c748:	0800ee66 	.word	0x0800ee66

0800c74c <__multiply>:
 800c74c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c750:	4617      	mov	r7, r2
 800c752:	690a      	ldr	r2, [r1, #16]
 800c754:	4689      	mov	r9, r1
 800c756:	b085      	sub	sp, #20
 800c758:	693b      	ldr	r3, [r7, #16]
 800c75a:	429a      	cmp	r2, r3
 800c75c:	bfa2      	ittt	ge
 800c75e:	463b      	movge	r3, r7
 800c760:	460f      	movge	r7, r1
 800c762:	4699      	movge	r9, r3
 800c764:	693d      	ldr	r5, [r7, #16]
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c76c:	6879      	ldr	r1, [r7, #4]
 800c76e:	eb05 060a 	add.w	r6, r5, sl
 800c772:	42b3      	cmp	r3, r6
 800c774:	bfb8      	it	lt
 800c776:	3101      	addlt	r1, #1
 800c778:	f7ff fe92 	bl	800c4a0 <_Balloc>
 800c77c:	b930      	cbnz	r0, 800c78c <__multiply+0x40>
 800c77e:	4602      	mov	r2, r0
 800c780:	4b42      	ldr	r3, [pc, #264]	@ (800c88c <__multiply+0x140>)
 800c782:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c786:	4842      	ldr	r0, [pc, #264]	@ (800c890 <__multiply+0x144>)
 800c788:	f001 fc06 	bl	800df98 <__assert_func>
 800c78c:	f100 0414 	add.w	r4, r0, #20
 800c790:	2200      	movs	r2, #0
 800c792:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c796:	4623      	mov	r3, r4
 800c798:	4573      	cmp	r3, lr
 800c79a:	d320      	bcc.n	800c7de <__multiply+0x92>
 800c79c:	f107 0814 	add.w	r8, r7, #20
 800c7a0:	f109 0114 	add.w	r1, r9, #20
 800c7a4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c7a8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c7ac:	9302      	str	r3, [sp, #8]
 800c7ae:	1beb      	subs	r3, r5, r7
 800c7b0:	3715      	adds	r7, #21
 800c7b2:	3b15      	subs	r3, #21
 800c7b4:	f023 0303 	bic.w	r3, r3, #3
 800c7b8:	3304      	adds	r3, #4
 800c7ba:	42bd      	cmp	r5, r7
 800c7bc:	bf38      	it	cc
 800c7be:	2304      	movcc	r3, #4
 800c7c0:	9301      	str	r3, [sp, #4]
 800c7c2:	9b02      	ldr	r3, [sp, #8]
 800c7c4:	9103      	str	r1, [sp, #12]
 800c7c6:	428b      	cmp	r3, r1
 800c7c8:	d80c      	bhi.n	800c7e4 <__multiply+0x98>
 800c7ca:	2e00      	cmp	r6, #0
 800c7cc:	dd03      	ble.n	800c7d6 <__multiply+0x8a>
 800c7ce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d057      	beq.n	800c886 <__multiply+0x13a>
 800c7d6:	6106      	str	r6, [r0, #16]
 800c7d8:	b005      	add	sp, #20
 800c7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7de:	f843 2b04 	str.w	r2, [r3], #4
 800c7e2:	e7d9      	b.n	800c798 <__multiply+0x4c>
 800c7e4:	f8b1 a000 	ldrh.w	sl, [r1]
 800c7e8:	f1ba 0f00 	cmp.w	sl, #0
 800c7ec:	d021      	beq.n	800c832 <__multiply+0xe6>
 800c7ee:	46c4      	mov	ip, r8
 800c7f0:	46a1      	mov	r9, r4
 800c7f2:	2700      	movs	r7, #0
 800c7f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c7f8:	f8d9 3000 	ldr.w	r3, [r9]
 800c7fc:	fa1f fb82 	uxth.w	fp, r2
 800c800:	4565      	cmp	r5, ip
 800c802:	b29b      	uxth	r3, r3
 800c804:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c808:	fb0a 330b 	mla	r3, sl, fp, r3
 800c80c:	443b      	add	r3, r7
 800c80e:	f8d9 7000 	ldr.w	r7, [r9]
 800c812:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800c816:	fb0a 7202 	mla	r2, sl, r2, r7
 800c81a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c81e:	b29b      	uxth	r3, r3
 800c820:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c824:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c828:	f849 3b04 	str.w	r3, [r9], #4
 800c82c:	d8e2      	bhi.n	800c7f4 <__multiply+0xa8>
 800c82e:	9b01      	ldr	r3, [sp, #4]
 800c830:	50e7      	str	r7, [r4, r3]
 800c832:	9b03      	ldr	r3, [sp, #12]
 800c834:	3104      	adds	r1, #4
 800c836:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c83a:	f1b9 0f00 	cmp.w	r9, #0
 800c83e:	d020      	beq.n	800c882 <__multiply+0x136>
 800c840:	6823      	ldr	r3, [r4, #0]
 800c842:	4647      	mov	r7, r8
 800c844:	46a4      	mov	ip, r4
 800c846:	f04f 0a00 	mov.w	sl, #0
 800c84a:	f8b7 b000 	ldrh.w	fp, [r7]
 800c84e:	b29b      	uxth	r3, r3
 800c850:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c854:	fb09 220b 	mla	r2, r9, fp, r2
 800c858:	4452      	add	r2, sl
 800c85a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c85e:	f84c 3b04 	str.w	r3, [ip], #4
 800c862:	f857 3b04 	ldr.w	r3, [r7], #4
 800c866:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c86a:	f8bc 3000 	ldrh.w	r3, [ip]
 800c86e:	42bd      	cmp	r5, r7
 800c870:	fb09 330a 	mla	r3, r9, sl, r3
 800c874:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c878:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c87c:	d8e5      	bhi.n	800c84a <__multiply+0xfe>
 800c87e:	9a01      	ldr	r2, [sp, #4]
 800c880:	50a3      	str	r3, [r4, r2]
 800c882:	3404      	adds	r4, #4
 800c884:	e79d      	b.n	800c7c2 <__multiply+0x76>
 800c886:	3e01      	subs	r6, #1
 800c888:	e79f      	b.n	800c7ca <__multiply+0x7e>
 800c88a:	bf00      	nop
 800c88c:	0800ee55 	.word	0x0800ee55
 800c890:	0800ee66 	.word	0x0800ee66

0800c894 <__pow5mult>:
 800c894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c898:	4615      	mov	r5, r2
 800c89a:	f012 0203 	ands.w	r2, r2, #3
 800c89e:	4607      	mov	r7, r0
 800c8a0:	460e      	mov	r6, r1
 800c8a2:	d007      	beq.n	800c8b4 <__pow5mult+0x20>
 800c8a4:	3a01      	subs	r2, #1
 800c8a6:	4c25      	ldr	r4, [pc, #148]	@ (800c93c <__pow5mult+0xa8>)
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c8ae:	f7ff fe59 	bl	800c564 <__multadd>
 800c8b2:	4606      	mov	r6, r0
 800c8b4:	10ad      	asrs	r5, r5, #2
 800c8b6:	d03d      	beq.n	800c934 <__pow5mult+0xa0>
 800c8b8:	69fc      	ldr	r4, [r7, #28]
 800c8ba:	b97c      	cbnz	r4, 800c8dc <__pow5mult+0x48>
 800c8bc:	2010      	movs	r0, #16
 800c8be:	f7fd fdeb 	bl	800a498 <malloc>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	61f8      	str	r0, [r7, #28]
 800c8c6:	b928      	cbnz	r0, 800c8d4 <__pow5mult+0x40>
 800c8c8:	4b1d      	ldr	r3, [pc, #116]	@ (800c940 <__pow5mult+0xac>)
 800c8ca:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c8ce:	481d      	ldr	r0, [pc, #116]	@ (800c944 <__pow5mult+0xb0>)
 800c8d0:	f001 fb62 	bl	800df98 <__assert_func>
 800c8d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c8d8:	6004      	str	r4, [r0, #0]
 800c8da:	60c4      	str	r4, [r0, #12]
 800c8dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c8e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c8e4:	b94c      	cbnz	r4, 800c8fa <__pow5mult+0x66>
 800c8e6:	f240 2171 	movw	r1, #625	@ 0x271
 800c8ea:	4638      	mov	r0, r7
 800c8ec:	f7ff ff18 	bl	800c720 <__i2b>
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	4604      	mov	r4, r0
 800c8f4:	f8c8 0008 	str.w	r0, [r8, #8]
 800c8f8:	6003      	str	r3, [r0, #0]
 800c8fa:	f04f 0900 	mov.w	r9, #0
 800c8fe:	07eb      	lsls	r3, r5, #31
 800c900:	d50a      	bpl.n	800c918 <__pow5mult+0x84>
 800c902:	4631      	mov	r1, r6
 800c904:	4622      	mov	r2, r4
 800c906:	4638      	mov	r0, r7
 800c908:	f7ff ff20 	bl	800c74c <__multiply>
 800c90c:	4680      	mov	r8, r0
 800c90e:	4631      	mov	r1, r6
 800c910:	4638      	mov	r0, r7
 800c912:	4646      	mov	r6, r8
 800c914:	f7ff fe04 	bl	800c520 <_Bfree>
 800c918:	106d      	asrs	r5, r5, #1
 800c91a:	d00b      	beq.n	800c934 <__pow5mult+0xa0>
 800c91c:	6820      	ldr	r0, [r4, #0]
 800c91e:	b938      	cbnz	r0, 800c930 <__pow5mult+0x9c>
 800c920:	4622      	mov	r2, r4
 800c922:	4621      	mov	r1, r4
 800c924:	4638      	mov	r0, r7
 800c926:	f7ff ff11 	bl	800c74c <__multiply>
 800c92a:	6020      	str	r0, [r4, #0]
 800c92c:	f8c0 9000 	str.w	r9, [r0]
 800c930:	4604      	mov	r4, r0
 800c932:	e7e4      	b.n	800c8fe <__pow5mult+0x6a>
 800c934:	4630      	mov	r0, r6
 800c936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c93a:	bf00      	nop
 800c93c:	0800ef78 	.word	0x0800ef78
 800c940:	0800ede6 	.word	0x0800ede6
 800c944:	0800ee66 	.word	0x0800ee66

0800c948 <__lshift>:
 800c948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c94c:	460c      	mov	r4, r1
 800c94e:	4607      	mov	r7, r0
 800c950:	4691      	mov	r9, r2
 800c952:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c956:	6923      	ldr	r3, [r4, #16]
 800c958:	6849      	ldr	r1, [r1, #4]
 800c95a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c95e:	68a3      	ldr	r3, [r4, #8]
 800c960:	f108 0601 	add.w	r6, r8, #1
 800c964:	42b3      	cmp	r3, r6
 800c966:	db0b      	blt.n	800c980 <__lshift+0x38>
 800c968:	4638      	mov	r0, r7
 800c96a:	f7ff fd99 	bl	800c4a0 <_Balloc>
 800c96e:	4605      	mov	r5, r0
 800c970:	b948      	cbnz	r0, 800c986 <__lshift+0x3e>
 800c972:	4602      	mov	r2, r0
 800c974:	4b28      	ldr	r3, [pc, #160]	@ (800ca18 <__lshift+0xd0>)
 800c976:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c97a:	4828      	ldr	r0, [pc, #160]	@ (800ca1c <__lshift+0xd4>)
 800c97c:	f001 fb0c 	bl	800df98 <__assert_func>
 800c980:	3101      	adds	r1, #1
 800c982:	005b      	lsls	r3, r3, #1
 800c984:	e7ee      	b.n	800c964 <__lshift+0x1c>
 800c986:	2300      	movs	r3, #0
 800c988:	f100 0114 	add.w	r1, r0, #20
 800c98c:	f100 0210 	add.w	r2, r0, #16
 800c990:	4618      	mov	r0, r3
 800c992:	4553      	cmp	r3, sl
 800c994:	db33      	blt.n	800c9fe <__lshift+0xb6>
 800c996:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c99a:	f104 0314 	add.w	r3, r4, #20
 800c99e:	6920      	ldr	r0, [r4, #16]
 800c9a0:	f019 091f 	ands.w	r9, r9, #31
 800c9a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c9a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c9ac:	d02b      	beq.n	800ca06 <__lshift+0xbe>
 800c9ae:	f1c9 0e20 	rsb	lr, r9, #32
 800c9b2:	468a      	mov	sl, r1
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	6818      	ldr	r0, [r3, #0]
 800c9b8:	fa00 f009 	lsl.w	r0, r0, r9
 800c9bc:	4310      	orrs	r0, r2
 800c9be:	f84a 0b04 	str.w	r0, [sl], #4
 800c9c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9c6:	459c      	cmp	ip, r3
 800c9c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c9cc:	d8f3      	bhi.n	800c9b6 <__lshift+0x6e>
 800c9ce:	ebac 0304 	sub.w	r3, ip, r4
 800c9d2:	f104 0015 	add.w	r0, r4, #21
 800c9d6:	3b15      	subs	r3, #21
 800c9d8:	f023 0303 	bic.w	r3, r3, #3
 800c9dc:	3304      	adds	r3, #4
 800c9de:	4560      	cmp	r0, ip
 800c9e0:	bf88      	it	hi
 800c9e2:	2304      	movhi	r3, #4
 800c9e4:	50ca      	str	r2, [r1, r3]
 800c9e6:	b10a      	cbz	r2, 800c9ec <__lshift+0xa4>
 800c9e8:	f108 0602 	add.w	r6, r8, #2
 800c9ec:	3e01      	subs	r6, #1
 800c9ee:	4638      	mov	r0, r7
 800c9f0:	4621      	mov	r1, r4
 800c9f2:	612e      	str	r6, [r5, #16]
 800c9f4:	f7ff fd94 	bl	800c520 <_Bfree>
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9fe:	3301      	adds	r3, #1
 800ca00:	f842 0f04 	str.w	r0, [r2, #4]!
 800ca04:	e7c5      	b.n	800c992 <__lshift+0x4a>
 800ca06:	3904      	subs	r1, #4
 800ca08:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca0c:	459c      	cmp	ip, r3
 800ca0e:	f841 2f04 	str.w	r2, [r1, #4]!
 800ca12:	d8f9      	bhi.n	800ca08 <__lshift+0xc0>
 800ca14:	e7ea      	b.n	800c9ec <__lshift+0xa4>
 800ca16:	bf00      	nop
 800ca18:	0800ee55 	.word	0x0800ee55
 800ca1c:	0800ee66 	.word	0x0800ee66

0800ca20 <__mcmp>:
 800ca20:	4603      	mov	r3, r0
 800ca22:	690a      	ldr	r2, [r1, #16]
 800ca24:	6900      	ldr	r0, [r0, #16]
 800ca26:	1a80      	subs	r0, r0, r2
 800ca28:	b530      	push	{r4, r5, lr}
 800ca2a:	d10e      	bne.n	800ca4a <__mcmp+0x2a>
 800ca2c:	3314      	adds	r3, #20
 800ca2e:	3114      	adds	r1, #20
 800ca30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ca34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ca38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ca3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ca40:	4295      	cmp	r5, r2
 800ca42:	d003      	beq.n	800ca4c <__mcmp+0x2c>
 800ca44:	d205      	bcs.n	800ca52 <__mcmp+0x32>
 800ca46:	f04f 30ff 	mov.w	r0, #4294967295
 800ca4a:	bd30      	pop	{r4, r5, pc}
 800ca4c:	42a3      	cmp	r3, r4
 800ca4e:	d3f3      	bcc.n	800ca38 <__mcmp+0x18>
 800ca50:	e7fb      	b.n	800ca4a <__mcmp+0x2a>
 800ca52:	2001      	movs	r0, #1
 800ca54:	e7f9      	b.n	800ca4a <__mcmp+0x2a>
	...

0800ca58 <__mdiff>:
 800ca58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca5c:	4689      	mov	r9, r1
 800ca5e:	4606      	mov	r6, r0
 800ca60:	4611      	mov	r1, r2
 800ca62:	4614      	mov	r4, r2
 800ca64:	4648      	mov	r0, r9
 800ca66:	f7ff ffdb 	bl	800ca20 <__mcmp>
 800ca6a:	1e05      	subs	r5, r0, #0
 800ca6c:	d112      	bne.n	800ca94 <__mdiff+0x3c>
 800ca6e:	4629      	mov	r1, r5
 800ca70:	4630      	mov	r0, r6
 800ca72:	f7ff fd15 	bl	800c4a0 <_Balloc>
 800ca76:	4602      	mov	r2, r0
 800ca78:	b928      	cbnz	r0, 800ca86 <__mdiff+0x2e>
 800ca7a:	4b41      	ldr	r3, [pc, #260]	@ (800cb80 <__mdiff+0x128>)
 800ca7c:	f240 2137 	movw	r1, #567	@ 0x237
 800ca80:	4840      	ldr	r0, [pc, #256]	@ (800cb84 <__mdiff+0x12c>)
 800ca82:	f001 fa89 	bl	800df98 <__assert_func>
 800ca86:	2301      	movs	r3, #1
 800ca88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ca8c:	4610      	mov	r0, r2
 800ca8e:	b003      	add	sp, #12
 800ca90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca94:	bfbc      	itt	lt
 800ca96:	464b      	movlt	r3, r9
 800ca98:	46a1      	movlt	r9, r4
 800ca9a:	4630      	mov	r0, r6
 800ca9c:	bfb8      	it	lt
 800ca9e:	2501      	movlt	r5, #1
 800caa0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800caa4:	bfb4      	ite	lt
 800caa6:	461c      	movlt	r4, r3
 800caa8:	2500      	movge	r5, #0
 800caaa:	f7ff fcf9 	bl	800c4a0 <_Balloc>
 800caae:	4602      	mov	r2, r0
 800cab0:	b918      	cbnz	r0, 800caba <__mdiff+0x62>
 800cab2:	4b33      	ldr	r3, [pc, #204]	@ (800cb80 <__mdiff+0x128>)
 800cab4:	f240 2145 	movw	r1, #581	@ 0x245
 800cab8:	e7e2      	b.n	800ca80 <__mdiff+0x28>
 800caba:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cabe:	f104 0e14 	add.w	lr, r4, #20
 800cac2:	6926      	ldr	r6, [r4, #16]
 800cac4:	f100 0b14 	add.w	fp, r0, #20
 800cac8:	60c5      	str	r5, [r0, #12]
 800caca:	f109 0514 	add.w	r5, r9, #20
 800cace:	f109 0310 	add.w	r3, r9, #16
 800cad2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cad6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cada:	46d9      	mov	r9, fp
 800cadc:	f04f 0c00 	mov.w	ip, #0
 800cae0:	9301      	str	r3, [sp, #4]
 800cae2:	9b01      	ldr	r3, [sp, #4]
 800cae4:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cae8:	f853 af04 	ldr.w	sl, [r3, #4]!
 800caec:	4576      	cmp	r6, lr
 800caee:	9301      	str	r3, [sp, #4]
 800caf0:	fa1f f38a 	uxth.w	r3, sl
 800caf4:	4619      	mov	r1, r3
 800caf6:	b283      	uxth	r3, r0
 800caf8:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800cafc:	eba1 0303 	sub.w	r3, r1, r3
 800cb00:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cb04:	4463      	add	r3, ip
 800cb06:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cb0a:	b29b      	uxth	r3, r3
 800cb0c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cb10:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cb14:	f849 3b04 	str.w	r3, [r9], #4
 800cb18:	d8e3      	bhi.n	800cae2 <__mdiff+0x8a>
 800cb1a:	1b33      	subs	r3, r6, r4
 800cb1c:	3415      	adds	r4, #21
 800cb1e:	3b15      	subs	r3, #21
 800cb20:	f023 0303 	bic.w	r3, r3, #3
 800cb24:	3304      	adds	r3, #4
 800cb26:	42a6      	cmp	r6, r4
 800cb28:	bf38      	it	cc
 800cb2a:	2304      	movcc	r3, #4
 800cb2c:	441d      	add	r5, r3
 800cb2e:	445b      	add	r3, fp
 800cb30:	462c      	mov	r4, r5
 800cb32:	461e      	mov	r6, r3
 800cb34:	4544      	cmp	r4, r8
 800cb36:	d30e      	bcc.n	800cb56 <__mdiff+0xfe>
 800cb38:	f108 0103 	add.w	r1, r8, #3
 800cb3c:	1b49      	subs	r1, r1, r5
 800cb3e:	3d03      	subs	r5, #3
 800cb40:	f021 0103 	bic.w	r1, r1, #3
 800cb44:	45a8      	cmp	r8, r5
 800cb46:	bf38      	it	cc
 800cb48:	2100      	movcc	r1, #0
 800cb4a:	440b      	add	r3, r1
 800cb4c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cb50:	b199      	cbz	r1, 800cb7a <__mdiff+0x122>
 800cb52:	6117      	str	r7, [r2, #16]
 800cb54:	e79a      	b.n	800ca8c <__mdiff+0x34>
 800cb56:	f854 1b04 	ldr.w	r1, [r4], #4
 800cb5a:	46e6      	mov	lr, ip
 800cb5c:	fa1f fc81 	uxth.w	ip, r1
 800cb60:	0c08      	lsrs	r0, r1, #16
 800cb62:	4471      	add	r1, lr
 800cb64:	44f4      	add	ip, lr
 800cb66:	b289      	uxth	r1, r1
 800cb68:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cb6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cb70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cb74:	f846 1b04 	str.w	r1, [r6], #4
 800cb78:	e7dc      	b.n	800cb34 <__mdiff+0xdc>
 800cb7a:	3f01      	subs	r7, #1
 800cb7c:	e7e6      	b.n	800cb4c <__mdiff+0xf4>
 800cb7e:	bf00      	nop
 800cb80:	0800ee55 	.word	0x0800ee55
 800cb84:	0800ee66 	.word	0x0800ee66

0800cb88 <__ulp>:
 800cb88:	b082      	sub	sp, #8
 800cb8a:	4b11      	ldr	r3, [pc, #68]	@ (800cbd0 <__ulp+0x48>)
 800cb8c:	ed8d 0b00 	vstr	d0, [sp]
 800cb90:	9a01      	ldr	r2, [sp, #4]
 800cb92:	4013      	ands	r3, r2
 800cb94:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	dc08      	bgt.n	800cbae <__ulp+0x26>
 800cb9c:	425b      	negs	r3, r3
 800cb9e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800cba2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cba6:	da04      	bge.n	800cbb2 <__ulp+0x2a>
 800cba8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800cbac:	4113      	asrs	r3, r2
 800cbae:	2200      	movs	r2, #0
 800cbb0:	e008      	b.n	800cbc4 <__ulp+0x3c>
 800cbb2:	f1a2 0314 	sub.w	r3, r2, #20
 800cbb6:	2b1e      	cmp	r3, #30
 800cbb8:	bfd6      	itet	le
 800cbba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800cbbe:	2201      	movgt	r2, #1
 800cbc0:	40da      	lsrle	r2, r3
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	4619      	mov	r1, r3
 800cbc6:	4610      	mov	r0, r2
 800cbc8:	ec41 0b10 	vmov	d0, r0, r1
 800cbcc:	b002      	add	sp, #8
 800cbce:	4770      	bx	lr
 800cbd0:	7ff00000 	.word	0x7ff00000

0800cbd4 <__b2d>:
 800cbd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbd8:	6906      	ldr	r6, [r0, #16]
 800cbda:	f100 0814 	add.w	r8, r0, #20
 800cbde:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800cbe2:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cbe6:	1f37      	subs	r7, r6, #4
 800cbe8:	4610      	mov	r0, r2
 800cbea:	f7ff fd4d 	bl	800c688 <__hi0bits>
 800cbee:	f1c0 0320 	rsb	r3, r0, #32
 800cbf2:	280a      	cmp	r0, #10
 800cbf4:	600b      	str	r3, [r1, #0]
 800cbf6:	491d      	ldr	r1, [pc, #116]	@ (800cc6c <__b2d+0x98>)
 800cbf8:	dc16      	bgt.n	800cc28 <__b2d+0x54>
 800cbfa:	f1c0 0c0b 	rsb	ip, r0, #11
 800cbfe:	45b8      	cmp	r8, r7
 800cc00:	f100 0015 	add.w	r0, r0, #21
 800cc04:	fa22 f30c 	lsr.w	r3, r2, ip
 800cc08:	fa02 f000 	lsl.w	r0, r2, r0
 800cc0c:	ea43 0501 	orr.w	r5, r3, r1
 800cc10:	bf34      	ite	cc
 800cc12:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cc16:	2300      	movcs	r3, #0
 800cc18:	fa23 f30c 	lsr.w	r3, r3, ip
 800cc1c:	4303      	orrs	r3, r0
 800cc1e:	461c      	mov	r4, r3
 800cc20:	ec45 4b10 	vmov	d0, r4, r5
 800cc24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc28:	45b8      	cmp	r8, r7
 800cc2a:	bf3a      	itte	cc
 800cc2c:	f1a6 0708 	subcc.w	r7, r6, #8
 800cc30:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cc34:	2300      	movcs	r3, #0
 800cc36:	380b      	subs	r0, #11
 800cc38:	d014      	beq.n	800cc64 <__b2d+0x90>
 800cc3a:	f1c0 0120 	rsb	r1, r0, #32
 800cc3e:	4082      	lsls	r2, r0
 800cc40:	4547      	cmp	r7, r8
 800cc42:	fa23 f401 	lsr.w	r4, r3, r1
 800cc46:	fa03 f300 	lsl.w	r3, r3, r0
 800cc4a:	ea42 0204 	orr.w	r2, r2, r4
 800cc4e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800cc52:	bf8c      	ite	hi
 800cc54:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800cc58:	2200      	movls	r2, #0
 800cc5a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800cc5e:	40ca      	lsrs	r2, r1
 800cc60:	4313      	orrs	r3, r2
 800cc62:	e7dc      	b.n	800cc1e <__b2d+0x4a>
 800cc64:	ea42 0501 	orr.w	r5, r2, r1
 800cc68:	e7d9      	b.n	800cc1e <__b2d+0x4a>
 800cc6a:	bf00      	nop
 800cc6c:	3ff00000 	.word	0x3ff00000

0800cc70 <__d2b>:
 800cc70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cc74:	460f      	mov	r7, r1
 800cc76:	2101      	movs	r1, #1
 800cc78:	4616      	mov	r6, r2
 800cc7a:	ec59 8b10 	vmov	r8, r9, d0
 800cc7e:	f7ff fc0f 	bl	800c4a0 <_Balloc>
 800cc82:	4604      	mov	r4, r0
 800cc84:	b930      	cbnz	r0, 800cc94 <__d2b+0x24>
 800cc86:	4602      	mov	r2, r0
 800cc88:	4b23      	ldr	r3, [pc, #140]	@ (800cd18 <__d2b+0xa8>)
 800cc8a:	f240 310f 	movw	r1, #783	@ 0x30f
 800cc8e:	4823      	ldr	r0, [pc, #140]	@ (800cd1c <__d2b+0xac>)
 800cc90:	f001 f982 	bl	800df98 <__assert_func>
 800cc94:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cc98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cc9c:	b10d      	cbz	r5, 800cca2 <__d2b+0x32>
 800cc9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cca2:	9301      	str	r3, [sp, #4]
 800cca4:	f1b8 0300 	subs.w	r3, r8, #0
 800cca8:	d023      	beq.n	800ccf2 <__d2b+0x82>
 800ccaa:	4668      	mov	r0, sp
 800ccac:	9300      	str	r3, [sp, #0]
 800ccae:	f7ff fd0a 	bl	800c6c6 <__lo0bits>
 800ccb2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ccb6:	b1d0      	cbz	r0, 800ccee <__d2b+0x7e>
 800ccb8:	f1c0 0320 	rsb	r3, r0, #32
 800ccbc:	fa02 f303 	lsl.w	r3, r2, r3
 800ccc0:	40c2      	lsrs	r2, r0
 800ccc2:	430b      	orrs	r3, r1
 800ccc4:	9201      	str	r2, [sp, #4]
 800ccc6:	6163      	str	r3, [r4, #20]
 800ccc8:	9b01      	ldr	r3, [sp, #4]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	61a3      	str	r3, [r4, #24]
 800ccce:	bf0c      	ite	eq
 800ccd0:	2201      	moveq	r2, #1
 800ccd2:	2202      	movne	r2, #2
 800ccd4:	6122      	str	r2, [r4, #16]
 800ccd6:	b1a5      	cbz	r5, 800cd02 <__d2b+0x92>
 800ccd8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ccdc:	4405      	add	r5, r0
 800ccde:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cce2:	603d      	str	r5, [r7, #0]
 800cce4:	6030      	str	r0, [r6, #0]
 800cce6:	4620      	mov	r0, r4
 800cce8:	b003      	add	sp, #12
 800ccea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ccee:	6161      	str	r1, [r4, #20]
 800ccf0:	e7ea      	b.n	800ccc8 <__d2b+0x58>
 800ccf2:	a801      	add	r0, sp, #4
 800ccf4:	f7ff fce7 	bl	800c6c6 <__lo0bits>
 800ccf8:	9b01      	ldr	r3, [sp, #4]
 800ccfa:	3020      	adds	r0, #32
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	6163      	str	r3, [r4, #20]
 800cd00:	e7e8      	b.n	800ccd4 <__d2b+0x64>
 800cd02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cd06:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cd0a:	6038      	str	r0, [r7, #0]
 800cd0c:	6918      	ldr	r0, [r3, #16]
 800cd0e:	f7ff fcbb 	bl	800c688 <__hi0bits>
 800cd12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cd16:	e7e5      	b.n	800cce4 <__d2b+0x74>
 800cd18:	0800ee55 	.word	0x0800ee55
 800cd1c:	0800ee66 	.word	0x0800ee66

0800cd20 <__ratio>:
 800cd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd24:	b085      	sub	sp, #20
 800cd26:	e9cd 1000 	strd	r1, r0, [sp]
 800cd2a:	a902      	add	r1, sp, #8
 800cd2c:	f7ff ff52 	bl	800cbd4 <__b2d>
 800cd30:	a903      	add	r1, sp, #12
 800cd32:	9800      	ldr	r0, [sp, #0]
 800cd34:	ec55 4b10 	vmov	r4, r5, d0
 800cd38:	f7ff ff4c 	bl	800cbd4 <__b2d>
 800cd3c:	9b01      	ldr	r3, [sp, #4]
 800cd3e:	462f      	mov	r7, r5
 800cd40:	4620      	mov	r0, r4
 800cd42:	6919      	ldr	r1, [r3, #16]
 800cd44:	9b00      	ldr	r3, [sp, #0]
 800cd46:	691b      	ldr	r3, [r3, #16]
 800cd48:	1ac9      	subs	r1, r1, r3
 800cd4a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cd4e:	ec5b ab10 	vmov	sl, fp, d0
 800cd52:	1a9b      	subs	r3, r3, r2
 800cd54:	46d9      	mov	r9, fp
 800cd56:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	bfcd      	iteet	gt
 800cd5e:	462a      	movgt	r2, r5
 800cd60:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cd64:	465a      	movle	r2, fp
 800cd66:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cd6a:	bfd8      	it	le
 800cd6c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800cd70:	4652      	mov	r2, sl
 800cd72:	4639      	mov	r1, r7
 800cd74:	464b      	mov	r3, r9
 800cd76:	f7f3 fd6d 	bl	8000854 <__aeabi_ddiv>
 800cd7a:	ec41 0b10 	vmov	d0, r0, r1
 800cd7e:	b005      	add	sp, #20
 800cd80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cd84 <__copybits>:
 800cd84:	3901      	subs	r1, #1
 800cd86:	f102 0314 	add.w	r3, r2, #20
 800cd8a:	1149      	asrs	r1, r1, #5
 800cd8c:	b570      	push	{r4, r5, r6, lr}
 800cd8e:	3101      	adds	r1, #1
 800cd90:	6914      	ldr	r4, [r2, #16]
 800cd92:	1f05      	subs	r5, r0, #4
 800cd94:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cd98:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cd9c:	42a3      	cmp	r3, r4
 800cd9e:	d30c      	bcc.n	800cdba <__copybits+0x36>
 800cda0:	1aa3      	subs	r3, r4, r2
 800cda2:	3211      	adds	r2, #17
 800cda4:	3b11      	subs	r3, #17
 800cda6:	f023 0303 	bic.w	r3, r3, #3
 800cdaa:	42a2      	cmp	r2, r4
 800cdac:	bf88      	it	hi
 800cdae:	2300      	movhi	r3, #0
 800cdb0:	4418      	add	r0, r3
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	4288      	cmp	r0, r1
 800cdb6:	d305      	bcc.n	800cdc4 <__copybits+0x40>
 800cdb8:	bd70      	pop	{r4, r5, r6, pc}
 800cdba:	f853 6b04 	ldr.w	r6, [r3], #4
 800cdbe:	f845 6f04 	str.w	r6, [r5, #4]!
 800cdc2:	e7eb      	b.n	800cd9c <__copybits+0x18>
 800cdc4:	f840 3b04 	str.w	r3, [r0], #4
 800cdc8:	e7f4      	b.n	800cdb4 <__copybits+0x30>

0800cdca <__any_on>:
 800cdca:	f100 0214 	add.w	r2, r0, #20
 800cdce:	114b      	asrs	r3, r1, #5
 800cdd0:	6900      	ldr	r0, [r0, #16]
 800cdd2:	4298      	cmp	r0, r3
 800cdd4:	b510      	push	{r4, lr}
 800cdd6:	db11      	blt.n	800cdfc <__any_on+0x32>
 800cdd8:	dd0a      	ble.n	800cdf0 <__any_on+0x26>
 800cdda:	f011 011f 	ands.w	r1, r1, #31
 800cdde:	d007      	beq.n	800cdf0 <__any_on+0x26>
 800cde0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cde4:	fa24 f001 	lsr.w	r0, r4, r1
 800cde8:	fa00 f101 	lsl.w	r1, r0, r1
 800cdec:	428c      	cmp	r4, r1
 800cdee:	d10b      	bne.n	800ce08 <__any_on+0x3e>
 800cdf0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cdf4:	4293      	cmp	r3, r2
 800cdf6:	d803      	bhi.n	800ce00 <__any_on+0x36>
 800cdf8:	2000      	movs	r0, #0
 800cdfa:	bd10      	pop	{r4, pc}
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	e7f7      	b.n	800cdf0 <__any_on+0x26>
 800ce00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ce04:	2900      	cmp	r1, #0
 800ce06:	d0f5      	beq.n	800cdf4 <__any_on+0x2a>
 800ce08:	2001      	movs	r0, #1
 800ce0a:	e7f6      	b.n	800cdfa <__any_on+0x30>

0800ce0c <_malloc_usable_size_r>:
 800ce0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce10:	1f18      	subs	r0, r3, #4
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	bfbc      	itt	lt
 800ce16:	580b      	ldrlt	r3, [r1, r0]
 800ce18:	18c0      	addlt	r0, r0, r3
 800ce1a:	4770      	bx	lr

0800ce1c <sulp>:
 800ce1c:	b570      	push	{r4, r5, r6, lr}
 800ce1e:	4604      	mov	r4, r0
 800ce20:	460d      	mov	r5, r1
 800ce22:	4616      	mov	r6, r2
 800ce24:	ec45 4b10 	vmov	d0, r4, r5
 800ce28:	f7ff feae 	bl	800cb88 <__ulp>
 800ce2c:	ec51 0b10 	vmov	r0, r1, d0
 800ce30:	b17e      	cbz	r6, 800ce52 <sulp+0x36>
 800ce32:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ce36:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	dd09      	ble.n	800ce52 <sulp+0x36>
 800ce3e:	051b      	lsls	r3, r3, #20
 800ce40:	2400      	movs	r4, #0
 800ce42:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ce46:	4622      	mov	r2, r4
 800ce48:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ce4c:	462b      	mov	r3, r5
 800ce4e:	f7f3 fbd7 	bl	8000600 <__aeabi_dmul>
 800ce52:	ec41 0b10 	vmov	d0, r0, r1
 800ce56:	bd70      	pop	{r4, r5, r6, pc}

0800ce58 <_strtod_l>:
 800ce58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce5c:	b09f      	sub	sp, #124	@ 0x7c
 800ce5e:	460c      	mov	r4, r1
 800ce60:	f04f 0a00 	mov.w	sl, #0
 800ce64:	f04f 0b00 	mov.w	fp, #0
 800ce68:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	9005      	str	r0, [sp, #20]
 800ce6e:	921a      	str	r2, [sp, #104]	@ 0x68
 800ce70:	460a      	mov	r2, r1
 800ce72:	9219      	str	r2, [sp, #100]	@ 0x64
 800ce74:	7811      	ldrb	r1, [r2, #0]
 800ce76:	292b      	cmp	r1, #43	@ 0x2b
 800ce78:	d04a      	beq.n	800cf10 <_strtod_l+0xb8>
 800ce7a:	d838      	bhi.n	800ceee <_strtod_l+0x96>
 800ce7c:	290d      	cmp	r1, #13
 800ce7e:	d832      	bhi.n	800cee6 <_strtod_l+0x8e>
 800ce80:	2908      	cmp	r1, #8
 800ce82:	d832      	bhi.n	800ceea <_strtod_l+0x92>
 800ce84:	2900      	cmp	r1, #0
 800ce86:	d03b      	beq.n	800cf00 <_strtod_l+0xa8>
 800ce88:	2200      	movs	r2, #0
 800ce8a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ce8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ce8e:	782a      	ldrb	r2, [r5, #0]
 800ce90:	2a30      	cmp	r2, #48	@ 0x30
 800ce92:	f040 80b2 	bne.w	800cffa <_strtod_l+0x1a2>
 800ce96:	786a      	ldrb	r2, [r5, #1]
 800ce98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ce9c:	2a58      	cmp	r2, #88	@ 0x58
 800ce9e:	d16e      	bne.n	800cf7e <_strtod_l+0x126>
 800cea0:	9302      	str	r3, [sp, #8]
 800cea2:	a919      	add	r1, sp, #100	@ 0x64
 800cea4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cea6:	4a90      	ldr	r2, [pc, #576]	@ (800d0e8 <_strtod_l+0x290>)
 800cea8:	9301      	str	r3, [sp, #4]
 800ceaa:	ab1a      	add	r3, sp, #104	@ 0x68
 800ceac:	9805      	ldr	r0, [sp, #20]
 800ceae:	9300      	str	r3, [sp, #0]
 800ceb0:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ceb2:	f001 f909 	bl	800e0c8 <__gethex>
 800ceb6:	f010 060f 	ands.w	r6, r0, #15
 800ceba:	4604      	mov	r4, r0
 800cebc:	d005      	beq.n	800ceca <_strtod_l+0x72>
 800cebe:	2e06      	cmp	r6, #6
 800cec0:	d128      	bne.n	800cf14 <_strtod_l+0xbc>
 800cec2:	3501      	adds	r5, #1
 800cec4:	2300      	movs	r3, #0
 800cec6:	9519      	str	r5, [sp, #100]	@ 0x64
 800cec8:	930e      	str	r3, [sp, #56]	@ 0x38
 800ceca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cecc:	2b00      	cmp	r3, #0
 800cece:	f040 858e 	bne.w	800d9ee <_strtod_l+0xb96>
 800ced2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ced4:	b1cb      	cbz	r3, 800cf0a <_strtod_l+0xb2>
 800ced6:	4652      	mov	r2, sl
 800ced8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800cedc:	ec43 2b10 	vmov	d0, r2, r3
 800cee0:	b01f      	add	sp, #124	@ 0x7c
 800cee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cee6:	2920      	cmp	r1, #32
 800cee8:	d1ce      	bne.n	800ce88 <_strtod_l+0x30>
 800ceea:	3201      	adds	r2, #1
 800ceec:	e7c1      	b.n	800ce72 <_strtod_l+0x1a>
 800ceee:	292d      	cmp	r1, #45	@ 0x2d
 800cef0:	d1ca      	bne.n	800ce88 <_strtod_l+0x30>
 800cef2:	2101      	movs	r1, #1
 800cef4:	910e      	str	r1, [sp, #56]	@ 0x38
 800cef6:	1c51      	adds	r1, r2, #1
 800cef8:	9119      	str	r1, [sp, #100]	@ 0x64
 800cefa:	7852      	ldrb	r2, [r2, #1]
 800cefc:	2a00      	cmp	r2, #0
 800cefe:	d1c5      	bne.n	800ce8c <_strtod_l+0x34>
 800cf00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cf02:	9419      	str	r4, [sp, #100]	@ 0x64
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	f040 8570 	bne.w	800d9ea <_strtod_l+0xb92>
 800cf0a:	4652      	mov	r2, sl
 800cf0c:	465b      	mov	r3, fp
 800cf0e:	e7e5      	b.n	800cedc <_strtod_l+0x84>
 800cf10:	2100      	movs	r1, #0
 800cf12:	e7ef      	b.n	800cef4 <_strtod_l+0x9c>
 800cf14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cf16:	b13a      	cbz	r2, 800cf28 <_strtod_l+0xd0>
 800cf18:	2135      	movs	r1, #53	@ 0x35
 800cf1a:	a81c      	add	r0, sp, #112	@ 0x70
 800cf1c:	f7ff ff32 	bl	800cd84 <__copybits>
 800cf20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cf22:	9805      	ldr	r0, [sp, #20]
 800cf24:	f7ff fafc 	bl	800c520 <_Bfree>
 800cf28:	3e01      	subs	r6, #1
 800cf2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800cf2c:	2e04      	cmp	r6, #4
 800cf2e:	d806      	bhi.n	800cf3e <_strtod_l+0xe6>
 800cf30:	e8df f006 	tbb	[pc, r6]
 800cf34:	201d0314 	.word	0x201d0314
 800cf38:	14          	.byte	0x14
 800cf39:	00          	.byte	0x00
 800cf3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800cf3e:	05e1      	lsls	r1, r4, #23
 800cf40:	bf48      	it	mi
 800cf42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cf46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf4a:	0d1b      	lsrs	r3, r3, #20
 800cf4c:	051b      	lsls	r3, r3, #20
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d1bb      	bne.n	800ceca <_strtod_l+0x72>
 800cf52:	f7fe fbab 	bl	800b6ac <__errno>
 800cf56:	2322      	movs	r3, #34	@ 0x22
 800cf58:	6003      	str	r3, [r0, #0]
 800cf5a:	e7b6      	b.n	800ceca <_strtod_l+0x72>
 800cf5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800cf60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cf64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cf68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cf6c:	e7e7      	b.n	800cf3e <_strtod_l+0xe6>
 800cf6e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d0f0 <_strtod_l+0x298>
 800cf72:	e7e4      	b.n	800cf3e <_strtod_l+0xe6>
 800cf74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cf78:	f04f 3aff 	mov.w	sl, #4294967295
 800cf7c:	e7df      	b.n	800cf3e <_strtod_l+0xe6>
 800cf7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf80:	1c5a      	adds	r2, r3, #1
 800cf82:	9219      	str	r2, [sp, #100]	@ 0x64
 800cf84:	785b      	ldrb	r3, [r3, #1]
 800cf86:	2b30      	cmp	r3, #48	@ 0x30
 800cf88:	d0f9      	beq.n	800cf7e <_strtod_l+0x126>
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d09d      	beq.n	800ceca <_strtod_l+0x72>
 800cf8e:	2301      	movs	r3, #1
 800cf90:	2700      	movs	r7, #0
 800cf92:	9308      	str	r3, [sp, #32]
 800cf94:	220a      	movs	r2, #10
 800cf96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf98:	46b9      	mov	r9, r7
 800cf9a:	970b      	str	r7, [sp, #44]	@ 0x2c
 800cf9c:	930c      	str	r3, [sp, #48]	@ 0x30
 800cf9e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cfa0:	7805      	ldrb	r5, [r0, #0]
 800cfa2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cfa6:	b2d9      	uxtb	r1, r3
 800cfa8:	2909      	cmp	r1, #9
 800cfaa:	d928      	bls.n	800cffe <_strtod_l+0x1a6>
 800cfac:	2201      	movs	r2, #1
 800cfae:	494f      	ldr	r1, [pc, #316]	@ (800d0ec <_strtod_l+0x294>)
 800cfb0:	f000 ffd6 	bl	800df60 <strncmp>
 800cfb4:	2800      	cmp	r0, #0
 800cfb6:	d032      	beq.n	800d01e <_strtod_l+0x1c6>
 800cfb8:	2000      	movs	r0, #0
 800cfba:	462a      	mov	r2, r5
 800cfbc:	464d      	mov	r5, r9
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	900a      	str	r0, [sp, #40]	@ 0x28
 800cfc2:	2a65      	cmp	r2, #101	@ 0x65
 800cfc4:	d001      	beq.n	800cfca <_strtod_l+0x172>
 800cfc6:	2a45      	cmp	r2, #69	@ 0x45
 800cfc8:	d114      	bne.n	800cff4 <_strtod_l+0x19c>
 800cfca:	b91d      	cbnz	r5, 800cfd4 <_strtod_l+0x17c>
 800cfcc:	9a08      	ldr	r2, [sp, #32]
 800cfce:	4302      	orrs	r2, r0
 800cfd0:	d096      	beq.n	800cf00 <_strtod_l+0xa8>
 800cfd2:	2500      	movs	r5, #0
 800cfd4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cfd6:	1c62      	adds	r2, r4, #1
 800cfd8:	9219      	str	r2, [sp, #100]	@ 0x64
 800cfda:	7862      	ldrb	r2, [r4, #1]
 800cfdc:	2a2b      	cmp	r2, #43	@ 0x2b
 800cfde:	d079      	beq.n	800d0d4 <_strtod_l+0x27c>
 800cfe0:	2a2d      	cmp	r2, #45	@ 0x2d
 800cfe2:	d07d      	beq.n	800d0e0 <_strtod_l+0x288>
 800cfe4:	f04f 0c00 	mov.w	ip, #0
 800cfe8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cfec:	2909      	cmp	r1, #9
 800cfee:	f240 8085 	bls.w	800d0fc <_strtod_l+0x2a4>
 800cff2:	9419      	str	r4, [sp, #100]	@ 0x64
 800cff4:	f04f 0800 	mov.w	r8, #0
 800cff8:	e0a5      	b.n	800d146 <_strtod_l+0x2ee>
 800cffa:	2300      	movs	r3, #0
 800cffc:	e7c8      	b.n	800cf90 <_strtod_l+0x138>
 800cffe:	f1b9 0f08 	cmp.w	r9, #8
 800d002:	f100 0001 	add.w	r0, r0, #1
 800d006:	f109 0901 	add.w	r9, r9, #1
 800d00a:	bfd4      	ite	le
 800d00c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d00e:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d012:	9019      	str	r0, [sp, #100]	@ 0x64
 800d014:	bfdc      	itt	le
 800d016:	fb02 3301 	mlale	r3, r2, r1, r3
 800d01a:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d01c:	e7bf      	b.n	800cf9e <_strtod_l+0x146>
 800d01e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d020:	1c5a      	adds	r2, r3, #1
 800d022:	9219      	str	r2, [sp, #100]	@ 0x64
 800d024:	785a      	ldrb	r2, [r3, #1]
 800d026:	f1b9 0f00 	cmp.w	r9, #0
 800d02a:	d03a      	beq.n	800d0a2 <_strtod_l+0x24a>
 800d02c:	464d      	mov	r5, r9
 800d02e:	900a      	str	r0, [sp, #40]	@ 0x28
 800d030:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d034:	2b09      	cmp	r3, #9
 800d036:	d912      	bls.n	800d05e <_strtod_l+0x206>
 800d038:	2301      	movs	r3, #1
 800d03a:	e7c2      	b.n	800cfc2 <_strtod_l+0x16a>
 800d03c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d03e:	3001      	adds	r0, #1
 800d040:	1c5a      	adds	r2, r3, #1
 800d042:	9219      	str	r2, [sp, #100]	@ 0x64
 800d044:	785a      	ldrb	r2, [r3, #1]
 800d046:	2a30      	cmp	r2, #48	@ 0x30
 800d048:	d0f8      	beq.n	800d03c <_strtod_l+0x1e4>
 800d04a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d04e:	2b08      	cmp	r3, #8
 800d050:	f200 84d2 	bhi.w	800d9f8 <_strtod_l+0xba0>
 800d054:	900a      	str	r0, [sp, #40]	@ 0x28
 800d056:	2000      	movs	r0, #0
 800d058:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d05a:	4605      	mov	r5, r0
 800d05c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d05e:	3a30      	subs	r2, #48	@ 0x30
 800d060:	f100 0301 	add.w	r3, r0, #1
 800d064:	d017      	beq.n	800d096 <_strtod_l+0x23e>
 800d066:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d068:	462e      	mov	r6, r5
 800d06a:	f04f 0e0a 	mov.w	lr, #10
 800d06e:	4419      	add	r1, r3
 800d070:	910a      	str	r1, [sp, #40]	@ 0x28
 800d072:	1c71      	adds	r1, r6, #1
 800d074:	eba1 0c05 	sub.w	ip, r1, r5
 800d078:	4563      	cmp	r3, ip
 800d07a:	dc14      	bgt.n	800d0a6 <_strtod_l+0x24e>
 800d07c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d080:	182b      	adds	r3, r5, r0
 800d082:	3501      	adds	r5, #1
 800d084:	2b08      	cmp	r3, #8
 800d086:	4405      	add	r5, r0
 800d088:	dc1a      	bgt.n	800d0c0 <_strtod_l+0x268>
 800d08a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d08c:	230a      	movs	r3, #10
 800d08e:	fb03 2301 	mla	r3, r3, r1, r2
 800d092:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d094:	2300      	movs	r3, #0
 800d096:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d098:	4618      	mov	r0, r3
 800d09a:	1c51      	adds	r1, r2, #1
 800d09c:	9119      	str	r1, [sp, #100]	@ 0x64
 800d09e:	7852      	ldrb	r2, [r2, #1]
 800d0a0:	e7c6      	b.n	800d030 <_strtod_l+0x1d8>
 800d0a2:	4648      	mov	r0, r9
 800d0a4:	e7cf      	b.n	800d046 <_strtod_l+0x1ee>
 800d0a6:	2e08      	cmp	r6, #8
 800d0a8:	dc05      	bgt.n	800d0b6 <_strtod_l+0x25e>
 800d0aa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d0ac:	fb0e f606 	mul.w	r6, lr, r6
 800d0b0:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d0b2:	460e      	mov	r6, r1
 800d0b4:	e7dd      	b.n	800d072 <_strtod_l+0x21a>
 800d0b6:	2910      	cmp	r1, #16
 800d0b8:	bfd8      	it	le
 800d0ba:	fb0e f707 	mulle.w	r7, lr, r7
 800d0be:	e7f8      	b.n	800d0b2 <_strtod_l+0x25a>
 800d0c0:	2b0f      	cmp	r3, #15
 800d0c2:	bfdc      	itt	le
 800d0c4:	230a      	movle	r3, #10
 800d0c6:	fb03 2707 	mlale	r7, r3, r7, r2
 800d0ca:	e7e3      	b.n	800d094 <_strtod_l+0x23c>
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	930a      	str	r3, [sp, #40]	@ 0x28
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	e77b      	b.n	800cfcc <_strtod_l+0x174>
 800d0d4:	f04f 0c00 	mov.w	ip, #0
 800d0d8:	1ca2      	adds	r2, r4, #2
 800d0da:	9219      	str	r2, [sp, #100]	@ 0x64
 800d0dc:	78a2      	ldrb	r2, [r4, #2]
 800d0de:	e783      	b.n	800cfe8 <_strtod_l+0x190>
 800d0e0:	f04f 0c01 	mov.w	ip, #1
 800d0e4:	e7f8      	b.n	800d0d8 <_strtod_l+0x280>
 800d0e6:	bf00      	nop
 800d0e8:	0800f08c 	.word	0x0800f08c
 800d0ec:	0800eebf 	.word	0x0800eebf
 800d0f0:	7ff00000 	.word	0x7ff00000
 800d0f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d0f6:	1c51      	adds	r1, r2, #1
 800d0f8:	9119      	str	r1, [sp, #100]	@ 0x64
 800d0fa:	7852      	ldrb	r2, [r2, #1]
 800d0fc:	2a30      	cmp	r2, #48	@ 0x30
 800d0fe:	d0f9      	beq.n	800d0f4 <_strtod_l+0x29c>
 800d100:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d104:	2908      	cmp	r1, #8
 800d106:	f63f af75 	bhi.w	800cff4 <_strtod_l+0x19c>
 800d10a:	3a30      	subs	r2, #48	@ 0x30
 800d10c:	f04f 080a 	mov.w	r8, #10
 800d110:	9209      	str	r2, [sp, #36]	@ 0x24
 800d112:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d114:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d116:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d118:	1c56      	adds	r6, r2, #1
 800d11a:	9619      	str	r6, [sp, #100]	@ 0x64
 800d11c:	7852      	ldrb	r2, [r2, #1]
 800d11e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d122:	f1be 0f09 	cmp.w	lr, #9
 800d126:	d939      	bls.n	800d19c <_strtod_l+0x344>
 800d128:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d12a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d12e:	1a76      	subs	r6, r6, r1
 800d130:	2e08      	cmp	r6, #8
 800d132:	dc03      	bgt.n	800d13c <_strtod_l+0x2e4>
 800d134:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d136:	4588      	cmp	r8, r1
 800d138:	bfa8      	it	ge
 800d13a:	4688      	movge	r8, r1
 800d13c:	f1bc 0f00 	cmp.w	ip, #0
 800d140:	d001      	beq.n	800d146 <_strtod_l+0x2ee>
 800d142:	f1c8 0800 	rsb	r8, r8, #0
 800d146:	2d00      	cmp	r5, #0
 800d148:	d14e      	bne.n	800d1e8 <_strtod_l+0x390>
 800d14a:	9908      	ldr	r1, [sp, #32]
 800d14c:	4308      	orrs	r0, r1
 800d14e:	f47f aebc 	bne.w	800ceca <_strtod_l+0x72>
 800d152:	2b00      	cmp	r3, #0
 800d154:	f47f aed4 	bne.w	800cf00 <_strtod_l+0xa8>
 800d158:	2a69      	cmp	r2, #105	@ 0x69
 800d15a:	d028      	beq.n	800d1ae <_strtod_l+0x356>
 800d15c:	dc25      	bgt.n	800d1aa <_strtod_l+0x352>
 800d15e:	2a49      	cmp	r2, #73	@ 0x49
 800d160:	d025      	beq.n	800d1ae <_strtod_l+0x356>
 800d162:	2a4e      	cmp	r2, #78	@ 0x4e
 800d164:	f47f aecc 	bne.w	800cf00 <_strtod_l+0xa8>
 800d168:	499a      	ldr	r1, [pc, #616]	@ (800d3d4 <_strtod_l+0x57c>)
 800d16a:	a819      	add	r0, sp, #100	@ 0x64
 800d16c:	f001 f9cc 	bl	800e508 <__match>
 800d170:	2800      	cmp	r0, #0
 800d172:	f43f aec5 	beq.w	800cf00 <_strtod_l+0xa8>
 800d176:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d178:	781b      	ldrb	r3, [r3, #0]
 800d17a:	2b28      	cmp	r3, #40	@ 0x28
 800d17c:	d12e      	bne.n	800d1dc <_strtod_l+0x384>
 800d17e:	aa1c      	add	r2, sp, #112	@ 0x70
 800d180:	4995      	ldr	r1, [pc, #596]	@ (800d3d8 <_strtod_l+0x580>)
 800d182:	a819      	add	r0, sp, #100	@ 0x64
 800d184:	f001 f9d4 	bl	800e530 <__hexnan>
 800d188:	2805      	cmp	r0, #5
 800d18a:	d127      	bne.n	800d1dc <_strtod_l+0x384>
 800d18c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d18e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d192:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d196:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d19a:	e696      	b.n	800ceca <_strtod_l+0x72>
 800d19c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d19e:	fb08 2101 	mla	r1, r8, r1, r2
 800d1a2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d1a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d1a8:	e7b5      	b.n	800d116 <_strtod_l+0x2be>
 800d1aa:	2a6e      	cmp	r2, #110	@ 0x6e
 800d1ac:	e7da      	b.n	800d164 <_strtod_l+0x30c>
 800d1ae:	498b      	ldr	r1, [pc, #556]	@ (800d3dc <_strtod_l+0x584>)
 800d1b0:	a819      	add	r0, sp, #100	@ 0x64
 800d1b2:	f001 f9a9 	bl	800e508 <__match>
 800d1b6:	2800      	cmp	r0, #0
 800d1b8:	f43f aea2 	beq.w	800cf00 <_strtod_l+0xa8>
 800d1bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d1be:	a819      	add	r0, sp, #100	@ 0x64
 800d1c0:	4987      	ldr	r1, [pc, #540]	@ (800d3e0 <_strtod_l+0x588>)
 800d1c2:	3b01      	subs	r3, #1
 800d1c4:	9319      	str	r3, [sp, #100]	@ 0x64
 800d1c6:	f001 f99f 	bl	800e508 <__match>
 800d1ca:	b910      	cbnz	r0, 800d1d2 <_strtod_l+0x37a>
 800d1cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d1ce:	3301      	adds	r3, #1
 800d1d0:	9319      	str	r3, [sp, #100]	@ 0x64
 800d1d2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d3f0 <_strtod_l+0x598>
 800d1d6:	f04f 0a00 	mov.w	sl, #0
 800d1da:	e676      	b.n	800ceca <_strtod_l+0x72>
 800d1dc:	4881      	ldr	r0, [pc, #516]	@ (800d3e4 <_strtod_l+0x58c>)
 800d1de:	f000 fed3 	bl	800df88 <nan>
 800d1e2:	ec5b ab10 	vmov	sl, fp, d0
 800d1e6:	e670      	b.n	800ceca <_strtod_l+0x72>
 800d1e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1ea:	f1b9 0f00 	cmp.w	r9, #0
 800d1ee:	bf08      	it	eq
 800d1f0:	46a9      	moveq	r9, r5
 800d1f2:	2d10      	cmp	r5, #16
 800d1f4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800d1f6:	eba8 0303 	sub.w	r3, r8, r3
 800d1fa:	462c      	mov	r4, r5
 800d1fc:	bfa8      	it	ge
 800d1fe:	2410      	movge	r4, #16
 800d200:	9309      	str	r3, [sp, #36]	@ 0x24
 800d202:	f7f3 f983 	bl	800050c <__aeabi_ui2d>
 800d206:	2d09      	cmp	r5, #9
 800d208:	4682      	mov	sl, r0
 800d20a:	468b      	mov	fp, r1
 800d20c:	dc13      	bgt.n	800d236 <_strtod_l+0x3de>
 800d20e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d210:	2b00      	cmp	r3, #0
 800d212:	f43f ae5a 	beq.w	800ceca <_strtod_l+0x72>
 800d216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d218:	dd78      	ble.n	800d30c <_strtod_l+0x4b4>
 800d21a:	2b16      	cmp	r3, #22
 800d21c:	dc5f      	bgt.n	800d2de <_strtod_l+0x486>
 800d21e:	4972      	ldr	r1, [pc, #456]	@ (800d3e8 <_strtod_l+0x590>)
 800d220:	4652      	mov	r2, sl
 800d222:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d226:	465b      	mov	r3, fp
 800d228:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d22c:	f7f3 f9e8 	bl	8000600 <__aeabi_dmul>
 800d230:	4682      	mov	sl, r0
 800d232:	468b      	mov	fp, r1
 800d234:	e649      	b.n	800ceca <_strtod_l+0x72>
 800d236:	4b6c      	ldr	r3, [pc, #432]	@ (800d3e8 <_strtod_l+0x590>)
 800d238:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d23c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d240:	f7f3 f9de 	bl	8000600 <__aeabi_dmul>
 800d244:	4682      	mov	sl, r0
 800d246:	468b      	mov	fp, r1
 800d248:	4638      	mov	r0, r7
 800d24a:	f7f3 f95f 	bl	800050c <__aeabi_ui2d>
 800d24e:	4602      	mov	r2, r0
 800d250:	460b      	mov	r3, r1
 800d252:	4650      	mov	r0, sl
 800d254:	4659      	mov	r1, fp
 800d256:	f7f3 f81d 	bl	8000294 <__adddf3>
 800d25a:	2d0f      	cmp	r5, #15
 800d25c:	4682      	mov	sl, r0
 800d25e:	468b      	mov	fp, r1
 800d260:	ddd5      	ble.n	800d20e <_strtod_l+0x3b6>
 800d262:	1b2c      	subs	r4, r5, r4
 800d264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d266:	441c      	add	r4, r3
 800d268:	2c00      	cmp	r4, #0
 800d26a:	f340 8093 	ble.w	800d394 <_strtod_l+0x53c>
 800d26e:	f014 030f 	ands.w	r3, r4, #15
 800d272:	d00a      	beq.n	800d28a <_strtod_l+0x432>
 800d274:	495c      	ldr	r1, [pc, #368]	@ (800d3e8 <_strtod_l+0x590>)
 800d276:	4652      	mov	r2, sl
 800d278:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d27c:	465b      	mov	r3, fp
 800d27e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d282:	f7f3 f9bd 	bl	8000600 <__aeabi_dmul>
 800d286:	4682      	mov	sl, r0
 800d288:	468b      	mov	fp, r1
 800d28a:	f034 040f 	bics.w	r4, r4, #15
 800d28e:	d073      	beq.n	800d378 <_strtod_l+0x520>
 800d290:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d294:	dd49      	ble.n	800d32a <_strtod_l+0x4d2>
 800d296:	2400      	movs	r4, #0
 800d298:	46a0      	mov	r8, r4
 800d29a:	46a1      	mov	r9, r4
 800d29c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d29e:	2322      	movs	r3, #34	@ 0x22
 800d2a0:	9a05      	ldr	r2, [sp, #20]
 800d2a2:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d3f0 <_strtod_l+0x598>
 800d2a6:	f04f 0a00 	mov.w	sl, #0
 800d2aa:	6013      	str	r3, [r2, #0]
 800d2ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	f43f ae0b 	beq.w	800ceca <_strtod_l+0x72>
 800d2b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d2b6:	9805      	ldr	r0, [sp, #20]
 800d2b8:	f7ff f932 	bl	800c520 <_Bfree>
 800d2bc:	4649      	mov	r1, r9
 800d2be:	9805      	ldr	r0, [sp, #20]
 800d2c0:	f7ff f92e 	bl	800c520 <_Bfree>
 800d2c4:	4641      	mov	r1, r8
 800d2c6:	9805      	ldr	r0, [sp, #20]
 800d2c8:	f7ff f92a 	bl	800c520 <_Bfree>
 800d2cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d2ce:	9805      	ldr	r0, [sp, #20]
 800d2d0:	f7ff f926 	bl	800c520 <_Bfree>
 800d2d4:	4621      	mov	r1, r4
 800d2d6:	9805      	ldr	r0, [sp, #20]
 800d2d8:	f7ff f922 	bl	800c520 <_Bfree>
 800d2dc:	e5f5      	b.n	800ceca <_strtod_l+0x72>
 800d2de:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d2e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	dbbc      	blt.n	800d262 <_strtod_l+0x40a>
 800d2e8:	f1c5 050f 	rsb	r5, r5, #15
 800d2ec:	4c3e      	ldr	r4, [pc, #248]	@ (800d3e8 <_strtod_l+0x590>)
 800d2ee:	4652      	mov	r2, sl
 800d2f0:	465b      	mov	r3, fp
 800d2f2:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d2f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d2fa:	f7f3 f981 	bl	8000600 <__aeabi_dmul>
 800d2fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d300:	1b5d      	subs	r5, r3, r5
 800d302:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d306:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d30a:	e78f      	b.n	800d22c <_strtod_l+0x3d4>
 800d30c:	3316      	adds	r3, #22
 800d30e:	dba8      	blt.n	800d262 <_strtod_l+0x40a>
 800d310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d312:	4650      	mov	r0, sl
 800d314:	4659      	mov	r1, fp
 800d316:	eba3 0808 	sub.w	r8, r3, r8
 800d31a:	4b33      	ldr	r3, [pc, #204]	@ (800d3e8 <_strtod_l+0x590>)
 800d31c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d320:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d324:	f7f3 fa96 	bl	8000854 <__aeabi_ddiv>
 800d328:	e782      	b.n	800d230 <_strtod_l+0x3d8>
 800d32a:	2300      	movs	r3, #0
 800d32c:	1124      	asrs	r4, r4, #4
 800d32e:	4650      	mov	r0, sl
 800d330:	4659      	mov	r1, fp
 800d332:	4f2e      	ldr	r7, [pc, #184]	@ (800d3ec <_strtod_l+0x594>)
 800d334:	461e      	mov	r6, r3
 800d336:	2c01      	cmp	r4, #1
 800d338:	dc21      	bgt.n	800d37e <_strtod_l+0x526>
 800d33a:	b10b      	cbz	r3, 800d340 <_strtod_l+0x4e8>
 800d33c:	4682      	mov	sl, r0
 800d33e:	468b      	mov	fp, r1
 800d340:	492a      	ldr	r1, [pc, #168]	@ (800d3ec <_strtod_l+0x594>)
 800d342:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d346:	4652      	mov	r2, sl
 800d348:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d34c:	465b      	mov	r3, fp
 800d34e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d352:	f7f3 f955 	bl	8000600 <__aeabi_dmul>
 800d356:	4b26      	ldr	r3, [pc, #152]	@ (800d3f0 <_strtod_l+0x598>)
 800d358:	460a      	mov	r2, r1
 800d35a:	4682      	mov	sl, r0
 800d35c:	400b      	ands	r3, r1
 800d35e:	4925      	ldr	r1, [pc, #148]	@ (800d3f4 <_strtod_l+0x59c>)
 800d360:	428b      	cmp	r3, r1
 800d362:	d898      	bhi.n	800d296 <_strtod_l+0x43e>
 800d364:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d368:	428b      	cmp	r3, r1
 800d36a:	bf86      	itte	hi
 800d36c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d3f8 <_strtod_l+0x5a0>
 800d370:	f04f 3aff 	movhi.w	sl, #4294967295
 800d374:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d378:	2300      	movs	r3, #0
 800d37a:	9308      	str	r3, [sp, #32]
 800d37c:	e076      	b.n	800d46c <_strtod_l+0x614>
 800d37e:	07e2      	lsls	r2, r4, #31
 800d380:	d504      	bpl.n	800d38c <_strtod_l+0x534>
 800d382:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d386:	f7f3 f93b 	bl	8000600 <__aeabi_dmul>
 800d38a:	2301      	movs	r3, #1
 800d38c:	3601      	adds	r6, #1
 800d38e:	1064      	asrs	r4, r4, #1
 800d390:	3708      	adds	r7, #8
 800d392:	e7d0      	b.n	800d336 <_strtod_l+0x4de>
 800d394:	d0f0      	beq.n	800d378 <_strtod_l+0x520>
 800d396:	4264      	negs	r4, r4
 800d398:	f014 020f 	ands.w	r2, r4, #15
 800d39c:	d00a      	beq.n	800d3b4 <_strtod_l+0x55c>
 800d39e:	4b12      	ldr	r3, [pc, #72]	@ (800d3e8 <_strtod_l+0x590>)
 800d3a0:	4650      	mov	r0, sl
 800d3a2:	4659      	mov	r1, fp
 800d3a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ac:	f7f3 fa52 	bl	8000854 <__aeabi_ddiv>
 800d3b0:	4682      	mov	sl, r0
 800d3b2:	468b      	mov	fp, r1
 800d3b4:	1124      	asrs	r4, r4, #4
 800d3b6:	d0df      	beq.n	800d378 <_strtod_l+0x520>
 800d3b8:	2c1f      	cmp	r4, #31
 800d3ba:	dd1f      	ble.n	800d3fc <_strtod_l+0x5a4>
 800d3bc:	2400      	movs	r4, #0
 800d3be:	46a0      	mov	r8, r4
 800d3c0:	46a1      	mov	r9, r4
 800d3c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d3c4:	2322      	movs	r3, #34	@ 0x22
 800d3c6:	9a05      	ldr	r2, [sp, #20]
 800d3c8:	f04f 0a00 	mov.w	sl, #0
 800d3cc:	f04f 0b00 	mov.w	fp, #0
 800d3d0:	6013      	str	r3, [r2, #0]
 800d3d2:	e76b      	b.n	800d2ac <_strtod_l+0x454>
 800d3d4:	0800edad 	.word	0x0800edad
 800d3d8:	0800f078 	.word	0x0800f078
 800d3dc:	0800eda5 	.word	0x0800eda5
 800d3e0:	0800eddc 	.word	0x0800eddc
 800d3e4:	0800ef15 	.word	0x0800ef15
 800d3e8:	0800efb0 	.word	0x0800efb0
 800d3ec:	0800ef88 	.word	0x0800ef88
 800d3f0:	7ff00000 	.word	0x7ff00000
 800d3f4:	7ca00000 	.word	0x7ca00000
 800d3f8:	7fefffff 	.word	0x7fefffff
 800d3fc:	f014 0310 	ands.w	r3, r4, #16
 800d400:	4650      	mov	r0, sl
 800d402:	4659      	mov	r1, fp
 800d404:	4ea9      	ldr	r6, [pc, #676]	@ (800d6ac <_strtod_l+0x854>)
 800d406:	bf18      	it	ne
 800d408:	236a      	movne	r3, #106	@ 0x6a
 800d40a:	9308      	str	r3, [sp, #32]
 800d40c:	2300      	movs	r3, #0
 800d40e:	07e7      	lsls	r7, r4, #31
 800d410:	d504      	bpl.n	800d41c <_strtod_l+0x5c4>
 800d412:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d416:	f7f3 f8f3 	bl	8000600 <__aeabi_dmul>
 800d41a:	2301      	movs	r3, #1
 800d41c:	1064      	asrs	r4, r4, #1
 800d41e:	f106 0608 	add.w	r6, r6, #8
 800d422:	d1f4      	bne.n	800d40e <_strtod_l+0x5b6>
 800d424:	b10b      	cbz	r3, 800d42a <_strtod_l+0x5d2>
 800d426:	4682      	mov	sl, r0
 800d428:	468b      	mov	fp, r1
 800d42a:	9b08      	ldr	r3, [sp, #32]
 800d42c:	b1b3      	cbz	r3, 800d45c <_strtod_l+0x604>
 800d42e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d432:	4659      	mov	r1, fp
 800d434:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d438:	2b00      	cmp	r3, #0
 800d43a:	dd0f      	ble.n	800d45c <_strtod_l+0x604>
 800d43c:	2b1f      	cmp	r3, #31
 800d43e:	dd56      	ble.n	800d4ee <_strtod_l+0x696>
 800d440:	2b34      	cmp	r3, #52	@ 0x34
 800d442:	f04f 0a00 	mov.w	sl, #0
 800d446:	bfdb      	ittet	le
 800d448:	f04f 33ff 	movle.w	r3, #4294967295
 800d44c:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d450:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d454:	4093      	lslle	r3, r2
 800d456:	bfd8      	it	le
 800d458:	ea03 0b01 	andle.w	fp, r3, r1
 800d45c:	2200      	movs	r2, #0
 800d45e:	2300      	movs	r3, #0
 800d460:	4650      	mov	r0, sl
 800d462:	4659      	mov	r1, fp
 800d464:	f7f3 fb34 	bl	8000ad0 <__aeabi_dcmpeq>
 800d468:	2800      	cmp	r0, #0
 800d46a:	d1a7      	bne.n	800d3bc <_strtod_l+0x564>
 800d46c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d46e:	464a      	mov	r2, r9
 800d470:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d472:	9300      	str	r3, [sp, #0]
 800d474:	462b      	mov	r3, r5
 800d476:	9805      	ldr	r0, [sp, #20]
 800d478:	f7ff f8bc 	bl	800c5f4 <__s2b>
 800d47c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d47e:	2800      	cmp	r0, #0
 800d480:	f43f af09 	beq.w	800d296 <_strtod_l+0x43e>
 800d484:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d486:	2400      	movs	r4, #0
 800d488:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d48a:	2a00      	cmp	r2, #0
 800d48c:	eba3 0308 	sub.w	r3, r3, r8
 800d490:	46a0      	mov	r8, r4
 800d492:	bfa8      	it	ge
 800d494:	2300      	movge	r3, #0
 800d496:	9312      	str	r3, [sp, #72]	@ 0x48
 800d498:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d49c:	9316      	str	r3, [sp, #88]	@ 0x58
 800d49e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4a0:	9805      	ldr	r0, [sp, #20]
 800d4a2:	6859      	ldr	r1, [r3, #4]
 800d4a4:	f7fe fffc 	bl	800c4a0 <_Balloc>
 800d4a8:	4681      	mov	r9, r0
 800d4aa:	2800      	cmp	r0, #0
 800d4ac:	f43f aef7 	beq.w	800d29e <_strtod_l+0x446>
 800d4b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4b2:	300c      	adds	r0, #12
 800d4b4:	691a      	ldr	r2, [r3, #16]
 800d4b6:	f103 010c 	add.w	r1, r3, #12
 800d4ba:	3202      	adds	r2, #2
 800d4bc:	0092      	lsls	r2, r2, #2
 800d4be:	f7fe f930 	bl	800b722 <memcpy>
 800d4c2:	aa1c      	add	r2, sp, #112	@ 0x70
 800d4c4:	a91b      	add	r1, sp, #108	@ 0x6c
 800d4c6:	9805      	ldr	r0, [sp, #20]
 800d4c8:	ec4b ab10 	vmov	d0, sl, fp
 800d4cc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d4d0:	f7ff fbce 	bl	800cc70 <__d2b>
 800d4d4:	901a      	str	r0, [sp, #104]	@ 0x68
 800d4d6:	2800      	cmp	r0, #0
 800d4d8:	f43f aee1 	beq.w	800d29e <_strtod_l+0x446>
 800d4dc:	2101      	movs	r1, #1
 800d4de:	9805      	ldr	r0, [sp, #20]
 800d4e0:	f7ff f91e 	bl	800c720 <__i2b>
 800d4e4:	4680      	mov	r8, r0
 800d4e6:	b948      	cbnz	r0, 800d4fc <_strtod_l+0x6a4>
 800d4e8:	f04f 0800 	mov.w	r8, #0
 800d4ec:	e6d7      	b.n	800d29e <_strtod_l+0x446>
 800d4ee:	f04f 32ff 	mov.w	r2, #4294967295
 800d4f2:	fa02 f303 	lsl.w	r3, r2, r3
 800d4f6:	ea03 0a0a 	and.w	sl, r3, sl
 800d4fa:	e7af      	b.n	800d45c <_strtod_l+0x604>
 800d4fc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d4fe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d500:	2d00      	cmp	r5, #0
 800d502:	bfa9      	itett	ge
 800d504:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d506:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d508:	18ef      	addge	r7, r5, r3
 800d50a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d50c:	bfb8      	it	lt
 800d50e:	1b5e      	sublt	r6, r3, r5
 800d510:	9b08      	ldr	r3, [sp, #32]
 800d512:	bfb8      	it	lt
 800d514:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d516:	1aed      	subs	r5, r5, r3
 800d518:	4b65      	ldr	r3, [pc, #404]	@ (800d6b0 <_strtod_l+0x858>)
 800d51a:	4415      	add	r5, r2
 800d51c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d520:	3d01      	subs	r5, #1
 800d522:	429d      	cmp	r5, r3
 800d524:	da4f      	bge.n	800d5c6 <_strtod_l+0x76e>
 800d526:	1b5b      	subs	r3, r3, r5
 800d528:	2101      	movs	r1, #1
 800d52a:	2b1f      	cmp	r3, #31
 800d52c:	eba2 0203 	sub.w	r2, r2, r3
 800d530:	dc3d      	bgt.n	800d5ae <_strtod_l+0x756>
 800d532:	fa01 f303 	lsl.w	r3, r1, r3
 800d536:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d538:	2300      	movs	r3, #0
 800d53a:	9310      	str	r3, [sp, #64]	@ 0x40
 800d53c:	18bd      	adds	r5, r7, r2
 800d53e:	9b08      	ldr	r3, [sp, #32]
 800d540:	4416      	add	r6, r2
 800d542:	42af      	cmp	r7, r5
 800d544:	441e      	add	r6, r3
 800d546:	463b      	mov	r3, r7
 800d548:	bfa8      	it	ge
 800d54a:	462b      	movge	r3, r5
 800d54c:	42b3      	cmp	r3, r6
 800d54e:	bfa8      	it	ge
 800d550:	4633      	movge	r3, r6
 800d552:	2b00      	cmp	r3, #0
 800d554:	bfc2      	ittt	gt
 800d556:	1aed      	subgt	r5, r5, r3
 800d558:	1af6      	subgt	r6, r6, r3
 800d55a:	1aff      	subgt	r7, r7, r3
 800d55c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d55e:	2b00      	cmp	r3, #0
 800d560:	dd16      	ble.n	800d590 <_strtod_l+0x738>
 800d562:	4641      	mov	r1, r8
 800d564:	461a      	mov	r2, r3
 800d566:	9805      	ldr	r0, [sp, #20]
 800d568:	f7ff f994 	bl	800c894 <__pow5mult>
 800d56c:	4680      	mov	r8, r0
 800d56e:	2800      	cmp	r0, #0
 800d570:	d0ba      	beq.n	800d4e8 <_strtod_l+0x690>
 800d572:	4601      	mov	r1, r0
 800d574:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d576:	9805      	ldr	r0, [sp, #20]
 800d578:	f7ff f8e8 	bl	800c74c <__multiply>
 800d57c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d57e:	2800      	cmp	r0, #0
 800d580:	f43f ae8d 	beq.w	800d29e <_strtod_l+0x446>
 800d584:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d586:	9805      	ldr	r0, [sp, #20]
 800d588:	f7fe ffca 	bl	800c520 <_Bfree>
 800d58c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d58e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d590:	2d00      	cmp	r5, #0
 800d592:	dc1d      	bgt.n	800d5d0 <_strtod_l+0x778>
 800d594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d596:	2b00      	cmp	r3, #0
 800d598:	dd23      	ble.n	800d5e2 <_strtod_l+0x78a>
 800d59a:	4649      	mov	r1, r9
 800d59c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d59e:	9805      	ldr	r0, [sp, #20]
 800d5a0:	f7ff f978 	bl	800c894 <__pow5mult>
 800d5a4:	4681      	mov	r9, r0
 800d5a6:	b9e0      	cbnz	r0, 800d5e2 <_strtod_l+0x78a>
 800d5a8:	f04f 0900 	mov.w	r9, #0
 800d5ac:	e677      	b.n	800d29e <_strtod_l+0x446>
 800d5ae:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d5b2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d5b4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d5b8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d5bc:	35e2      	adds	r5, #226	@ 0xe2
 800d5be:	fa01 f305 	lsl.w	r3, r1, r5
 800d5c2:	9310      	str	r3, [sp, #64]	@ 0x40
 800d5c4:	e7ba      	b.n	800d53c <_strtod_l+0x6e4>
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	9310      	str	r3, [sp, #64]	@ 0x40
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d5ce:	e7b5      	b.n	800d53c <_strtod_l+0x6e4>
 800d5d0:	462a      	mov	r2, r5
 800d5d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d5d4:	9805      	ldr	r0, [sp, #20]
 800d5d6:	f7ff f9b7 	bl	800c948 <__lshift>
 800d5da:	901a      	str	r0, [sp, #104]	@ 0x68
 800d5dc:	2800      	cmp	r0, #0
 800d5de:	d1d9      	bne.n	800d594 <_strtod_l+0x73c>
 800d5e0:	e65d      	b.n	800d29e <_strtod_l+0x446>
 800d5e2:	2e00      	cmp	r6, #0
 800d5e4:	dd07      	ble.n	800d5f6 <_strtod_l+0x79e>
 800d5e6:	4649      	mov	r1, r9
 800d5e8:	4632      	mov	r2, r6
 800d5ea:	9805      	ldr	r0, [sp, #20]
 800d5ec:	f7ff f9ac 	bl	800c948 <__lshift>
 800d5f0:	4681      	mov	r9, r0
 800d5f2:	2800      	cmp	r0, #0
 800d5f4:	d0d8      	beq.n	800d5a8 <_strtod_l+0x750>
 800d5f6:	2f00      	cmp	r7, #0
 800d5f8:	dd08      	ble.n	800d60c <_strtod_l+0x7b4>
 800d5fa:	4641      	mov	r1, r8
 800d5fc:	463a      	mov	r2, r7
 800d5fe:	9805      	ldr	r0, [sp, #20]
 800d600:	f7ff f9a2 	bl	800c948 <__lshift>
 800d604:	4680      	mov	r8, r0
 800d606:	2800      	cmp	r0, #0
 800d608:	f43f ae49 	beq.w	800d29e <_strtod_l+0x446>
 800d60c:	464a      	mov	r2, r9
 800d60e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d610:	9805      	ldr	r0, [sp, #20]
 800d612:	f7ff fa21 	bl	800ca58 <__mdiff>
 800d616:	4604      	mov	r4, r0
 800d618:	2800      	cmp	r0, #0
 800d61a:	f43f ae40 	beq.w	800d29e <_strtod_l+0x446>
 800d61e:	68c3      	ldr	r3, [r0, #12]
 800d620:	4641      	mov	r1, r8
 800d622:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d624:	2300      	movs	r3, #0
 800d626:	60c3      	str	r3, [r0, #12]
 800d628:	f7ff f9fa 	bl	800ca20 <__mcmp>
 800d62c:	2800      	cmp	r0, #0
 800d62e:	da45      	bge.n	800d6bc <_strtod_l+0x864>
 800d630:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d632:	ea53 030a 	orrs.w	r3, r3, sl
 800d636:	d16b      	bne.n	800d710 <_strtod_l+0x8b8>
 800d638:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d167      	bne.n	800d710 <_strtod_l+0x8b8>
 800d640:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d644:	0d1b      	lsrs	r3, r3, #20
 800d646:	051b      	lsls	r3, r3, #20
 800d648:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d64c:	d960      	bls.n	800d710 <_strtod_l+0x8b8>
 800d64e:	6963      	ldr	r3, [r4, #20]
 800d650:	b913      	cbnz	r3, 800d658 <_strtod_l+0x800>
 800d652:	6923      	ldr	r3, [r4, #16]
 800d654:	2b01      	cmp	r3, #1
 800d656:	dd5b      	ble.n	800d710 <_strtod_l+0x8b8>
 800d658:	4621      	mov	r1, r4
 800d65a:	2201      	movs	r2, #1
 800d65c:	9805      	ldr	r0, [sp, #20]
 800d65e:	f7ff f973 	bl	800c948 <__lshift>
 800d662:	4641      	mov	r1, r8
 800d664:	4604      	mov	r4, r0
 800d666:	f7ff f9db 	bl	800ca20 <__mcmp>
 800d66a:	2800      	cmp	r0, #0
 800d66c:	dd50      	ble.n	800d710 <_strtod_l+0x8b8>
 800d66e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d672:	9a08      	ldr	r2, [sp, #32]
 800d674:	0d1b      	lsrs	r3, r3, #20
 800d676:	051b      	lsls	r3, r3, #20
 800d678:	2a00      	cmp	r2, #0
 800d67a:	d06a      	beq.n	800d752 <_strtod_l+0x8fa>
 800d67c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d680:	d867      	bhi.n	800d752 <_strtod_l+0x8fa>
 800d682:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d686:	f67f ae9d 	bls.w	800d3c4 <_strtod_l+0x56c>
 800d68a:	4b0a      	ldr	r3, [pc, #40]	@ (800d6b4 <_strtod_l+0x85c>)
 800d68c:	4650      	mov	r0, sl
 800d68e:	4659      	mov	r1, fp
 800d690:	2200      	movs	r2, #0
 800d692:	f7f2 ffb5 	bl	8000600 <__aeabi_dmul>
 800d696:	4b08      	ldr	r3, [pc, #32]	@ (800d6b8 <_strtod_l+0x860>)
 800d698:	4682      	mov	sl, r0
 800d69a:	468b      	mov	fp, r1
 800d69c:	400b      	ands	r3, r1
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	f47f ae08 	bne.w	800d2b4 <_strtod_l+0x45c>
 800d6a4:	2322      	movs	r3, #34	@ 0x22
 800d6a6:	9a05      	ldr	r2, [sp, #20]
 800d6a8:	6013      	str	r3, [r2, #0]
 800d6aa:	e603      	b.n	800d2b4 <_strtod_l+0x45c>
 800d6ac:	0800f0a0 	.word	0x0800f0a0
 800d6b0:	fffffc02 	.word	0xfffffc02
 800d6b4:	39500000 	.word	0x39500000
 800d6b8:	7ff00000 	.word	0x7ff00000
 800d6bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d6c0:	d165      	bne.n	800d78e <_strtod_l+0x936>
 800d6c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d6c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d6c8:	b35a      	cbz	r2, 800d722 <_strtod_l+0x8ca>
 800d6ca:	4a9f      	ldr	r2, [pc, #636]	@ (800d948 <_strtod_l+0xaf0>)
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	d12b      	bne.n	800d728 <_strtod_l+0x8d0>
 800d6d0:	9b08      	ldr	r3, [sp, #32]
 800d6d2:	4651      	mov	r1, sl
 800d6d4:	b303      	cbz	r3, 800d718 <_strtod_l+0x8c0>
 800d6d6:	465a      	mov	r2, fp
 800d6d8:	4b9c      	ldr	r3, [pc, #624]	@ (800d94c <_strtod_l+0xaf4>)
 800d6da:	4013      	ands	r3, r2
 800d6dc:	f04f 32ff 	mov.w	r2, #4294967295
 800d6e0:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d6e4:	d81b      	bhi.n	800d71e <_strtod_l+0x8c6>
 800d6e6:	0d1b      	lsrs	r3, r3, #20
 800d6e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d6ec:	fa02 f303 	lsl.w	r3, r2, r3
 800d6f0:	4299      	cmp	r1, r3
 800d6f2:	d119      	bne.n	800d728 <_strtod_l+0x8d0>
 800d6f4:	4b96      	ldr	r3, [pc, #600]	@ (800d950 <_strtod_l+0xaf8>)
 800d6f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d6f8:	429a      	cmp	r2, r3
 800d6fa:	d102      	bne.n	800d702 <_strtod_l+0x8aa>
 800d6fc:	3101      	adds	r1, #1
 800d6fe:	f43f adce 	beq.w	800d29e <_strtod_l+0x446>
 800d702:	4b92      	ldr	r3, [pc, #584]	@ (800d94c <_strtod_l+0xaf4>)
 800d704:	f04f 0a00 	mov.w	sl, #0
 800d708:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d70a:	401a      	ands	r2, r3
 800d70c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d710:	9b08      	ldr	r3, [sp, #32]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d1b9      	bne.n	800d68a <_strtod_l+0x832>
 800d716:	e5cd      	b.n	800d2b4 <_strtod_l+0x45c>
 800d718:	f04f 33ff 	mov.w	r3, #4294967295
 800d71c:	e7e8      	b.n	800d6f0 <_strtod_l+0x898>
 800d71e:	4613      	mov	r3, r2
 800d720:	e7e6      	b.n	800d6f0 <_strtod_l+0x898>
 800d722:	ea53 030a 	orrs.w	r3, r3, sl
 800d726:	d0a2      	beq.n	800d66e <_strtod_l+0x816>
 800d728:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d72a:	b1db      	cbz	r3, 800d764 <_strtod_l+0x90c>
 800d72c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d72e:	4213      	tst	r3, r2
 800d730:	d0ee      	beq.n	800d710 <_strtod_l+0x8b8>
 800d732:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d734:	4650      	mov	r0, sl
 800d736:	9a08      	ldr	r2, [sp, #32]
 800d738:	4659      	mov	r1, fp
 800d73a:	b1bb      	cbz	r3, 800d76c <_strtod_l+0x914>
 800d73c:	f7ff fb6e 	bl	800ce1c <sulp>
 800d740:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d744:	ec53 2b10 	vmov	r2, r3, d0
 800d748:	f7f2 fda4 	bl	8000294 <__adddf3>
 800d74c:	4682      	mov	sl, r0
 800d74e:	468b      	mov	fp, r1
 800d750:	e7de      	b.n	800d710 <_strtod_l+0x8b8>
 800d752:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d756:	f04f 3aff 	mov.w	sl, #4294967295
 800d75a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d75e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d762:	e7d5      	b.n	800d710 <_strtod_l+0x8b8>
 800d764:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d766:	ea13 0f0a 	tst.w	r3, sl
 800d76a:	e7e1      	b.n	800d730 <_strtod_l+0x8d8>
 800d76c:	f7ff fb56 	bl	800ce1c <sulp>
 800d770:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d774:	ec53 2b10 	vmov	r2, r3, d0
 800d778:	f7f2 fd8a 	bl	8000290 <__aeabi_dsub>
 800d77c:	2200      	movs	r2, #0
 800d77e:	2300      	movs	r3, #0
 800d780:	4682      	mov	sl, r0
 800d782:	468b      	mov	fp, r1
 800d784:	f7f3 f9a4 	bl	8000ad0 <__aeabi_dcmpeq>
 800d788:	2800      	cmp	r0, #0
 800d78a:	d0c1      	beq.n	800d710 <_strtod_l+0x8b8>
 800d78c:	e61a      	b.n	800d3c4 <_strtod_l+0x56c>
 800d78e:	4641      	mov	r1, r8
 800d790:	4620      	mov	r0, r4
 800d792:	f7ff fac5 	bl	800cd20 <__ratio>
 800d796:	2200      	movs	r2, #0
 800d798:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d79c:	ec57 6b10 	vmov	r6, r7, d0
 800d7a0:	4630      	mov	r0, r6
 800d7a2:	4639      	mov	r1, r7
 800d7a4:	f7f3 f9a8 	bl	8000af8 <__aeabi_dcmple>
 800d7a8:	2800      	cmp	r0, #0
 800d7aa:	d06f      	beq.n	800d88c <_strtod_l+0xa34>
 800d7ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d17a      	bne.n	800d8a8 <_strtod_l+0xa50>
 800d7b2:	f1ba 0f00 	cmp.w	sl, #0
 800d7b6:	d158      	bne.n	800d86a <_strtod_l+0xa12>
 800d7b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d7ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d15a      	bne.n	800d878 <_strtod_l+0xa20>
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	4b63      	ldr	r3, [pc, #396]	@ (800d954 <_strtod_l+0xafc>)
 800d7c6:	4630      	mov	r0, r6
 800d7c8:	4639      	mov	r1, r7
 800d7ca:	f7f3 f98b 	bl	8000ae4 <__aeabi_dcmplt>
 800d7ce:	2800      	cmp	r0, #0
 800d7d0:	d159      	bne.n	800d886 <_strtod_l+0xa2e>
 800d7d2:	4630      	mov	r0, r6
 800d7d4:	4639      	mov	r1, r7
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	4b5f      	ldr	r3, [pc, #380]	@ (800d958 <_strtod_l+0xb00>)
 800d7da:	f7f2 ff11 	bl	8000600 <__aeabi_dmul>
 800d7de:	4606      	mov	r6, r0
 800d7e0:	460f      	mov	r7, r1
 800d7e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d7e6:	9606      	str	r6, [sp, #24]
 800d7e8:	9307      	str	r3, [sp, #28]
 800d7ea:	4d58      	ldr	r5, [pc, #352]	@ (800d94c <_strtod_l+0xaf4>)
 800d7ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d7f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d7f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d7f6:	401d      	ands	r5, r3
 800d7f8:	4b58      	ldr	r3, [pc, #352]	@ (800d95c <_strtod_l+0xb04>)
 800d7fa:	429d      	cmp	r5, r3
 800d7fc:	f040 80b2 	bne.w	800d964 <_strtod_l+0xb0c>
 800d800:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d802:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d806:	ec4b ab10 	vmov	d0, sl, fp
 800d80a:	f7ff f9bd 	bl	800cb88 <__ulp>
 800d80e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d812:	ec51 0b10 	vmov	r0, r1, d0
 800d816:	f7f2 fef3 	bl	8000600 <__aeabi_dmul>
 800d81a:	4652      	mov	r2, sl
 800d81c:	465b      	mov	r3, fp
 800d81e:	f7f2 fd39 	bl	8000294 <__adddf3>
 800d822:	460b      	mov	r3, r1
 800d824:	4949      	ldr	r1, [pc, #292]	@ (800d94c <_strtod_l+0xaf4>)
 800d826:	4682      	mov	sl, r0
 800d828:	4a4d      	ldr	r2, [pc, #308]	@ (800d960 <_strtod_l+0xb08>)
 800d82a:	4019      	ands	r1, r3
 800d82c:	4291      	cmp	r1, r2
 800d82e:	d942      	bls.n	800d8b6 <_strtod_l+0xa5e>
 800d830:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d832:	4b47      	ldr	r3, [pc, #284]	@ (800d950 <_strtod_l+0xaf8>)
 800d834:	429a      	cmp	r2, r3
 800d836:	d103      	bne.n	800d840 <_strtod_l+0x9e8>
 800d838:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d83a:	3301      	adds	r3, #1
 800d83c:	f43f ad2f 	beq.w	800d29e <_strtod_l+0x446>
 800d840:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d950 <_strtod_l+0xaf8>
 800d844:	f04f 3aff 	mov.w	sl, #4294967295
 800d848:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d84a:	9805      	ldr	r0, [sp, #20]
 800d84c:	f7fe fe68 	bl	800c520 <_Bfree>
 800d850:	4649      	mov	r1, r9
 800d852:	9805      	ldr	r0, [sp, #20]
 800d854:	f7fe fe64 	bl	800c520 <_Bfree>
 800d858:	4641      	mov	r1, r8
 800d85a:	9805      	ldr	r0, [sp, #20]
 800d85c:	f7fe fe60 	bl	800c520 <_Bfree>
 800d860:	4621      	mov	r1, r4
 800d862:	9805      	ldr	r0, [sp, #20]
 800d864:	f7fe fe5c 	bl	800c520 <_Bfree>
 800d868:	e619      	b.n	800d49e <_strtod_l+0x646>
 800d86a:	f1ba 0f01 	cmp.w	sl, #1
 800d86e:	d103      	bne.n	800d878 <_strtod_l+0xa20>
 800d870:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d872:	2b00      	cmp	r3, #0
 800d874:	f43f ada6 	beq.w	800d3c4 <_strtod_l+0x56c>
 800d878:	2600      	movs	r6, #0
 800d87a:	4f36      	ldr	r7, [pc, #216]	@ (800d954 <_strtod_l+0xafc>)
 800d87c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800d928 <_strtod_l+0xad0>
 800d880:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d884:	e7b1      	b.n	800d7ea <_strtod_l+0x992>
 800d886:	2600      	movs	r6, #0
 800d888:	4f33      	ldr	r7, [pc, #204]	@ (800d958 <_strtod_l+0xb00>)
 800d88a:	e7aa      	b.n	800d7e2 <_strtod_l+0x98a>
 800d88c:	4b32      	ldr	r3, [pc, #200]	@ (800d958 <_strtod_l+0xb00>)
 800d88e:	4630      	mov	r0, r6
 800d890:	4639      	mov	r1, r7
 800d892:	2200      	movs	r2, #0
 800d894:	f7f2 feb4 	bl	8000600 <__aeabi_dmul>
 800d898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d89a:	4606      	mov	r6, r0
 800d89c:	460f      	mov	r7, r1
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d09f      	beq.n	800d7e2 <_strtod_l+0x98a>
 800d8a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d8a6:	e7a0      	b.n	800d7ea <_strtod_l+0x992>
 800d8a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d930 <_strtod_l+0xad8>
 800d8ac:	ec57 6b17 	vmov	r6, r7, d7
 800d8b0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d8b4:	e799      	b.n	800d7ea <_strtod_l+0x992>
 800d8b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d8ba:	9b08      	ldr	r3, [sp, #32]
 800d8bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d1c1      	bne.n	800d848 <_strtod_l+0x9f0>
 800d8c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d8c8:	0d1b      	lsrs	r3, r3, #20
 800d8ca:	051b      	lsls	r3, r3, #20
 800d8cc:	429d      	cmp	r5, r3
 800d8ce:	d1bb      	bne.n	800d848 <_strtod_l+0x9f0>
 800d8d0:	4630      	mov	r0, r6
 800d8d2:	4639      	mov	r1, r7
 800d8d4:	f7f3 f9f4 	bl	8000cc0 <__aeabi_d2lz>
 800d8d8:	f7f2 fe64 	bl	80005a4 <__aeabi_l2d>
 800d8dc:	4602      	mov	r2, r0
 800d8de:	460b      	mov	r3, r1
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	4639      	mov	r1, r7
 800d8e4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d8e8:	f7f2 fcd2 	bl	8000290 <__aeabi_dsub>
 800d8ec:	460b      	mov	r3, r1
 800d8ee:	4602      	mov	r2, r0
 800d8f0:	ea46 060a 	orr.w	r6, r6, sl
 800d8f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d8f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8fa:	431e      	orrs	r6, r3
 800d8fc:	d06f      	beq.n	800d9de <_strtod_l+0xb86>
 800d8fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800d938 <_strtod_l+0xae0>)
 800d900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d904:	f7f3 f8ee 	bl	8000ae4 <__aeabi_dcmplt>
 800d908:	2800      	cmp	r0, #0
 800d90a:	f47f acd3 	bne.w	800d2b4 <_strtod_l+0x45c>
 800d90e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d940 <_strtod_l+0xae8>)
 800d910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d914:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d918:	f7f3 f902 	bl	8000b20 <__aeabi_dcmpgt>
 800d91c:	2800      	cmp	r0, #0
 800d91e:	d093      	beq.n	800d848 <_strtod_l+0x9f0>
 800d920:	e4c8      	b.n	800d2b4 <_strtod_l+0x45c>
 800d922:	bf00      	nop
 800d924:	f3af 8000 	nop.w
 800d928:	00000000 	.word	0x00000000
 800d92c:	bff00000 	.word	0xbff00000
 800d930:	00000000 	.word	0x00000000
 800d934:	3ff00000 	.word	0x3ff00000
 800d938:	94a03595 	.word	0x94a03595
 800d93c:	3fdfffff 	.word	0x3fdfffff
 800d940:	35afe535 	.word	0x35afe535
 800d944:	3fe00000 	.word	0x3fe00000
 800d948:	000fffff 	.word	0x000fffff
 800d94c:	7ff00000 	.word	0x7ff00000
 800d950:	7fefffff 	.word	0x7fefffff
 800d954:	3ff00000 	.word	0x3ff00000
 800d958:	3fe00000 	.word	0x3fe00000
 800d95c:	7fe00000 	.word	0x7fe00000
 800d960:	7c9fffff 	.word	0x7c9fffff
 800d964:	9b08      	ldr	r3, [sp, #32]
 800d966:	b323      	cbz	r3, 800d9b2 <_strtod_l+0xb5a>
 800d968:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d96c:	d821      	bhi.n	800d9b2 <_strtod_l+0xb5a>
 800d96e:	4630      	mov	r0, r6
 800d970:	4639      	mov	r1, r7
 800d972:	a327      	add	r3, pc, #156	@ (adr r3, 800da10 <_strtod_l+0xbb8>)
 800d974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d978:	f7f3 f8be 	bl	8000af8 <__aeabi_dcmple>
 800d97c:	b1a0      	cbz	r0, 800d9a8 <_strtod_l+0xb50>
 800d97e:	4639      	mov	r1, r7
 800d980:	4630      	mov	r0, r6
 800d982:	f7f3 f915 	bl	8000bb0 <__aeabi_d2uiz>
 800d986:	2801      	cmp	r0, #1
 800d988:	bf38      	it	cc
 800d98a:	2001      	movcc	r0, #1
 800d98c:	f7f2 fdbe 	bl	800050c <__aeabi_ui2d>
 800d990:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d992:	4606      	mov	r6, r0
 800d994:	460f      	mov	r7, r1
 800d996:	b9fb      	cbnz	r3, 800d9d8 <_strtod_l+0xb80>
 800d998:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d99c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d99e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d9a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d9a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d9a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d9aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d9ae:	1b5b      	subs	r3, r3, r5
 800d9b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d9b2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d9b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d9ba:	f7ff f8e5 	bl	800cb88 <__ulp>
 800d9be:	4650      	mov	r0, sl
 800d9c0:	4659      	mov	r1, fp
 800d9c2:	ec53 2b10 	vmov	r2, r3, d0
 800d9c6:	f7f2 fe1b 	bl	8000600 <__aeabi_dmul>
 800d9ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d9ce:	f7f2 fc61 	bl	8000294 <__adddf3>
 800d9d2:	4682      	mov	sl, r0
 800d9d4:	468b      	mov	fp, r1
 800d9d6:	e770      	b.n	800d8ba <_strtod_l+0xa62>
 800d9d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d9dc:	e7e0      	b.n	800d9a0 <_strtod_l+0xb48>
 800d9de:	a30e      	add	r3, pc, #56	@ (adr r3, 800da18 <_strtod_l+0xbc0>)
 800d9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9e4:	f7f3 f87e 	bl	8000ae4 <__aeabi_dcmplt>
 800d9e8:	e798      	b.n	800d91c <_strtod_l+0xac4>
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	930e      	str	r3, [sp, #56]	@ 0x38
 800d9ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d9f0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d9f2:	6013      	str	r3, [r2, #0]
 800d9f4:	f7ff ba6d 	b.w	800ced2 <_strtod_l+0x7a>
 800d9f8:	2a65      	cmp	r2, #101	@ 0x65
 800d9fa:	f43f ab67 	beq.w	800d0cc <_strtod_l+0x274>
 800d9fe:	2a45      	cmp	r2, #69	@ 0x45
 800da00:	f43f ab64 	beq.w	800d0cc <_strtod_l+0x274>
 800da04:	2301      	movs	r3, #1
 800da06:	f7ff bba0 	b.w	800d14a <_strtod_l+0x2f2>
 800da0a:	bf00      	nop
 800da0c:	f3af 8000 	nop.w
 800da10:	ffc00000 	.word	0xffc00000
 800da14:	41dfffff 	.word	0x41dfffff
 800da18:	94a03595 	.word	0x94a03595
 800da1c:	3fcfffff 	.word	0x3fcfffff

0800da20 <_strtod_r>:
 800da20:	4b01      	ldr	r3, [pc, #4]	@ (800da28 <_strtod_r+0x8>)
 800da22:	f7ff ba19 	b.w	800ce58 <_strtod_l>
 800da26:	bf00      	nop
 800da28:	20000070 	.word	0x20000070

0800da2c <_strtol_l.isra.0>:
 800da2c:	2b24      	cmp	r3, #36	@ 0x24
 800da2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da32:	4686      	mov	lr, r0
 800da34:	4690      	mov	r8, r2
 800da36:	d801      	bhi.n	800da3c <_strtol_l.isra.0+0x10>
 800da38:	2b01      	cmp	r3, #1
 800da3a:	d106      	bne.n	800da4a <_strtol_l.isra.0+0x1e>
 800da3c:	f7fd fe36 	bl	800b6ac <__errno>
 800da40:	2316      	movs	r3, #22
 800da42:	6003      	str	r3, [r0, #0]
 800da44:	2000      	movs	r0, #0
 800da46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da4a:	460d      	mov	r5, r1
 800da4c:	4833      	ldr	r0, [pc, #204]	@ (800db1c <_strtol_l.isra.0+0xf0>)
 800da4e:	462a      	mov	r2, r5
 800da50:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da54:	5d06      	ldrb	r6, [r0, r4]
 800da56:	f016 0608 	ands.w	r6, r6, #8
 800da5a:	d1f8      	bne.n	800da4e <_strtol_l.isra.0+0x22>
 800da5c:	2c2d      	cmp	r4, #45	@ 0x2d
 800da5e:	d110      	bne.n	800da82 <_strtol_l.isra.0+0x56>
 800da60:	782c      	ldrb	r4, [r5, #0]
 800da62:	2601      	movs	r6, #1
 800da64:	1c95      	adds	r5, r2, #2
 800da66:	f033 0210 	bics.w	r2, r3, #16
 800da6a:	d115      	bne.n	800da98 <_strtol_l.isra.0+0x6c>
 800da6c:	2c30      	cmp	r4, #48	@ 0x30
 800da6e:	d10d      	bne.n	800da8c <_strtol_l.isra.0+0x60>
 800da70:	782a      	ldrb	r2, [r5, #0]
 800da72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800da76:	2a58      	cmp	r2, #88	@ 0x58
 800da78:	d108      	bne.n	800da8c <_strtol_l.isra.0+0x60>
 800da7a:	786c      	ldrb	r4, [r5, #1]
 800da7c:	3502      	adds	r5, #2
 800da7e:	2310      	movs	r3, #16
 800da80:	e00a      	b.n	800da98 <_strtol_l.isra.0+0x6c>
 800da82:	2c2b      	cmp	r4, #43	@ 0x2b
 800da84:	bf04      	itt	eq
 800da86:	782c      	ldrbeq	r4, [r5, #0]
 800da88:	1c95      	addeq	r5, r2, #2
 800da8a:	e7ec      	b.n	800da66 <_strtol_l.isra.0+0x3a>
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d1f6      	bne.n	800da7e <_strtol_l.isra.0+0x52>
 800da90:	2c30      	cmp	r4, #48	@ 0x30
 800da92:	bf14      	ite	ne
 800da94:	230a      	movne	r3, #10
 800da96:	2308      	moveq	r3, #8
 800da98:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800da9c:	2200      	movs	r2, #0
 800da9e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800daa2:	4610      	mov	r0, r2
 800daa4:	fbbc f9f3 	udiv	r9, ip, r3
 800daa8:	fb03 ca19 	mls	sl, r3, r9, ip
 800daac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800dab0:	2f09      	cmp	r7, #9
 800dab2:	d80f      	bhi.n	800dad4 <_strtol_l.isra.0+0xa8>
 800dab4:	463c      	mov	r4, r7
 800dab6:	42a3      	cmp	r3, r4
 800dab8:	dd1b      	ble.n	800daf2 <_strtol_l.isra.0+0xc6>
 800daba:	1c57      	adds	r7, r2, #1
 800dabc:	d007      	beq.n	800dace <_strtol_l.isra.0+0xa2>
 800dabe:	4581      	cmp	r9, r0
 800dac0:	d314      	bcc.n	800daec <_strtol_l.isra.0+0xc0>
 800dac2:	d101      	bne.n	800dac8 <_strtol_l.isra.0+0x9c>
 800dac4:	45a2      	cmp	sl, r4
 800dac6:	db11      	blt.n	800daec <_strtol_l.isra.0+0xc0>
 800dac8:	fb00 4003 	mla	r0, r0, r3, r4
 800dacc:	2201      	movs	r2, #1
 800dace:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dad2:	e7eb      	b.n	800daac <_strtol_l.isra.0+0x80>
 800dad4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800dad8:	2f19      	cmp	r7, #25
 800dada:	d801      	bhi.n	800dae0 <_strtol_l.isra.0+0xb4>
 800dadc:	3c37      	subs	r4, #55	@ 0x37
 800dade:	e7ea      	b.n	800dab6 <_strtol_l.isra.0+0x8a>
 800dae0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800dae4:	2f19      	cmp	r7, #25
 800dae6:	d804      	bhi.n	800daf2 <_strtol_l.isra.0+0xc6>
 800dae8:	3c57      	subs	r4, #87	@ 0x57
 800daea:	e7e4      	b.n	800dab6 <_strtol_l.isra.0+0x8a>
 800daec:	f04f 32ff 	mov.w	r2, #4294967295
 800daf0:	e7ed      	b.n	800dace <_strtol_l.isra.0+0xa2>
 800daf2:	1c53      	adds	r3, r2, #1
 800daf4:	d108      	bne.n	800db08 <_strtol_l.isra.0+0xdc>
 800daf6:	2322      	movs	r3, #34	@ 0x22
 800daf8:	4660      	mov	r0, ip
 800dafa:	f8ce 3000 	str.w	r3, [lr]
 800dafe:	f1b8 0f00 	cmp.w	r8, #0
 800db02:	d0a0      	beq.n	800da46 <_strtol_l.isra.0+0x1a>
 800db04:	1e69      	subs	r1, r5, #1
 800db06:	e006      	b.n	800db16 <_strtol_l.isra.0+0xea>
 800db08:	b106      	cbz	r6, 800db0c <_strtol_l.isra.0+0xe0>
 800db0a:	4240      	negs	r0, r0
 800db0c:	f1b8 0f00 	cmp.w	r8, #0
 800db10:	d099      	beq.n	800da46 <_strtol_l.isra.0+0x1a>
 800db12:	2a00      	cmp	r2, #0
 800db14:	d1f6      	bne.n	800db04 <_strtol_l.isra.0+0xd8>
 800db16:	f8c8 1000 	str.w	r1, [r8]
 800db1a:	e794      	b.n	800da46 <_strtol_l.isra.0+0x1a>
 800db1c:	0800f0c9 	.word	0x0800f0c9

0800db20 <_strtol_r>:
 800db20:	f7ff bf84 	b.w	800da2c <_strtol_l.isra.0>

0800db24 <__ssputs_r>:
 800db24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db28:	461f      	mov	r7, r3
 800db2a:	688e      	ldr	r6, [r1, #8]
 800db2c:	4682      	mov	sl, r0
 800db2e:	460c      	mov	r4, r1
 800db30:	42be      	cmp	r6, r7
 800db32:	4690      	mov	r8, r2
 800db34:	680b      	ldr	r3, [r1, #0]
 800db36:	d82d      	bhi.n	800db94 <__ssputs_r+0x70>
 800db38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800db40:	d026      	beq.n	800db90 <__ssputs_r+0x6c>
 800db42:	6965      	ldr	r5, [r4, #20]
 800db44:	6909      	ldr	r1, [r1, #16]
 800db46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800db4a:	eba3 0901 	sub.w	r9, r3, r1
 800db4e:	1c7b      	adds	r3, r7, #1
 800db50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800db54:	444b      	add	r3, r9
 800db56:	106d      	asrs	r5, r5, #1
 800db58:	429d      	cmp	r5, r3
 800db5a:	bf38      	it	cc
 800db5c:	461d      	movcc	r5, r3
 800db5e:	0553      	lsls	r3, r2, #21
 800db60:	d527      	bpl.n	800dbb2 <__ssputs_r+0x8e>
 800db62:	4629      	mov	r1, r5
 800db64:	f7fc fcc2 	bl	800a4ec <_malloc_r>
 800db68:	4606      	mov	r6, r0
 800db6a:	b360      	cbz	r0, 800dbc6 <__ssputs_r+0xa2>
 800db6c:	464a      	mov	r2, r9
 800db6e:	6921      	ldr	r1, [r4, #16]
 800db70:	f7fd fdd7 	bl	800b722 <memcpy>
 800db74:	89a3      	ldrh	r3, [r4, #12]
 800db76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800db7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db7e:	81a3      	strh	r3, [r4, #12]
 800db80:	6126      	str	r6, [r4, #16]
 800db82:	444e      	add	r6, r9
 800db84:	6165      	str	r5, [r4, #20]
 800db86:	eba5 0509 	sub.w	r5, r5, r9
 800db8a:	6026      	str	r6, [r4, #0]
 800db8c:	463e      	mov	r6, r7
 800db8e:	60a5      	str	r5, [r4, #8]
 800db90:	42be      	cmp	r6, r7
 800db92:	d900      	bls.n	800db96 <__ssputs_r+0x72>
 800db94:	463e      	mov	r6, r7
 800db96:	4632      	mov	r2, r6
 800db98:	4641      	mov	r1, r8
 800db9a:	6820      	ldr	r0, [r4, #0]
 800db9c:	f000 f9c6 	bl	800df2c <memmove>
 800dba0:	68a3      	ldr	r3, [r4, #8]
 800dba2:	2000      	movs	r0, #0
 800dba4:	1b9b      	subs	r3, r3, r6
 800dba6:	60a3      	str	r3, [r4, #8]
 800dba8:	6823      	ldr	r3, [r4, #0]
 800dbaa:	4433      	add	r3, r6
 800dbac:	6023      	str	r3, [r4, #0]
 800dbae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbb2:	462a      	mov	r2, r5
 800dbb4:	f7fc fd26 	bl	800a604 <_realloc_r>
 800dbb8:	4606      	mov	r6, r0
 800dbba:	2800      	cmp	r0, #0
 800dbbc:	d1e0      	bne.n	800db80 <__ssputs_r+0x5c>
 800dbbe:	6921      	ldr	r1, [r4, #16]
 800dbc0:	4650      	mov	r0, sl
 800dbc2:	f7fe fc23 	bl	800c40c <_free_r>
 800dbc6:	230c      	movs	r3, #12
 800dbc8:	f04f 30ff 	mov.w	r0, #4294967295
 800dbcc:	f8ca 3000 	str.w	r3, [sl]
 800dbd0:	89a3      	ldrh	r3, [r4, #12]
 800dbd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbd6:	81a3      	strh	r3, [r4, #12]
 800dbd8:	e7e9      	b.n	800dbae <__ssputs_r+0x8a>
	...

0800dbdc <_svfiprintf_r>:
 800dbdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbe0:	4698      	mov	r8, r3
 800dbe2:	898b      	ldrh	r3, [r1, #12]
 800dbe4:	b09d      	sub	sp, #116	@ 0x74
 800dbe6:	4607      	mov	r7, r0
 800dbe8:	061b      	lsls	r3, r3, #24
 800dbea:	460d      	mov	r5, r1
 800dbec:	4614      	mov	r4, r2
 800dbee:	d510      	bpl.n	800dc12 <_svfiprintf_r+0x36>
 800dbf0:	690b      	ldr	r3, [r1, #16]
 800dbf2:	b973      	cbnz	r3, 800dc12 <_svfiprintf_r+0x36>
 800dbf4:	2140      	movs	r1, #64	@ 0x40
 800dbf6:	f7fc fc79 	bl	800a4ec <_malloc_r>
 800dbfa:	6028      	str	r0, [r5, #0]
 800dbfc:	6128      	str	r0, [r5, #16]
 800dbfe:	b930      	cbnz	r0, 800dc0e <_svfiprintf_r+0x32>
 800dc00:	230c      	movs	r3, #12
 800dc02:	603b      	str	r3, [r7, #0]
 800dc04:	f04f 30ff 	mov.w	r0, #4294967295
 800dc08:	b01d      	add	sp, #116	@ 0x74
 800dc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc0e:	2340      	movs	r3, #64	@ 0x40
 800dc10:	616b      	str	r3, [r5, #20]
 800dc12:	2300      	movs	r3, #0
 800dc14:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc18:	f04f 0901 	mov.w	r9, #1
 800dc1c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ddc0 <_svfiprintf_r+0x1e4>
 800dc20:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc22:	2320      	movs	r3, #32
 800dc24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc28:	2330      	movs	r3, #48	@ 0x30
 800dc2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc2e:	4623      	mov	r3, r4
 800dc30:	469a      	mov	sl, r3
 800dc32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc36:	b10a      	cbz	r2, 800dc3c <_svfiprintf_r+0x60>
 800dc38:	2a25      	cmp	r2, #37	@ 0x25
 800dc3a:	d1f9      	bne.n	800dc30 <_svfiprintf_r+0x54>
 800dc3c:	ebba 0b04 	subs.w	fp, sl, r4
 800dc40:	d00b      	beq.n	800dc5a <_svfiprintf_r+0x7e>
 800dc42:	465b      	mov	r3, fp
 800dc44:	4622      	mov	r2, r4
 800dc46:	4629      	mov	r1, r5
 800dc48:	4638      	mov	r0, r7
 800dc4a:	f7ff ff6b 	bl	800db24 <__ssputs_r>
 800dc4e:	3001      	adds	r0, #1
 800dc50:	f000 80a7 	beq.w	800dda2 <_svfiprintf_r+0x1c6>
 800dc54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc56:	445a      	add	r2, fp
 800dc58:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc5a:	f89a 3000 	ldrb.w	r3, [sl]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	f000 809f 	beq.w	800dda2 <_svfiprintf_r+0x1c6>
 800dc64:	2300      	movs	r3, #0
 800dc66:	f04f 32ff 	mov.w	r2, #4294967295
 800dc6a:	f10a 0a01 	add.w	sl, sl, #1
 800dc6e:	9304      	str	r3, [sp, #16]
 800dc70:	9307      	str	r3, [sp, #28]
 800dc72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc76:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc7c:	4654      	mov	r4, sl
 800dc7e:	2205      	movs	r2, #5
 800dc80:	484f      	ldr	r0, [pc, #316]	@ (800ddc0 <_svfiprintf_r+0x1e4>)
 800dc82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc86:	f7fd fd3e 	bl	800b706 <memchr>
 800dc8a:	9a04      	ldr	r2, [sp, #16]
 800dc8c:	b9d8      	cbnz	r0, 800dcc6 <_svfiprintf_r+0xea>
 800dc8e:	06d0      	lsls	r0, r2, #27
 800dc90:	bf44      	itt	mi
 800dc92:	2320      	movmi	r3, #32
 800dc94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc98:	0711      	lsls	r1, r2, #28
 800dc9a:	bf44      	itt	mi
 800dc9c:	232b      	movmi	r3, #43	@ 0x2b
 800dc9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dca2:	f89a 3000 	ldrb.w	r3, [sl]
 800dca6:	2b2a      	cmp	r3, #42	@ 0x2a
 800dca8:	d015      	beq.n	800dcd6 <_svfiprintf_r+0xfa>
 800dcaa:	9a07      	ldr	r2, [sp, #28]
 800dcac:	4654      	mov	r4, sl
 800dcae:	2000      	movs	r0, #0
 800dcb0:	f04f 0c0a 	mov.w	ip, #10
 800dcb4:	4621      	mov	r1, r4
 800dcb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dcba:	3b30      	subs	r3, #48	@ 0x30
 800dcbc:	2b09      	cmp	r3, #9
 800dcbe:	d94b      	bls.n	800dd58 <_svfiprintf_r+0x17c>
 800dcc0:	b1b0      	cbz	r0, 800dcf0 <_svfiprintf_r+0x114>
 800dcc2:	9207      	str	r2, [sp, #28]
 800dcc4:	e014      	b.n	800dcf0 <_svfiprintf_r+0x114>
 800dcc6:	eba0 0308 	sub.w	r3, r0, r8
 800dcca:	46a2      	mov	sl, r4
 800dccc:	fa09 f303 	lsl.w	r3, r9, r3
 800dcd0:	4313      	orrs	r3, r2
 800dcd2:	9304      	str	r3, [sp, #16]
 800dcd4:	e7d2      	b.n	800dc7c <_svfiprintf_r+0xa0>
 800dcd6:	9b03      	ldr	r3, [sp, #12]
 800dcd8:	1d19      	adds	r1, r3, #4
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	9103      	str	r1, [sp, #12]
 800dce0:	bfbb      	ittet	lt
 800dce2:	425b      	neglt	r3, r3
 800dce4:	f042 0202 	orrlt.w	r2, r2, #2
 800dce8:	9307      	strge	r3, [sp, #28]
 800dcea:	9307      	strlt	r3, [sp, #28]
 800dcec:	bfb8      	it	lt
 800dcee:	9204      	strlt	r2, [sp, #16]
 800dcf0:	7823      	ldrb	r3, [r4, #0]
 800dcf2:	2b2e      	cmp	r3, #46	@ 0x2e
 800dcf4:	d10a      	bne.n	800dd0c <_svfiprintf_r+0x130>
 800dcf6:	7863      	ldrb	r3, [r4, #1]
 800dcf8:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcfa:	d132      	bne.n	800dd62 <_svfiprintf_r+0x186>
 800dcfc:	9b03      	ldr	r3, [sp, #12]
 800dcfe:	3402      	adds	r4, #2
 800dd00:	1d1a      	adds	r2, r3, #4
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd08:	9203      	str	r2, [sp, #12]
 800dd0a:	9305      	str	r3, [sp, #20]
 800dd0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ddd0 <_svfiprintf_r+0x1f4>
 800dd10:	2203      	movs	r2, #3
 800dd12:	7821      	ldrb	r1, [r4, #0]
 800dd14:	4650      	mov	r0, sl
 800dd16:	f7fd fcf6 	bl	800b706 <memchr>
 800dd1a:	b138      	cbz	r0, 800dd2c <_svfiprintf_r+0x150>
 800dd1c:	eba0 000a 	sub.w	r0, r0, sl
 800dd20:	2240      	movs	r2, #64	@ 0x40
 800dd22:	9b04      	ldr	r3, [sp, #16]
 800dd24:	3401      	adds	r4, #1
 800dd26:	4082      	lsls	r2, r0
 800dd28:	4313      	orrs	r3, r2
 800dd2a:	9304      	str	r3, [sp, #16]
 800dd2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd30:	2206      	movs	r2, #6
 800dd32:	4824      	ldr	r0, [pc, #144]	@ (800ddc4 <_svfiprintf_r+0x1e8>)
 800dd34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd38:	f7fd fce5 	bl	800b706 <memchr>
 800dd3c:	2800      	cmp	r0, #0
 800dd3e:	d036      	beq.n	800ddae <_svfiprintf_r+0x1d2>
 800dd40:	4b21      	ldr	r3, [pc, #132]	@ (800ddc8 <_svfiprintf_r+0x1ec>)
 800dd42:	bb1b      	cbnz	r3, 800dd8c <_svfiprintf_r+0x1b0>
 800dd44:	9b03      	ldr	r3, [sp, #12]
 800dd46:	3307      	adds	r3, #7
 800dd48:	f023 0307 	bic.w	r3, r3, #7
 800dd4c:	3308      	adds	r3, #8
 800dd4e:	9303      	str	r3, [sp, #12]
 800dd50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd52:	4433      	add	r3, r6
 800dd54:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd56:	e76a      	b.n	800dc2e <_svfiprintf_r+0x52>
 800dd58:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd5c:	460c      	mov	r4, r1
 800dd5e:	2001      	movs	r0, #1
 800dd60:	e7a8      	b.n	800dcb4 <_svfiprintf_r+0xd8>
 800dd62:	2300      	movs	r3, #0
 800dd64:	3401      	adds	r4, #1
 800dd66:	f04f 0c0a 	mov.w	ip, #10
 800dd6a:	4619      	mov	r1, r3
 800dd6c:	9305      	str	r3, [sp, #20]
 800dd6e:	4620      	mov	r0, r4
 800dd70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd74:	3a30      	subs	r2, #48	@ 0x30
 800dd76:	2a09      	cmp	r2, #9
 800dd78:	d903      	bls.n	800dd82 <_svfiprintf_r+0x1a6>
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d0c6      	beq.n	800dd0c <_svfiprintf_r+0x130>
 800dd7e:	9105      	str	r1, [sp, #20]
 800dd80:	e7c4      	b.n	800dd0c <_svfiprintf_r+0x130>
 800dd82:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd86:	4604      	mov	r4, r0
 800dd88:	2301      	movs	r3, #1
 800dd8a:	e7f0      	b.n	800dd6e <_svfiprintf_r+0x192>
 800dd8c:	ab03      	add	r3, sp, #12
 800dd8e:	462a      	mov	r2, r5
 800dd90:	a904      	add	r1, sp, #16
 800dd92:	4638      	mov	r0, r7
 800dd94:	9300      	str	r3, [sp, #0]
 800dd96:	4b0d      	ldr	r3, [pc, #52]	@ (800ddcc <_svfiprintf_r+0x1f0>)
 800dd98:	f7fc fd00 	bl	800a79c <_printf_float>
 800dd9c:	1c42      	adds	r2, r0, #1
 800dd9e:	4606      	mov	r6, r0
 800dda0:	d1d6      	bne.n	800dd50 <_svfiprintf_r+0x174>
 800dda2:	89ab      	ldrh	r3, [r5, #12]
 800dda4:	065b      	lsls	r3, r3, #25
 800dda6:	f53f af2d 	bmi.w	800dc04 <_svfiprintf_r+0x28>
 800ddaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ddac:	e72c      	b.n	800dc08 <_svfiprintf_r+0x2c>
 800ddae:	ab03      	add	r3, sp, #12
 800ddb0:	462a      	mov	r2, r5
 800ddb2:	a904      	add	r1, sp, #16
 800ddb4:	4638      	mov	r0, r7
 800ddb6:	9300      	str	r3, [sp, #0]
 800ddb8:	4b04      	ldr	r3, [pc, #16]	@ (800ddcc <_svfiprintf_r+0x1f0>)
 800ddba:	f7fc ff8b 	bl	800acd4 <_printf_i>
 800ddbe:	e7ed      	b.n	800dd9c <_svfiprintf_r+0x1c0>
 800ddc0:	0800eec1 	.word	0x0800eec1
 800ddc4:	0800eecb 	.word	0x0800eecb
 800ddc8:	0800a79d 	.word	0x0800a79d
 800ddcc:	0800db25 	.word	0x0800db25
 800ddd0:	0800eec7 	.word	0x0800eec7

0800ddd4 <__sflush_r>:
 800ddd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ddd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dddc:	0716      	lsls	r6, r2, #28
 800ddde:	4605      	mov	r5, r0
 800dde0:	460c      	mov	r4, r1
 800dde2:	d454      	bmi.n	800de8e <__sflush_r+0xba>
 800dde4:	684b      	ldr	r3, [r1, #4]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	dc02      	bgt.n	800ddf0 <__sflush_r+0x1c>
 800ddea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	dd48      	ble.n	800de82 <__sflush_r+0xae>
 800ddf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ddf2:	2e00      	cmp	r6, #0
 800ddf4:	d045      	beq.n	800de82 <__sflush_r+0xae>
 800ddf6:	2300      	movs	r3, #0
 800ddf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ddfc:	682f      	ldr	r7, [r5, #0]
 800ddfe:	6a21      	ldr	r1, [r4, #32]
 800de00:	602b      	str	r3, [r5, #0]
 800de02:	d030      	beq.n	800de66 <__sflush_r+0x92>
 800de04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800de06:	89a3      	ldrh	r3, [r4, #12]
 800de08:	0759      	lsls	r1, r3, #29
 800de0a:	d505      	bpl.n	800de18 <__sflush_r+0x44>
 800de0c:	6863      	ldr	r3, [r4, #4]
 800de0e:	1ad2      	subs	r2, r2, r3
 800de10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800de12:	b10b      	cbz	r3, 800de18 <__sflush_r+0x44>
 800de14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800de16:	1ad2      	subs	r2, r2, r3
 800de18:	2300      	movs	r3, #0
 800de1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de1c:	6a21      	ldr	r1, [r4, #32]
 800de1e:	4628      	mov	r0, r5
 800de20:	47b0      	blx	r6
 800de22:	1c43      	adds	r3, r0, #1
 800de24:	89a3      	ldrh	r3, [r4, #12]
 800de26:	d106      	bne.n	800de36 <__sflush_r+0x62>
 800de28:	6829      	ldr	r1, [r5, #0]
 800de2a:	291d      	cmp	r1, #29
 800de2c:	d82b      	bhi.n	800de86 <__sflush_r+0xb2>
 800de2e:	4a2a      	ldr	r2, [pc, #168]	@ (800ded8 <__sflush_r+0x104>)
 800de30:	40ca      	lsrs	r2, r1
 800de32:	07d6      	lsls	r6, r2, #31
 800de34:	d527      	bpl.n	800de86 <__sflush_r+0xb2>
 800de36:	2200      	movs	r2, #0
 800de38:	04d9      	lsls	r1, r3, #19
 800de3a:	6062      	str	r2, [r4, #4]
 800de3c:	6922      	ldr	r2, [r4, #16]
 800de3e:	6022      	str	r2, [r4, #0]
 800de40:	d504      	bpl.n	800de4c <__sflush_r+0x78>
 800de42:	1c42      	adds	r2, r0, #1
 800de44:	d101      	bne.n	800de4a <__sflush_r+0x76>
 800de46:	682b      	ldr	r3, [r5, #0]
 800de48:	b903      	cbnz	r3, 800de4c <__sflush_r+0x78>
 800de4a:	6560      	str	r0, [r4, #84]	@ 0x54
 800de4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de4e:	602f      	str	r7, [r5, #0]
 800de50:	b1b9      	cbz	r1, 800de82 <__sflush_r+0xae>
 800de52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de56:	4299      	cmp	r1, r3
 800de58:	d002      	beq.n	800de60 <__sflush_r+0x8c>
 800de5a:	4628      	mov	r0, r5
 800de5c:	f7fe fad6 	bl	800c40c <_free_r>
 800de60:	2300      	movs	r3, #0
 800de62:	6363      	str	r3, [r4, #52]	@ 0x34
 800de64:	e00d      	b.n	800de82 <__sflush_r+0xae>
 800de66:	2301      	movs	r3, #1
 800de68:	4628      	mov	r0, r5
 800de6a:	47b0      	blx	r6
 800de6c:	4602      	mov	r2, r0
 800de6e:	1c50      	adds	r0, r2, #1
 800de70:	d1c9      	bne.n	800de06 <__sflush_r+0x32>
 800de72:	682b      	ldr	r3, [r5, #0]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d0c6      	beq.n	800de06 <__sflush_r+0x32>
 800de78:	2b1d      	cmp	r3, #29
 800de7a:	d001      	beq.n	800de80 <__sflush_r+0xac>
 800de7c:	2b16      	cmp	r3, #22
 800de7e:	d11d      	bne.n	800debc <__sflush_r+0xe8>
 800de80:	602f      	str	r7, [r5, #0]
 800de82:	2000      	movs	r0, #0
 800de84:	e021      	b.n	800deca <__sflush_r+0xf6>
 800de86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de8a:	b21b      	sxth	r3, r3
 800de8c:	e01a      	b.n	800dec4 <__sflush_r+0xf0>
 800de8e:	690f      	ldr	r7, [r1, #16]
 800de90:	2f00      	cmp	r7, #0
 800de92:	d0f6      	beq.n	800de82 <__sflush_r+0xae>
 800de94:	0793      	lsls	r3, r2, #30
 800de96:	680e      	ldr	r6, [r1, #0]
 800de98:	600f      	str	r7, [r1, #0]
 800de9a:	bf0c      	ite	eq
 800de9c:	694b      	ldreq	r3, [r1, #20]
 800de9e:	2300      	movne	r3, #0
 800dea0:	eba6 0807 	sub.w	r8, r6, r7
 800dea4:	608b      	str	r3, [r1, #8]
 800dea6:	f1b8 0f00 	cmp.w	r8, #0
 800deaa:	ddea      	ble.n	800de82 <__sflush_r+0xae>
 800deac:	4643      	mov	r3, r8
 800deae:	463a      	mov	r2, r7
 800deb0:	6a21      	ldr	r1, [r4, #32]
 800deb2:	4628      	mov	r0, r5
 800deb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800deb6:	47b0      	blx	r6
 800deb8:	2800      	cmp	r0, #0
 800deba:	dc08      	bgt.n	800dece <__sflush_r+0xfa>
 800debc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dec0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dec4:	f04f 30ff 	mov.w	r0, #4294967295
 800dec8:	81a3      	strh	r3, [r4, #12]
 800deca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dece:	4407      	add	r7, r0
 800ded0:	eba8 0800 	sub.w	r8, r8, r0
 800ded4:	e7e7      	b.n	800dea6 <__sflush_r+0xd2>
 800ded6:	bf00      	nop
 800ded8:	20400001 	.word	0x20400001

0800dedc <_fflush_r>:
 800dedc:	b538      	push	{r3, r4, r5, lr}
 800dede:	690b      	ldr	r3, [r1, #16]
 800dee0:	4605      	mov	r5, r0
 800dee2:	460c      	mov	r4, r1
 800dee4:	b913      	cbnz	r3, 800deec <_fflush_r+0x10>
 800dee6:	2500      	movs	r5, #0
 800dee8:	4628      	mov	r0, r5
 800deea:	bd38      	pop	{r3, r4, r5, pc}
 800deec:	b118      	cbz	r0, 800def6 <_fflush_r+0x1a>
 800deee:	6a03      	ldr	r3, [r0, #32]
 800def0:	b90b      	cbnz	r3, 800def6 <_fflush_r+0x1a>
 800def2:	f7fd faa7 	bl	800b444 <__sinit>
 800def6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d0f3      	beq.n	800dee6 <_fflush_r+0xa>
 800defe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800df00:	07d0      	lsls	r0, r2, #31
 800df02:	d404      	bmi.n	800df0e <_fflush_r+0x32>
 800df04:	0599      	lsls	r1, r3, #22
 800df06:	d402      	bmi.n	800df0e <_fflush_r+0x32>
 800df08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df0a:	f7fd fbfa 	bl	800b702 <__retarget_lock_acquire_recursive>
 800df0e:	4628      	mov	r0, r5
 800df10:	4621      	mov	r1, r4
 800df12:	f7ff ff5f 	bl	800ddd4 <__sflush_r>
 800df16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df18:	4605      	mov	r5, r0
 800df1a:	07da      	lsls	r2, r3, #31
 800df1c:	d4e4      	bmi.n	800dee8 <_fflush_r+0xc>
 800df1e:	89a3      	ldrh	r3, [r4, #12]
 800df20:	059b      	lsls	r3, r3, #22
 800df22:	d4e1      	bmi.n	800dee8 <_fflush_r+0xc>
 800df24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df26:	f7fd fbed 	bl	800b704 <__retarget_lock_release_recursive>
 800df2a:	e7dd      	b.n	800dee8 <_fflush_r+0xc>

0800df2c <memmove>:
 800df2c:	4288      	cmp	r0, r1
 800df2e:	b510      	push	{r4, lr}
 800df30:	eb01 0402 	add.w	r4, r1, r2
 800df34:	d902      	bls.n	800df3c <memmove+0x10>
 800df36:	4284      	cmp	r4, r0
 800df38:	4623      	mov	r3, r4
 800df3a:	d807      	bhi.n	800df4c <memmove+0x20>
 800df3c:	1e43      	subs	r3, r0, #1
 800df3e:	42a1      	cmp	r1, r4
 800df40:	d008      	beq.n	800df54 <memmove+0x28>
 800df42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800df46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800df4a:	e7f8      	b.n	800df3e <memmove+0x12>
 800df4c:	4402      	add	r2, r0
 800df4e:	4601      	mov	r1, r0
 800df50:	428a      	cmp	r2, r1
 800df52:	d100      	bne.n	800df56 <memmove+0x2a>
 800df54:	bd10      	pop	{r4, pc}
 800df56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800df5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800df5e:	e7f7      	b.n	800df50 <memmove+0x24>

0800df60 <strncmp>:
 800df60:	b510      	push	{r4, lr}
 800df62:	b16a      	cbz	r2, 800df80 <strncmp+0x20>
 800df64:	3901      	subs	r1, #1
 800df66:	1884      	adds	r4, r0, r2
 800df68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800df70:	429a      	cmp	r2, r3
 800df72:	d103      	bne.n	800df7c <strncmp+0x1c>
 800df74:	42a0      	cmp	r0, r4
 800df76:	d001      	beq.n	800df7c <strncmp+0x1c>
 800df78:	2a00      	cmp	r2, #0
 800df7a:	d1f5      	bne.n	800df68 <strncmp+0x8>
 800df7c:	1ad0      	subs	r0, r2, r3
 800df7e:	bd10      	pop	{r4, pc}
 800df80:	4610      	mov	r0, r2
 800df82:	e7fc      	b.n	800df7e <strncmp+0x1e>
 800df84:	0000      	movs	r0, r0
	...

0800df88 <nan>:
 800df88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800df90 <nan+0x8>
 800df8c:	4770      	bx	lr
 800df8e:	bf00      	nop
 800df90:	00000000 	.word	0x00000000
 800df94:	7ff80000 	.word	0x7ff80000

0800df98 <__assert_func>:
 800df98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800df9a:	4614      	mov	r4, r2
 800df9c:	461a      	mov	r2, r3
 800df9e:	4b09      	ldr	r3, [pc, #36]	@ (800dfc4 <__assert_func+0x2c>)
 800dfa0:	4605      	mov	r5, r0
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	68d8      	ldr	r0, [r3, #12]
 800dfa6:	b14c      	cbz	r4, 800dfbc <__assert_func+0x24>
 800dfa8:	4b07      	ldr	r3, [pc, #28]	@ (800dfc8 <__assert_func+0x30>)
 800dfaa:	9100      	str	r1, [sp, #0]
 800dfac:	4907      	ldr	r1, [pc, #28]	@ (800dfcc <__assert_func+0x34>)
 800dfae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dfb2:	462b      	mov	r3, r5
 800dfb4:	f000 fb76 	bl	800e6a4 <fiprintf>
 800dfb8:	f000 fb86 	bl	800e6c8 <abort>
 800dfbc:	4b04      	ldr	r3, [pc, #16]	@ (800dfd0 <__assert_func+0x38>)
 800dfbe:	461c      	mov	r4, r3
 800dfc0:	e7f3      	b.n	800dfaa <__assert_func+0x12>
 800dfc2:	bf00      	nop
 800dfc4:	20000020 	.word	0x20000020
 800dfc8:	0800eeda 	.word	0x0800eeda
 800dfcc:	0800eee7 	.word	0x0800eee7
 800dfd0:	0800ef15 	.word	0x0800ef15

0800dfd4 <_calloc_r>:
 800dfd4:	b570      	push	{r4, r5, r6, lr}
 800dfd6:	fba1 5402 	umull	r5, r4, r1, r2
 800dfda:	b934      	cbnz	r4, 800dfea <_calloc_r+0x16>
 800dfdc:	4629      	mov	r1, r5
 800dfde:	f7fc fa85 	bl	800a4ec <_malloc_r>
 800dfe2:	4606      	mov	r6, r0
 800dfe4:	b928      	cbnz	r0, 800dff2 <_calloc_r+0x1e>
 800dfe6:	4630      	mov	r0, r6
 800dfe8:	bd70      	pop	{r4, r5, r6, pc}
 800dfea:	220c      	movs	r2, #12
 800dfec:	2600      	movs	r6, #0
 800dfee:	6002      	str	r2, [r0, #0]
 800dff0:	e7f9      	b.n	800dfe6 <_calloc_r+0x12>
 800dff2:	462a      	mov	r2, r5
 800dff4:	4621      	mov	r1, r4
 800dff6:	f7fd faf6 	bl	800b5e6 <memset>
 800dffa:	e7f4      	b.n	800dfe6 <_calloc_r+0x12>

0800dffc <rshift>:
 800dffc:	6903      	ldr	r3, [r0, #16]
 800dffe:	114a      	asrs	r2, r1, #5
 800e000:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e004:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e008:	f100 0414 	add.w	r4, r0, #20
 800e00c:	dd45      	ble.n	800e09a <rshift+0x9e>
 800e00e:	f011 011f 	ands.w	r1, r1, #31
 800e012:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e016:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e01a:	d10c      	bne.n	800e036 <rshift+0x3a>
 800e01c:	f100 0710 	add.w	r7, r0, #16
 800e020:	4629      	mov	r1, r5
 800e022:	42b1      	cmp	r1, r6
 800e024:	d334      	bcc.n	800e090 <rshift+0x94>
 800e026:	1a9b      	subs	r3, r3, r2
 800e028:	1eea      	subs	r2, r5, #3
 800e02a:	009b      	lsls	r3, r3, #2
 800e02c:	4296      	cmp	r6, r2
 800e02e:	bf38      	it	cc
 800e030:	2300      	movcc	r3, #0
 800e032:	4423      	add	r3, r4
 800e034:	e015      	b.n	800e062 <rshift+0x66>
 800e036:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e03a:	f1c1 0820 	rsb	r8, r1, #32
 800e03e:	f105 0e04 	add.w	lr, r5, #4
 800e042:	46a1      	mov	r9, r4
 800e044:	40cf      	lsrs	r7, r1
 800e046:	4576      	cmp	r6, lr
 800e048:	46f4      	mov	ip, lr
 800e04a:	d815      	bhi.n	800e078 <rshift+0x7c>
 800e04c:	1a9a      	subs	r2, r3, r2
 800e04e:	3501      	adds	r5, #1
 800e050:	0092      	lsls	r2, r2, #2
 800e052:	3a04      	subs	r2, #4
 800e054:	42ae      	cmp	r6, r5
 800e056:	bf38      	it	cc
 800e058:	2200      	movcc	r2, #0
 800e05a:	18a3      	adds	r3, r4, r2
 800e05c:	50a7      	str	r7, [r4, r2]
 800e05e:	b107      	cbz	r7, 800e062 <rshift+0x66>
 800e060:	3304      	adds	r3, #4
 800e062:	1b1a      	subs	r2, r3, r4
 800e064:	42a3      	cmp	r3, r4
 800e066:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e06a:	bf08      	it	eq
 800e06c:	2300      	moveq	r3, #0
 800e06e:	6102      	str	r2, [r0, #16]
 800e070:	bf08      	it	eq
 800e072:	6143      	streq	r3, [r0, #20]
 800e074:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e078:	f8dc c000 	ldr.w	ip, [ip]
 800e07c:	fa0c fc08 	lsl.w	ip, ip, r8
 800e080:	ea4c 0707 	orr.w	r7, ip, r7
 800e084:	f849 7b04 	str.w	r7, [r9], #4
 800e088:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e08c:	40cf      	lsrs	r7, r1
 800e08e:	e7da      	b.n	800e046 <rshift+0x4a>
 800e090:	f851 cb04 	ldr.w	ip, [r1], #4
 800e094:	f847 cf04 	str.w	ip, [r7, #4]!
 800e098:	e7c3      	b.n	800e022 <rshift+0x26>
 800e09a:	4623      	mov	r3, r4
 800e09c:	e7e1      	b.n	800e062 <rshift+0x66>

0800e09e <__hexdig_fun>:
 800e09e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e0a2:	2b09      	cmp	r3, #9
 800e0a4:	d802      	bhi.n	800e0ac <__hexdig_fun+0xe>
 800e0a6:	3820      	subs	r0, #32
 800e0a8:	b2c0      	uxtb	r0, r0
 800e0aa:	4770      	bx	lr
 800e0ac:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e0b0:	2b05      	cmp	r3, #5
 800e0b2:	d801      	bhi.n	800e0b8 <__hexdig_fun+0x1a>
 800e0b4:	3847      	subs	r0, #71	@ 0x47
 800e0b6:	e7f7      	b.n	800e0a8 <__hexdig_fun+0xa>
 800e0b8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e0bc:	2b05      	cmp	r3, #5
 800e0be:	d801      	bhi.n	800e0c4 <__hexdig_fun+0x26>
 800e0c0:	3827      	subs	r0, #39	@ 0x27
 800e0c2:	e7f1      	b.n	800e0a8 <__hexdig_fun+0xa>
 800e0c4:	2000      	movs	r0, #0
 800e0c6:	4770      	bx	lr

0800e0c8 <__gethex>:
 800e0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0cc:	b085      	sub	sp, #20
 800e0ce:	468a      	mov	sl, r1
 800e0d0:	4690      	mov	r8, r2
 800e0d2:	9302      	str	r3, [sp, #8]
 800e0d4:	680b      	ldr	r3, [r1, #0]
 800e0d6:	9001      	str	r0, [sp, #4]
 800e0d8:	1c9c      	adds	r4, r3, #2
 800e0da:	46a1      	mov	r9, r4
 800e0dc:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e0e0:	2830      	cmp	r0, #48	@ 0x30
 800e0e2:	d0fa      	beq.n	800e0da <__gethex+0x12>
 800e0e4:	eba9 0303 	sub.w	r3, r9, r3
 800e0e8:	f1a3 0b02 	sub.w	fp, r3, #2
 800e0ec:	f7ff ffd7 	bl	800e09e <__hexdig_fun>
 800e0f0:	4605      	mov	r5, r0
 800e0f2:	2800      	cmp	r0, #0
 800e0f4:	d166      	bne.n	800e1c4 <__gethex+0xfc>
 800e0f6:	2201      	movs	r2, #1
 800e0f8:	499e      	ldr	r1, [pc, #632]	@ (800e374 <__gethex+0x2ac>)
 800e0fa:	4648      	mov	r0, r9
 800e0fc:	f7ff ff30 	bl	800df60 <strncmp>
 800e100:	4607      	mov	r7, r0
 800e102:	2800      	cmp	r0, #0
 800e104:	d165      	bne.n	800e1d2 <__gethex+0x10a>
 800e106:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e10a:	4626      	mov	r6, r4
 800e10c:	f7ff ffc7 	bl	800e09e <__hexdig_fun>
 800e110:	2800      	cmp	r0, #0
 800e112:	d060      	beq.n	800e1d6 <__gethex+0x10e>
 800e114:	4623      	mov	r3, r4
 800e116:	7818      	ldrb	r0, [r3, #0]
 800e118:	4699      	mov	r9, r3
 800e11a:	3301      	adds	r3, #1
 800e11c:	2830      	cmp	r0, #48	@ 0x30
 800e11e:	d0fa      	beq.n	800e116 <__gethex+0x4e>
 800e120:	f7ff ffbd 	bl	800e09e <__hexdig_fun>
 800e124:	fab0 f580 	clz	r5, r0
 800e128:	f04f 0b01 	mov.w	fp, #1
 800e12c:	096d      	lsrs	r5, r5, #5
 800e12e:	464a      	mov	r2, r9
 800e130:	4616      	mov	r6, r2
 800e132:	3201      	adds	r2, #1
 800e134:	7830      	ldrb	r0, [r6, #0]
 800e136:	f7ff ffb2 	bl	800e09e <__hexdig_fun>
 800e13a:	2800      	cmp	r0, #0
 800e13c:	d1f8      	bne.n	800e130 <__gethex+0x68>
 800e13e:	2201      	movs	r2, #1
 800e140:	498c      	ldr	r1, [pc, #560]	@ (800e374 <__gethex+0x2ac>)
 800e142:	4630      	mov	r0, r6
 800e144:	f7ff ff0c 	bl	800df60 <strncmp>
 800e148:	2800      	cmp	r0, #0
 800e14a:	d13e      	bne.n	800e1ca <__gethex+0x102>
 800e14c:	b944      	cbnz	r4, 800e160 <__gethex+0x98>
 800e14e:	1c74      	adds	r4, r6, #1
 800e150:	4622      	mov	r2, r4
 800e152:	4616      	mov	r6, r2
 800e154:	3201      	adds	r2, #1
 800e156:	7830      	ldrb	r0, [r6, #0]
 800e158:	f7ff ffa1 	bl	800e09e <__hexdig_fun>
 800e15c:	2800      	cmp	r0, #0
 800e15e:	d1f8      	bne.n	800e152 <__gethex+0x8a>
 800e160:	1ba4      	subs	r4, r4, r6
 800e162:	00a7      	lsls	r7, r4, #2
 800e164:	7833      	ldrb	r3, [r6, #0]
 800e166:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e16a:	2b50      	cmp	r3, #80	@ 0x50
 800e16c:	d13d      	bne.n	800e1ea <__gethex+0x122>
 800e16e:	7873      	ldrb	r3, [r6, #1]
 800e170:	2b2b      	cmp	r3, #43	@ 0x2b
 800e172:	d032      	beq.n	800e1da <__gethex+0x112>
 800e174:	2b2d      	cmp	r3, #45	@ 0x2d
 800e176:	d033      	beq.n	800e1e0 <__gethex+0x118>
 800e178:	1c71      	adds	r1, r6, #1
 800e17a:	2400      	movs	r4, #0
 800e17c:	7808      	ldrb	r0, [r1, #0]
 800e17e:	f7ff ff8e 	bl	800e09e <__hexdig_fun>
 800e182:	1e43      	subs	r3, r0, #1
 800e184:	b2db      	uxtb	r3, r3
 800e186:	2b18      	cmp	r3, #24
 800e188:	d82f      	bhi.n	800e1ea <__gethex+0x122>
 800e18a:	f1a0 0210 	sub.w	r2, r0, #16
 800e18e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e192:	f7ff ff84 	bl	800e09e <__hexdig_fun>
 800e196:	f100 3cff 	add.w	ip, r0, #4294967295
 800e19a:	230a      	movs	r3, #10
 800e19c:	fa5f fc8c 	uxtb.w	ip, ip
 800e1a0:	f1bc 0f18 	cmp.w	ip, #24
 800e1a4:	d91e      	bls.n	800e1e4 <__gethex+0x11c>
 800e1a6:	b104      	cbz	r4, 800e1aa <__gethex+0xe2>
 800e1a8:	4252      	negs	r2, r2
 800e1aa:	4417      	add	r7, r2
 800e1ac:	f8ca 1000 	str.w	r1, [sl]
 800e1b0:	b1ed      	cbz	r5, 800e1ee <__gethex+0x126>
 800e1b2:	f1bb 0f00 	cmp.w	fp, #0
 800e1b6:	bf0c      	ite	eq
 800e1b8:	2506      	moveq	r5, #6
 800e1ba:	2500      	movne	r5, #0
 800e1bc:	4628      	mov	r0, r5
 800e1be:	b005      	add	sp, #20
 800e1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1c4:	2500      	movs	r5, #0
 800e1c6:	462c      	mov	r4, r5
 800e1c8:	e7b1      	b.n	800e12e <__gethex+0x66>
 800e1ca:	2c00      	cmp	r4, #0
 800e1cc:	d1c8      	bne.n	800e160 <__gethex+0x98>
 800e1ce:	4627      	mov	r7, r4
 800e1d0:	e7c8      	b.n	800e164 <__gethex+0x9c>
 800e1d2:	464e      	mov	r6, r9
 800e1d4:	462f      	mov	r7, r5
 800e1d6:	2501      	movs	r5, #1
 800e1d8:	e7c4      	b.n	800e164 <__gethex+0x9c>
 800e1da:	2400      	movs	r4, #0
 800e1dc:	1cb1      	adds	r1, r6, #2
 800e1de:	e7cd      	b.n	800e17c <__gethex+0xb4>
 800e1e0:	2401      	movs	r4, #1
 800e1e2:	e7fb      	b.n	800e1dc <__gethex+0x114>
 800e1e4:	fb03 0002 	mla	r0, r3, r2, r0
 800e1e8:	e7cf      	b.n	800e18a <__gethex+0xc2>
 800e1ea:	4631      	mov	r1, r6
 800e1ec:	e7de      	b.n	800e1ac <__gethex+0xe4>
 800e1ee:	eba6 0309 	sub.w	r3, r6, r9
 800e1f2:	4629      	mov	r1, r5
 800e1f4:	3b01      	subs	r3, #1
 800e1f6:	2b07      	cmp	r3, #7
 800e1f8:	dc0a      	bgt.n	800e210 <__gethex+0x148>
 800e1fa:	9801      	ldr	r0, [sp, #4]
 800e1fc:	f7fe f950 	bl	800c4a0 <_Balloc>
 800e200:	4604      	mov	r4, r0
 800e202:	b940      	cbnz	r0, 800e216 <__gethex+0x14e>
 800e204:	4b5c      	ldr	r3, [pc, #368]	@ (800e378 <__gethex+0x2b0>)
 800e206:	4602      	mov	r2, r0
 800e208:	21e4      	movs	r1, #228	@ 0xe4
 800e20a:	485c      	ldr	r0, [pc, #368]	@ (800e37c <__gethex+0x2b4>)
 800e20c:	f7ff fec4 	bl	800df98 <__assert_func>
 800e210:	3101      	adds	r1, #1
 800e212:	105b      	asrs	r3, r3, #1
 800e214:	e7ef      	b.n	800e1f6 <__gethex+0x12e>
 800e216:	f100 0a14 	add.w	sl, r0, #20
 800e21a:	2300      	movs	r3, #0
 800e21c:	4655      	mov	r5, sl
 800e21e:	469b      	mov	fp, r3
 800e220:	45b1      	cmp	r9, r6
 800e222:	d337      	bcc.n	800e294 <__gethex+0x1cc>
 800e224:	f845 bb04 	str.w	fp, [r5], #4
 800e228:	eba5 050a 	sub.w	r5, r5, sl
 800e22c:	4658      	mov	r0, fp
 800e22e:	10ad      	asrs	r5, r5, #2
 800e230:	6125      	str	r5, [r4, #16]
 800e232:	016d      	lsls	r5, r5, #5
 800e234:	f7fe fa28 	bl	800c688 <__hi0bits>
 800e238:	f8d8 6000 	ldr.w	r6, [r8]
 800e23c:	1a2d      	subs	r5, r5, r0
 800e23e:	42b5      	cmp	r5, r6
 800e240:	dd54      	ble.n	800e2ec <__gethex+0x224>
 800e242:	1bad      	subs	r5, r5, r6
 800e244:	4620      	mov	r0, r4
 800e246:	4629      	mov	r1, r5
 800e248:	f7fe fdbf 	bl	800cdca <__any_on>
 800e24c:	4681      	mov	r9, r0
 800e24e:	b178      	cbz	r0, 800e270 <__gethex+0x1a8>
 800e250:	1e6b      	subs	r3, r5, #1
 800e252:	f04f 0901 	mov.w	r9, #1
 800e256:	1159      	asrs	r1, r3, #5
 800e258:	f003 021f 	and.w	r2, r3, #31
 800e25c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e260:	fa09 f202 	lsl.w	r2, r9, r2
 800e264:	420a      	tst	r2, r1
 800e266:	d003      	beq.n	800e270 <__gethex+0x1a8>
 800e268:	454b      	cmp	r3, r9
 800e26a:	dc36      	bgt.n	800e2da <__gethex+0x212>
 800e26c:	f04f 0902 	mov.w	r9, #2
 800e270:	442f      	add	r7, r5
 800e272:	4629      	mov	r1, r5
 800e274:	4620      	mov	r0, r4
 800e276:	f7ff fec1 	bl	800dffc <rshift>
 800e27a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e27e:	42bb      	cmp	r3, r7
 800e280:	da42      	bge.n	800e308 <__gethex+0x240>
 800e282:	4621      	mov	r1, r4
 800e284:	9801      	ldr	r0, [sp, #4]
 800e286:	f7fe f94b 	bl	800c520 <_Bfree>
 800e28a:	2300      	movs	r3, #0
 800e28c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e28e:	25a3      	movs	r5, #163	@ 0xa3
 800e290:	6013      	str	r3, [r2, #0]
 800e292:	e793      	b.n	800e1bc <__gethex+0xf4>
 800e294:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e298:	2a2e      	cmp	r2, #46	@ 0x2e
 800e29a:	d012      	beq.n	800e2c2 <__gethex+0x1fa>
 800e29c:	2b20      	cmp	r3, #32
 800e29e:	d104      	bne.n	800e2aa <__gethex+0x1e2>
 800e2a0:	f845 bb04 	str.w	fp, [r5], #4
 800e2a4:	f04f 0b00 	mov.w	fp, #0
 800e2a8:	465b      	mov	r3, fp
 800e2aa:	7830      	ldrb	r0, [r6, #0]
 800e2ac:	9303      	str	r3, [sp, #12]
 800e2ae:	f7ff fef6 	bl	800e09e <__hexdig_fun>
 800e2b2:	9b03      	ldr	r3, [sp, #12]
 800e2b4:	f000 000f 	and.w	r0, r0, #15
 800e2b8:	4098      	lsls	r0, r3
 800e2ba:	3304      	adds	r3, #4
 800e2bc:	ea4b 0b00 	orr.w	fp, fp, r0
 800e2c0:	e7ae      	b.n	800e220 <__gethex+0x158>
 800e2c2:	45b1      	cmp	r9, r6
 800e2c4:	d8ea      	bhi.n	800e29c <__gethex+0x1d4>
 800e2c6:	2201      	movs	r2, #1
 800e2c8:	492a      	ldr	r1, [pc, #168]	@ (800e374 <__gethex+0x2ac>)
 800e2ca:	4630      	mov	r0, r6
 800e2cc:	9303      	str	r3, [sp, #12]
 800e2ce:	f7ff fe47 	bl	800df60 <strncmp>
 800e2d2:	9b03      	ldr	r3, [sp, #12]
 800e2d4:	2800      	cmp	r0, #0
 800e2d6:	d1e1      	bne.n	800e29c <__gethex+0x1d4>
 800e2d8:	e7a2      	b.n	800e220 <__gethex+0x158>
 800e2da:	1ea9      	subs	r1, r5, #2
 800e2dc:	4620      	mov	r0, r4
 800e2de:	f7fe fd74 	bl	800cdca <__any_on>
 800e2e2:	2800      	cmp	r0, #0
 800e2e4:	d0c2      	beq.n	800e26c <__gethex+0x1a4>
 800e2e6:	f04f 0903 	mov.w	r9, #3
 800e2ea:	e7c1      	b.n	800e270 <__gethex+0x1a8>
 800e2ec:	da09      	bge.n	800e302 <__gethex+0x23a>
 800e2ee:	1b75      	subs	r5, r6, r5
 800e2f0:	4621      	mov	r1, r4
 800e2f2:	9801      	ldr	r0, [sp, #4]
 800e2f4:	462a      	mov	r2, r5
 800e2f6:	1b7f      	subs	r7, r7, r5
 800e2f8:	f7fe fb26 	bl	800c948 <__lshift>
 800e2fc:	4604      	mov	r4, r0
 800e2fe:	f100 0a14 	add.w	sl, r0, #20
 800e302:	f04f 0900 	mov.w	r9, #0
 800e306:	e7b8      	b.n	800e27a <__gethex+0x1b2>
 800e308:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e30c:	42bd      	cmp	r5, r7
 800e30e:	dd6f      	ble.n	800e3f0 <__gethex+0x328>
 800e310:	1bed      	subs	r5, r5, r7
 800e312:	42ae      	cmp	r6, r5
 800e314:	dc34      	bgt.n	800e380 <__gethex+0x2b8>
 800e316:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e31a:	2b02      	cmp	r3, #2
 800e31c:	d022      	beq.n	800e364 <__gethex+0x29c>
 800e31e:	2b03      	cmp	r3, #3
 800e320:	d024      	beq.n	800e36c <__gethex+0x2a4>
 800e322:	2b01      	cmp	r3, #1
 800e324:	d115      	bne.n	800e352 <__gethex+0x28a>
 800e326:	42ae      	cmp	r6, r5
 800e328:	d113      	bne.n	800e352 <__gethex+0x28a>
 800e32a:	2e01      	cmp	r6, #1
 800e32c:	d10b      	bne.n	800e346 <__gethex+0x27e>
 800e32e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e332:	2562      	movs	r5, #98	@ 0x62
 800e334:	9a02      	ldr	r2, [sp, #8]
 800e336:	6013      	str	r3, [r2, #0]
 800e338:	2301      	movs	r3, #1
 800e33a:	6123      	str	r3, [r4, #16]
 800e33c:	f8ca 3000 	str.w	r3, [sl]
 800e340:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e342:	601c      	str	r4, [r3, #0]
 800e344:	e73a      	b.n	800e1bc <__gethex+0xf4>
 800e346:	1e71      	subs	r1, r6, #1
 800e348:	4620      	mov	r0, r4
 800e34a:	f7fe fd3e 	bl	800cdca <__any_on>
 800e34e:	2800      	cmp	r0, #0
 800e350:	d1ed      	bne.n	800e32e <__gethex+0x266>
 800e352:	4621      	mov	r1, r4
 800e354:	9801      	ldr	r0, [sp, #4]
 800e356:	f7fe f8e3 	bl	800c520 <_Bfree>
 800e35a:	2300      	movs	r3, #0
 800e35c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e35e:	2550      	movs	r5, #80	@ 0x50
 800e360:	6013      	str	r3, [r2, #0]
 800e362:	e72b      	b.n	800e1bc <__gethex+0xf4>
 800e364:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e366:	2b00      	cmp	r3, #0
 800e368:	d1f3      	bne.n	800e352 <__gethex+0x28a>
 800e36a:	e7e0      	b.n	800e32e <__gethex+0x266>
 800e36c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d1dd      	bne.n	800e32e <__gethex+0x266>
 800e372:	e7ee      	b.n	800e352 <__gethex+0x28a>
 800e374:	0800eebf 	.word	0x0800eebf
 800e378:	0800ee55 	.word	0x0800ee55
 800e37c:	0800ef16 	.word	0x0800ef16
 800e380:	1e6f      	subs	r7, r5, #1
 800e382:	f1b9 0f00 	cmp.w	r9, #0
 800e386:	d130      	bne.n	800e3ea <__gethex+0x322>
 800e388:	b127      	cbz	r7, 800e394 <__gethex+0x2cc>
 800e38a:	4639      	mov	r1, r7
 800e38c:	4620      	mov	r0, r4
 800e38e:	f7fe fd1c 	bl	800cdca <__any_on>
 800e392:	4681      	mov	r9, r0
 800e394:	117a      	asrs	r2, r7, #5
 800e396:	2301      	movs	r3, #1
 800e398:	f007 071f 	and.w	r7, r7, #31
 800e39c:	4629      	mov	r1, r5
 800e39e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e3a2:	4620      	mov	r0, r4
 800e3a4:	40bb      	lsls	r3, r7
 800e3a6:	1b76      	subs	r6, r6, r5
 800e3a8:	2502      	movs	r5, #2
 800e3aa:	4213      	tst	r3, r2
 800e3ac:	bf18      	it	ne
 800e3ae:	f049 0902 	orrne.w	r9, r9, #2
 800e3b2:	f7ff fe23 	bl	800dffc <rshift>
 800e3b6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e3ba:	f1b9 0f00 	cmp.w	r9, #0
 800e3be:	d047      	beq.n	800e450 <__gethex+0x388>
 800e3c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e3c4:	2b02      	cmp	r3, #2
 800e3c6:	d015      	beq.n	800e3f4 <__gethex+0x32c>
 800e3c8:	2b03      	cmp	r3, #3
 800e3ca:	d017      	beq.n	800e3fc <__gethex+0x334>
 800e3cc:	2b01      	cmp	r3, #1
 800e3ce:	d109      	bne.n	800e3e4 <__gethex+0x31c>
 800e3d0:	f019 0f02 	tst.w	r9, #2
 800e3d4:	d006      	beq.n	800e3e4 <__gethex+0x31c>
 800e3d6:	f8da 3000 	ldr.w	r3, [sl]
 800e3da:	ea49 0903 	orr.w	r9, r9, r3
 800e3de:	f019 0f01 	tst.w	r9, #1
 800e3e2:	d10e      	bne.n	800e402 <__gethex+0x33a>
 800e3e4:	f045 0510 	orr.w	r5, r5, #16
 800e3e8:	e032      	b.n	800e450 <__gethex+0x388>
 800e3ea:	f04f 0901 	mov.w	r9, #1
 800e3ee:	e7d1      	b.n	800e394 <__gethex+0x2cc>
 800e3f0:	2501      	movs	r5, #1
 800e3f2:	e7e2      	b.n	800e3ba <__gethex+0x2f2>
 800e3f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e3f6:	f1c3 0301 	rsb	r3, r3, #1
 800e3fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e3fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d0f0      	beq.n	800e3e4 <__gethex+0x31c>
 800e402:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e406:	f104 0314 	add.w	r3, r4, #20
 800e40a:	f04f 0c00 	mov.w	ip, #0
 800e40e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e412:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e416:	4618      	mov	r0, r3
 800e418:	f853 2b04 	ldr.w	r2, [r3], #4
 800e41c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e420:	d01b      	beq.n	800e45a <__gethex+0x392>
 800e422:	3201      	adds	r2, #1
 800e424:	6002      	str	r2, [r0, #0]
 800e426:	2d02      	cmp	r5, #2
 800e428:	f104 0314 	add.w	r3, r4, #20
 800e42c:	d13c      	bne.n	800e4a8 <__gethex+0x3e0>
 800e42e:	f8d8 2000 	ldr.w	r2, [r8]
 800e432:	3a01      	subs	r2, #1
 800e434:	42b2      	cmp	r2, r6
 800e436:	d109      	bne.n	800e44c <__gethex+0x384>
 800e438:	1171      	asrs	r1, r6, #5
 800e43a:	2201      	movs	r2, #1
 800e43c:	f006 061f 	and.w	r6, r6, #31
 800e440:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e444:	fa02 f606 	lsl.w	r6, r2, r6
 800e448:	421e      	tst	r6, r3
 800e44a:	d13a      	bne.n	800e4c2 <__gethex+0x3fa>
 800e44c:	f045 0520 	orr.w	r5, r5, #32
 800e450:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e452:	601c      	str	r4, [r3, #0]
 800e454:	9b02      	ldr	r3, [sp, #8]
 800e456:	601f      	str	r7, [r3, #0]
 800e458:	e6b0      	b.n	800e1bc <__gethex+0xf4>
 800e45a:	4299      	cmp	r1, r3
 800e45c:	f843 cc04 	str.w	ip, [r3, #-4]
 800e460:	d8d9      	bhi.n	800e416 <__gethex+0x34e>
 800e462:	68a3      	ldr	r3, [r4, #8]
 800e464:	459b      	cmp	fp, r3
 800e466:	db17      	blt.n	800e498 <__gethex+0x3d0>
 800e468:	6861      	ldr	r1, [r4, #4]
 800e46a:	9801      	ldr	r0, [sp, #4]
 800e46c:	3101      	adds	r1, #1
 800e46e:	f7fe f817 	bl	800c4a0 <_Balloc>
 800e472:	4681      	mov	r9, r0
 800e474:	b918      	cbnz	r0, 800e47e <__gethex+0x3b6>
 800e476:	4b1a      	ldr	r3, [pc, #104]	@ (800e4e0 <__gethex+0x418>)
 800e478:	4602      	mov	r2, r0
 800e47a:	2184      	movs	r1, #132	@ 0x84
 800e47c:	e6c5      	b.n	800e20a <__gethex+0x142>
 800e47e:	6922      	ldr	r2, [r4, #16]
 800e480:	f104 010c 	add.w	r1, r4, #12
 800e484:	300c      	adds	r0, #12
 800e486:	3202      	adds	r2, #2
 800e488:	0092      	lsls	r2, r2, #2
 800e48a:	f7fd f94a 	bl	800b722 <memcpy>
 800e48e:	4621      	mov	r1, r4
 800e490:	464c      	mov	r4, r9
 800e492:	9801      	ldr	r0, [sp, #4]
 800e494:	f7fe f844 	bl	800c520 <_Bfree>
 800e498:	6923      	ldr	r3, [r4, #16]
 800e49a:	1c5a      	adds	r2, r3, #1
 800e49c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e4a0:	6122      	str	r2, [r4, #16]
 800e4a2:	2201      	movs	r2, #1
 800e4a4:	615a      	str	r2, [r3, #20]
 800e4a6:	e7be      	b.n	800e426 <__gethex+0x35e>
 800e4a8:	6922      	ldr	r2, [r4, #16]
 800e4aa:	455a      	cmp	r2, fp
 800e4ac:	dd0b      	ble.n	800e4c6 <__gethex+0x3fe>
 800e4ae:	2101      	movs	r1, #1
 800e4b0:	4620      	mov	r0, r4
 800e4b2:	f7ff fda3 	bl	800dffc <rshift>
 800e4b6:	3701      	adds	r7, #1
 800e4b8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e4bc:	42bb      	cmp	r3, r7
 800e4be:	f6ff aee0 	blt.w	800e282 <__gethex+0x1ba>
 800e4c2:	2501      	movs	r5, #1
 800e4c4:	e7c2      	b.n	800e44c <__gethex+0x384>
 800e4c6:	f016 061f 	ands.w	r6, r6, #31
 800e4ca:	d0fa      	beq.n	800e4c2 <__gethex+0x3fa>
 800e4cc:	4453      	add	r3, sl
 800e4ce:	f1c6 0620 	rsb	r6, r6, #32
 800e4d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e4d6:	f7fe f8d7 	bl	800c688 <__hi0bits>
 800e4da:	42b0      	cmp	r0, r6
 800e4dc:	dbe7      	blt.n	800e4ae <__gethex+0x3e6>
 800e4de:	e7f0      	b.n	800e4c2 <__gethex+0x3fa>
 800e4e0:	0800ee55 	.word	0x0800ee55

0800e4e4 <L_shift>:
 800e4e4:	f1c2 0208 	rsb	r2, r2, #8
 800e4e8:	0092      	lsls	r2, r2, #2
 800e4ea:	b570      	push	{r4, r5, r6, lr}
 800e4ec:	f1c2 0620 	rsb	r6, r2, #32
 800e4f0:	6843      	ldr	r3, [r0, #4]
 800e4f2:	6804      	ldr	r4, [r0, #0]
 800e4f4:	fa03 f506 	lsl.w	r5, r3, r6
 800e4f8:	40d3      	lsrs	r3, r2
 800e4fa:	432c      	orrs	r4, r5
 800e4fc:	6004      	str	r4, [r0, #0]
 800e4fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800e502:	4288      	cmp	r0, r1
 800e504:	d3f4      	bcc.n	800e4f0 <L_shift+0xc>
 800e506:	bd70      	pop	{r4, r5, r6, pc}

0800e508 <__match>:
 800e508:	6803      	ldr	r3, [r0, #0]
 800e50a:	3301      	adds	r3, #1
 800e50c:	b530      	push	{r4, r5, lr}
 800e50e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e512:	b914      	cbnz	r4, 800e51a <__match+0x12>
 800e514:	6003      	str	r3, [r0, #0]
 800e516:	2001      	movs	r0, #1
 800e518:	bd30      	pop	{r4, r5, pc}
 800e51a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e51e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e522:	2d19      	cmp	r5, #25
 800e524:	bf98      	it	ls
 800e526:	3220      	addls	r2, #32
 800e528:	42a2      	cmp	r2, r4
 800e52a:	d0f0      	beq.n	800e50e <__match+0x6>
 800e52c:	2000      	movs	r0, #0
 800e52e:	e7f3      	b.n	800e518 <__match+0x10>

0800e530 <__hexnan>:
 800e530:	680b      	ldr	r3, [r1, #0]
 800e532:	6801      	ldr	r1, [r0, #0]
 800e534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e538:	115e      	asrs	r6, r3, #5
 800e53a:	f013 031f 	ands.w	r3, r3, #31
 800e53e:	f04f 0500 	mov.w	r5, #0
 800e542:	b087      	sub	sp, #28
 800e544:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e548:	4682      	mov	sl, r0
 800e54a:	4690      	mov	r8, r2
 800e54c:	46ab      	mov	fp, r5
 800e54e:	bf18      	it	ne
 800e550:	3604      	addne	r6, #4
 800e552:	9301      	str	r3, [sp, #4]
 800e554:	9502      	str	r5, [sp, #8]
 800e556:	1f37      	subs	r7, r6, #4
 800e558:	f846 5c04 	str.w	r5, [r6, #-4]
 800e55c:	46b9      	mov	r9, r7
 800e55e:	463c      	mov	r4, r7
 800e560:	1c4b      	adds	r3, r1, #1
 800e562:	784a      	ldrb	r2, [r1, #1]
 800e564:	9303      	str	r3, [sp, #12]
 800e566:	b342      	cbz	r2, 800e5ba <__hexnan+0x8a>
 800e568:	4610      	mov	r0, r2
 800e56a:	9105      	str	r1, [sp, #20]
 800e56c:	9204      	str	r2, [sp, #16]
 800e56e:	f7ff fd96 	bl	800e09e <__hexdig_fun>
 800e572:	2800      	cmp	r0, #0
 800e574:	d151      	bne.n	800e61a <__hexnan+0xea>
 800e576:	9a04      	ldr	r2, [sp, #16]
 800e578:	9905      	ldr	r1, [sp, #20]
 800e57a:	2a20      	cmp	r2, #32
 800e57c:	d818      	bhi.n	800e5b0 <__hexnan+0x80>
 800e57e:	9b02      	ldr	r3, [sp, #8]
 800e580:	459b      	cmp	fp, r3
 800e582:	dd13      	ble.n	800e5ac <__hexnan+0x7c>
 800e584:	454c      	cmp	r4, r9
 800e586:	d206      	bcs.n	800e596 <__hexnan+0x66>
 800e588:	2d07      	cmp	r5, #7
 800e58a:	dc04      	bgt.n	800e596 <__hexnan+0x66>
 800e58c:	462a      	mov	r2, r5
 800e58e:	4649      	mov	r1, r9
 800e590:	4620      	mov	r0, r4
 800e592:	f7ff ffa7 	bl	800e4e4 <L_shift>
 800e596:	4544      	cmp	r4, r8
 800e598:	d951      	bls.n	800e63e <__hexnan+0x10e>
 800e59a:	2300      	movs	r3, #0
 800e59c:	f1a4 0904 	sub.w	r9, r4, #4
 800e5a0:	f8cd b008 	str.w	fp, [sp, #8]
 800e5a4:	f844 3c04 	str.w	r3, [r4, #-4]
 800e5a8:	461d      	mov	r5, r3
 800e5aa:	464c      	mov	r4, r9
 800e5ac:	9903      	ldr	r1, [sp, #12]
 800e5ae:	e7d7      	b.n	800e560 <__hexnan+0x30>
 800e5b0:	2a29      	cmp	r2, #41	@ 0x29
 800e5b2:	d156      	bne.n	800e662 <__hexnan+0x132>
 800e5b4:	3102      	adds	r1, #2
 800e5b6:	f8ca 1000 	str.w	r1, [sl]
 800e5ba:	f1bb 0f00 	cmp.w	fp, #0
 800e5be:	d050      	beq.n	800e662 <__hexnan+0x132>
 800e5c0:	454c      	cmp	r4, r9
 800e5c2:	d206      	bcs.n	800e5d2 <__hexnan+0xa2>
 800e5c4:	2d07      	cmp	r5, #7
 800e5c6:	dc04      	bgt.n	800e5d2 <__hexnan+0xa2>
 800e5c8:	462a      	mov	r2, r5
 800e5ca:	4649      	mov	r1, r9
 800e5cc:	4620      	mov	r0, r4
 800e5ce:	f7ff ff89 	bl	800e4e4 <L_shift>
 800e5d2:	4544      	cmp	r4, r8
 800e5d4:	d935      	bls.n	800e642 <__hexnan+0x112>
 800e5d6:	f1a8 0204 	sub.w	r2, r8, #4
 800e5da:	4623      	mov	r3, r4
 800e5dc:	f853 1b04 	ldr.w	r1, [r3], #4
 800e5e0:	429f      	cmp	r7, r3
 800e5e2:	f842 1f04 	str.w	r1, [r2, #4]!
 800e5e6:	d2f9      	bcs.n	800e5dc <__hexnan+0xac>
 800e5e8:	1b3b      	subs	r3, r7, r4
 800e5ea:	3e03      	subs	r6, #3
 800e5ec:	3401      	adds	r4, #1
 800e5ee:	2200      	movs	r2, #0
 800e5f0:	f023 0303 	bic.w	r3, r3, #3
 800e5f4:	3304      	adds	r3, #4
 800e5f6:	42b4      	cmp	r4, r6
 800e5f8:	bf88      	it	hi
 800e5fa:	2304      	movhi	r3, #4
 800e5fc:	4443      	add	r3, r8
 800e5fe:	f843 2b04 	str.w	r2, [r3], #4
 800e602:	429f      	cmp	r7, r3
 800e604:	d2fb      	bcs.n	800e5fe <__hexnan+0xce>
 800e606:	683b      	ldr	r3, [r7, #0]
 800e608:	b91b      	cbnz	r3, 800e612 <__hexnan+0xe2>
 800e60a:	4547      	cmp	r7, r8
 800e60c:	d127      	bne.n	800e65e <__hexnan+0x12e>
 800e60e:	2301      	movs	r3, #1
 800e610:	603b      	str	r3, [r7, #0]
 800e612:	2005      	movs	r0, #5
 800e614:	b007      	add	sp, #28
 800e616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e61a:	3501      	adds	r5, #1
 800e61c:	f10b 0b01 	add.w	fp, fp, #1
 800e620:	2d08      	cmp	r5, #8
 800e622:	dd05      	ble.n	800e630 <__hexnan+0x100>
 800e624:	4544      	cmp	r4, r8
 800e626:	d9c1      	bls.n	800e5ac <__hexnan+0x7c>
 800e628:	2300      	movs	r3, #0
 800e62a:	3c04      	subs	r4, #4
 800e62c:	2501      	movs	r5, #1
 800e62e:	6023      	str	r3, [r4, #0]
 800e630:	6822      	ldr	r2, [r4, #0]
 800e632:	f000 000f 	and.w	r0, r0, #15
 800e636:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e63a:	6020      	str	r0, [r4, #0]
 800e63c:	e7b6      	b.n	800e5ac <__hexnan+0x7c>
 800e63e:	2508      	movs	r5, #8
 800e640:	e7b4      	b.n	800e5ac <__hexnan+0x7c>
 800e642:	9b01      	ldr	r3, [sp, #4]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d0de      	beq.n	800e606 <__hexnan+0xd6>
 800e648:	f1c3 0320 	rsb	r3, r3, #32
 800e64c:	f04f 32ff 	mov.w	r2, #4294967295
 800e650:	40da      	lsrs	r2, r3
 800e652:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e656:	4013      	ands	r3, r2
 800e658:	f846 3c04 	str.w	r3, [r6, #-4]
 800e65c:	e7d3      	b.n	800e606 <__hexnan+0xd6>
 800e65e:	3f04      	subs	r7, #4
 800e660:	e7d1      	b.n	800e606 <__hexnan+0xd6>
 800e662:	2004      	movs	r0, #4
 800e664:	e7d6      	b.n	800e614 <__hexnan+0xe4>

0800e666 <__ascii_mbtowc>:
 800e666:	b082      	sub	sp, #8
 800e668:	b901      	cbnz	r1, 800e66c <__ascii_mbtowc+0x6>
 800e66a:	a901      	add	r1, sp, #4
 800e66c:	b142      	cbz	r2, 800e680 <__ascii_mbtowc+0x1a>
 800e66e:	b14b      	cbz	r3, 800e684 <__ascii_mbtowc+0x1e>
 800e670:	7813      	ldrb	r3, [r2, #0]
 800e672:	600b      	str	r3, [r1, #0]
 800e674:	7812      	ldrb	r2, [r2, #0]
 800e676:	1e10      	subs	r0, r2, #0
 800e678:	bf18      	it	ne
 800e67a:	2001      	movne	r0, #1
 800e67c:	b002      	add	sp, #8
 800e67e:	4770      	bx	lr
 800e680:	4610      	mov	r0, r2
 800e682:	e7fb      	b.n	800e67c <__ascii_mbtowc+0x16>
 800e684:	f06f 0001 	mvn.w	r0, #1
 800e688:	e7f8      	b.n	800e67c <__ascii_mbtowc+0x16>

0800e68a <__ascii_wctomb>:
 800e68a:	4603      	mov	r3, r0
 800e68c:	4608      	mov	r0, r1
 800e68e:	b141      	cbz	r1, 800e6a2 <__ascii_wctomb+0x18>
 800e690:	2aff      	cmp	r2, #255	@ 0xff
 800e692:	d904      	bls.n	800e69e <__ascii_wctomb+0x14>
 800e694:	228a      	movs	r2, #138	@ 0x8a
 800e696:	f04f 30ff 	mov.w	r0, #4294967295
 800e69a:	601a      	str	r2, [r3, #0]
 800e69c:	4770      	bx	lr
 800e69e:	2001      	movs	r0, #1
 800e6a0:	700a      	strb	r2, [r1, #0]
 800e6a2:	4770      	bx	lr

0800e6a4 <fiprintf>:
 800e6a4:	b40e      	push	{r1, r2, r3}
 800e6a6:	b503      	push	{r0, r1, lr}
 800e6a8:	ab03      	add	r3, sp, #12
 800e6aa:	4601      	mov	r1, r0
 800e6ac:	4805      	ldr	r0, [pc, #20]	@ (800e6c4 <fiprintf+0x20>)
 800e6ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6b2:	6800      	ldr	r0, [r0, #0]
 800e6b4:	9301      	str	r3, [sp, #4]
 800e6b6:	f000 f837 	bl	800e728 <_vfiprintf_r>
 800e6ba:	b002      	add	sp, #8
 800e6bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e6c0:	b003      	add	sp, #12
 800e6c2:	4770      	bx	lr
 800e6c4:	20000020 	.word	0x20000020

0800e6c8 <abort>:
 800e6c8:	2006      	movs	r0, #6
 800e6ca:	b508      	push	{r3, lr}
 800e6cc:	f000 fa00 	bl	800ead0 <raise>
 800e6d0:	2001      	movs	r0, #1
 800e6d2:	f7f3 fdba 	bl	800224a <_exit>

0800e6d6 <__sfputc_r>:
 800e6d6:	6893      	ldr	r3, [r2, #8]
 800e6d8:	3b01      	subs	r3, #1
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	b410      	push	{r4}
 800e6de:	6093      	str	r3, [r2, #8]
 800e6e0:	da08      	bge.n	800e6f4 <__sfputc_r+0x1e>
 800e6e2:	6994      	ldr	r4, [r2, #24]
 800e6e4:	42a3      	cmp	r3, r4
 800e6e6:	db01      	blt.n	800e6ec <__sfputc_r+0x16>
 800e6e8:	290a      	cmp	r1, #10
 800e6ea:	d103      	bne.n	800e6f4 <__sfputc_r+0x1e>
 800e6ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6f0:	f000 b932 	b.w	800e958 <__swbuf_r>
 800e6f4:	6813      	ldr	r3, [r2, #0]
 800e6f6:	1c58      	adds	r0, r3, #1
 800e6f8:	6010      	str	r0, [r2, #0]
 800e6fa:	4608      	mov	r0, r1
 800e6fc:	7019      	strb	r1, [r3, #0]
 800e6fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e702:	4770      	bx	lr

0800e704 <__sfputs_r>:
 800e704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e706:	4606      	mov	r6, r0
 800e708:	460f      	mov	r7, r1
 800e70a:	4614      	mov	r4, r2
 800e70c:	18d5      	adds	r5, r2, r3
 800e70e:	42ac      	cmp	r4, r5
 800e710:	d101      	bne.n	800e716 <__sfputs_r+0x12>
 800e712:	2000      	movs	r0, #0
 800e714:	e007      	b.n	800e726 <__sfputs_r+0x22>
 800e716:	463a      	mov	r2, r7
 800e718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e71c:	4630      	mov	r0, r6
 800e71e:	f7ff ffda 	bl	800e6d6 <__sfputc_r>
 800e722:	1c43      	adds	r3, r0, #1
 800e724:	d1f3      	bne.n	800e70e <__sfputs_r+0xa>
 800e726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e728 <_vfiprintf_r>:
 800e728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e72c:	460d      	mov	r5, r1
 800e72e:	b09d      	sub	sp, #116	@ 0x74
 800e730:	4614      	mov	r4, r2
 800e732:	4698      	mov	r8, r3
 800e734:	4606      	mov	r6, r0
 800e736:	b118      	cbz	r0, 800e740 <_vfiprintf_r+0x18>
 800e738:	6a03      	ldr	r3, [r0, #32]
 800e73a:	b90b      	cbnz	r3, 800e740 <_vfiprintf_r+0x18>
 800e73c:	f7fc fe82 	bl	800b444 <__sinit>
 800e740:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e742:	07d9      	lsls	r1, r3, #31
 800e744:	d405      	bmi.n	800e752 <_vfiprintf_r+0x2a>
 800e746:	89ab      	ldrh	r3, [r5, #12]
 800e748:	059a      	lsls	r2, r3, #22
 800e74a:	d402      	bmi.n	800e752 <_vfiprintf_r+0x2a>
 800e74c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e74e:	f7fc ffd8 	bl	800b702 <__retarget_lock_acquire_recursive>
 800e752:	89ab      	ldrh	r3, [r5, #12]
 800e754:	071b      	lsls	r3, r3, #28
 800e756:	d501      	bpl.n	800e75c <_vfiprintf_r+0x34>
 800e758:	692b      	ldr	r3, [r5, #16]
 800e75a:	b99b      	cbnz	r3, 800e784 <_vfiprintf_r+0x5c>
 800e75c:	4629      	mov	r1, r5
 800e75e:	4630      	mov	r0, r6
 800e760:	f000 f938 	bl	800e9d4 <__swsetup_r>
 800e764:	b170      	cbz	r0, 800e784 <_vfiprintf_r+0x5c>
 800e766:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e768:	07dc      	lsls	r4, r3, #31
 800e76a:	d504      	bpl.n	800e776 <_vfiprintf_r+0x4e>
 800e76c:	f04f 30ff 	mov.w	r0, #4294967295
 800e770:	b01d      	add	sp, #116	@ 0x74
 800e772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e776:	89ab      	ldrh	r3, [r5, #12]
 800e778:	0598      	lsls	r0, r3, #22
 800e77a:	d4f7      	bmi.n	800e76c <_vfiprintf_r+0x44>
 800e77c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e77e:	f7fc ffc1 	bl	800b704 <__retarget_lock_release_recursive>
 800e782:	e7f3      	b.n	800e76c <_vfiprintf_r+0x44>
 800e784:	2300      	movs	r3, #0
 800e786:	f8cd 800c 	str.w	r8, [sp, #12]
 800e78a:	f04f 0901 	mov.w	r9, #1
 800e78e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800e944 <_vfiprintf_r+0x21c>
 800e792:	9309      	str	r3, [sp, #36]	@ 0x24
 800e794:	2320      	movs	r3, #32
 800e796:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e79a:	2330      	movs	r3, #48	@ 0x30
 800e79c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e7a0:	4623      	mov	r3, r4
 800e7a2:	469a      	mov	sl, r3
 800e7a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7a8:	b10a      	cbz	r2, 800e7ae <_vfiprintf_r+0x86>
 800e7aa:	2a25      	cmp	r2, #37	@ 0x25
 800e7ac:	d1f9      	bne.n	800e7a2 <_vfiprintf_r+0x7a>
 800e7ae:	ebba 0b04 	subs.w	fp, sl, r4
 800e7b2:	d00b      	beq.n	800e7cc <_vfiprintf_r+0xa4>
 800e7b4:	465b      	mov	r3, fp
 800e7b6:	4622      	mov	r2, r4
 800e7b8:	4629      	mov	r1, r5
 800e7ba:	4630      	mov	r0, r6
 800e7bc:	f7ff ffa2 	bl	800e704 <__sfputs_r>
 800e7c0:	3001      	adds	r0, #1
 800e7c2:	f000 80a7 	beq.w	800e914 <_vfiprintf_r+0x1ec>
 800e7c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7c8:	445a      	add	r2, fp
 800e7ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7cc:	f89a 3000 	ldrb.w	r3, [sl]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	f000 809f 	beq.w	800e914 <_vfiprintf_r+0x1ec>
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	f04f 32ff 	mov.w	r2, #4294967295
 800e7dc:	f10a 0a01 	add.w	sl, sl, #1
 800e7e0:	9304      	str	r3, [sp, #16]
 800e7e2:	9307      	str	r3, [sp, #28]
 800e7e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e7e8:	931a      	str	r3, [sp, #104]	@ 0x68
 800e7ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e7ee:	4654      	mov	r4, sl
 800e7f0:	2205      	movs	r2, #5
 800e7f2:	4854      	ldr	r0, [pc, #336]	@ (800e944 <_vfiprintf_r+0x21c>)
 800e7f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7f8:	f7fc ff85 	bl	800b706 <memchr>
 800e7fc:	9a04      	ldr	r2, [sp, #16]
 800e7fe:	b9d8      	cbnz	r0, 800e838 <_vfiprintf_r+0x110>
 800e800:	06d1      	lsls	r1, r2, #27
 800e802:	bf44      	itt	mi
 800e804:	2320      	movmi	r3, #32
 800e806:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e80a:	0713      	lsls	r3, r2, #28
 800e80c:	bf44      	itt	mi
 800e80e:	232b      	movmi	r3, #43	@ 0x2b
 800e810:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e814:	f89a 3000 	ldrb.w	r3, [sl]
 800e818:	2b2a      	cmp	r3, #42	@ 0x2a
 800e81a:	d015      	beq.n	800e848 <_vfiprintf_r+0x120>
 800e81c:	9a07      	ldr	r2, [sp, #28]
 800e81e:	4654      	mov	r4, sl
 800e820:	2000      	movs	r0, #0
 800e822:	f04f 0c0a 	mov.w	ip, #10
 800e826:	4621      	mov	r1, r4
 800e828:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e82c:	3b30      	subs	r3, #48	@ 0x30
 800e82e:	2b09      	cmp	r3, #9
 800e830:	d94b      	bls.n	800e8ca <_vfiprintf_r+0x1a2>
 800e832:	b1b0      	cbz	r0, 800e862 <_vfiprintf_r+0x13a>
 800e834:	9207      	str	r2, [sp, #28]
 800e836:	e014      	b.n	800e862 <_vfiprintf_r+0x13a>
 800e838:	eba0 0308 	sub.w	r3, r0, r8
 800e83c:	46a2      	mov	sl, r4
 800e83e:	fa09 f303 	lsl.w	r3, r9, r3
 800e842:	4313      	orrs	r3, r2
 800e844:	9304      	str	r3, [sp, #16]
 800e846:	e7d2      	b.n	800e7ee <_vfiprintf_r+0xc6>
 800e848:	9b03      	ldr	r3, [sp, #12]
 800e84a:	1d19      	adds	r1, r3, #4
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	9103      	str	r1, [sp, #12]
 800e852:	bfbb      	ittet	lt
 800e854:	425b      	neglt	r3, r3
 800e856:	f042 0202 	orrlt.w	r2, r2, #2
 800e85a:	9307      	strge	r3, [sp, #28]
 800e85c:	9307      	strlt	r3, [sp, #28]
 800e85e:	bfb8      	it	lt
 800e860:	9204      	strlt	r2, [sp, #16]
 800e862:	7823      	ldrb	r3, [r4, #0]
 800e864:	2b2e      	cmp	r3, #46	@ 0x2e
 800e866:	d10a      	bne.n	800e87e <_vfiprintf_r+0x156>
 800e868:	7863      	ldrb	r3, [r4, #1]
 800e86a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e86c:	d132      	bne.n	800e8d4 <_vfiprintf_r+0x1ac>
 800e86e:	9b03      	ldr	r3, [sp, #12]
 800e870:	3402      	adds	r4, #2
 800e872:	1d1a      	adds	r2, r3, #4
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e87a:	9203      	str	r2, [sp, #12]
 800e87c:	9305      	str	r3, [sp, #20]
 800e87e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e954 <_vfiprintf_r+0x22c>
 800e882:	2203      	movs	r2, #3
 800e884:	7821      	ldrb	r1, [r4, #0]
 800e886:	4650      	mov	r0, sl
 800e888:	f7fc ff3d 	bl	800b706 <memchr>
 800e88c:	b138      	cbz	r0, 800e89e <_vfiprintf_r+0x176>
 800e88e:	eba0 000a 	sub.w	r0, r0, sl
 800e892:	2240      	movs	r2, #64	@ 0x40
 800e894:	9b04      	ldr	r3, [sp, #16]
 800e896:	3401      	adds	r4, #1
 800e898:	4082      	lsls	r2, r0
 800e89a:	4313      	orrs	r3, r2
 800e89c:	9304      	str	r3, [sp, #16]
 800e89e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8a2:	2206      	movs	r2, #6
 800e8a4:	4828      	ldr	r0, [pc, #160]	@ (800e948 <_vfiprintf_r+0x220>)
 800e8a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e8aa:	f7fc ff2c 	bl	800b706 <memchr>
 800e8ae:	2800      	cmp	r0, #0
 800e8b0:	d03f      	beq.n	800e932 <_vfiprintf_r+0x20a>
 800e8b2:	4b26      	ldr	r3, [pc, #152]	@ (800e94c <_vfiprintf_r+0x224>)
 800e8b4:	bb1b      	cbnz	r3, 800e8fe <_vfiprintf_r+0x1d6>
 800e8b6:	9b03      	ldr	r3, [sp, #12]
 800e8b8:	3307      	adds	r3, #7
 800e8ba:	f023 0307 	bic.w	r3, r3, #7
 800e8be:	3308      	adds	r3, #8
 800e8c0:	9303      	str	r3, [sp, #12]
 800e8c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8c4:	443b      	add	r3, r7
 800e8c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8c8:	e76a      	b.n	800e7a0 <_vfiprintf_r+0x78>
 800e8ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800e8ce:	460c      	mov	r4, r1
 800e8d0:	2001      	movs	r0, #1
 800e8d2:	e7a8      	b.n	800e826 <_vfiprintf_r+0xfe>
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	3401      	adds	r4, #1
 800e8d8:	f04f 0c0a 	mov.w	ip, #10
 800e8dc:	4619      	mov	r1, r3
 800e8de:	9305      	str	r3, [sp, #20]
 800e8e0:	4620      	mov	r0, r4
 800e8e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e8e6:	3a30      	subs	r2, #48	@ 0x30
 800e8e8:	2a09      	cmp	r2, #9
 800e8ea:	d903      	bls.n	800e8f4 <_vfiprintf_r+0x1cc>
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d0c6      	beq.n	800e87e <_vfiprintf_r+0x156>
 800e8f0:	9105      	str	r1, [sp, #20]
 800e8f2:	e7c4      	b.n	800e87e <_vfiprintf_r+0x156>
 800e8f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800e8f8:	4604      	mov	r4, r0
 800e8fa:	2301      	movs	r3, #1
 800e8fc:	e7f0      	b.n	800e8e0 <_vfiprintf_r+0x1b8>
 800e8fe:	ab03      	add	r3, sp, #12
 800e900:	462a      	mov	r2, r5
 800e902:	a904      	add	r1, sp, #16
 800e904:	4630      	mov	r0, r6
 800e906:	9300      	str	r3, [sp, #0]
 800e908:	4b11      	ldr	r3, [pc, #68]	@ (800e950 <_vfiprintf_r+0x228>)
 800e90a:	f7fb ff47 	bl	800a79c <_printf_float>
 800e90e:	4607      	mov	r7, r0
 800e910:	1c78      	adds	r0, r7, #1
 800e912:	d1d6      	bne.n	800e8c2 <_vfiprintf_r+0x19a>
 800e914:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e916:	07d9      	lsls	r1, r3, #31
 800e918:	d405      	bmi.n	800e926 <_vfiprintf_r+0x1fe>
 800e91a:	89ab      	ldrh	r3, [r5, #12]
 800e91c:	059a      	lsls	r2, r3, #22
 800e91e:	d402      	bmi.n	800e926 <_vfiprintf_r+0x1fe>
 800e920:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e922:	f7fc feef 	bl	800b704 <__retarget_lock_release_recursive>
 800e926:	89ab      	ldrh	r3, [r5, #12]
 800e928:	065b      	lsls	r3, r3, #25
 800e92a:	f53f af1f 	bmi.w	800e76c <_vfiprintf_r+0x44>
 800e92e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e930:	e71e      	b.n	800e770 <_vfiprintf_r+0x48>
 800e932:	ab03      	add	r3, sp, #12
 800e934:	462a      	mov	r2, r5
 800e936:	a904      	add	r1, sp, #16
 800e938:	4630      	mov	r0, r6
 800e93a:	9300      	str	r3, [sp, #0]
 800e93c:	4b04      	ldr	r3, [pc, #16]	@ (800e950 <_vfiprintf_r+0x228>)
 800e93e:	f7fc f9c9 	bl	800acd4 <_printf_i>
 800e942:	e7e4      	b.n	800e90e <_vfiprintf_r+0x1e6>
 800e944:	0800eec1 	.word	0x0800eec1
 800e948:	0800eecb 	.word	0x0800eecb
 800e94c:	0800a79d 	.word	0x0800a79d
 800e950:	0800e705 	.word	0x0800e705
 800e954:	0800eec7 	.word	0x0800eec7

0800e958 <__swbuf_r>:
 800e958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e95a:	460e      	mov	r6, r1
 800e95c:	4614      	mov	r4, r2
 800e95e:	4605      	mov	r5, r0
 800e960:	b118      	cbz	r0, 800e96a <__swbuf_r+0x12>
 800e962:	6a03      	ldr	r3, [r0, #32]
 800e964:	b90b      	cbnz	r3, 800e96a <__swbuf_r+0x12>
 800e966:	f7fc fd6d 	bl	800b444 <__sinit>
 800e96a:	69a3      	ldr	r3, [r4, #24]
 800e96c:	60a3      	str	r3, [r4, #8]
 800e96e:	89a3      	ldrh	r3, [r4, #12]
 800e970:	071a      	lsls	r2, r3, #28
 800e972:	d501      	bpl.n	800e978 <__swbuf_r+0x20>
 800e974:	6923      	ldr	r3, [r4, #16]
 800e976:	b943      	cbnz	r3, 800e98a <__swbuf_r+0x32>
 800e978:	4621      	mov	r1, r4
 800e97a:	4628      	mov	r0, r5
 800e97c:	f000 f82a 	bl	800e9d4 <__swsetup_r>
 800e980:	b118      	cbz	r0, 800e98a <__swbuf_r+0x32>
 800e982:	f04f 37ff 	mov.w	r7, #4294967295
 800e986:	4638      	mov	r0, r7
 800e988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e98a:	6823      	ldr	r3, [r4, #0]
 800e98c:	b2f6      	uxtb	r6, r6
 800e98e:	6922      	ldr	r2, [r4, #16]
 800e990:	4637      	mov	r7, r6
 800e992:	1a98      	subs	r0, r3, r2
 800e994:	6963      	ldr	r3, [r4, #20]
 800e996:	4283      	cmp	r3, r0
 800e998:	dc05      	bgt.n	800e9a6 <__swbuf_r+0x4e>
 800e99a:	4621      	mov	r1, r4
 800e99c:	4628      	mov	r0, r5
 800e99e:	f7ff fa9d 	bl	800dedc <_fflush_r>
 800e9a2:	2800      	cmp	r0, #0
 800e9a4:	d1ed      	bne.n	800e982 <__swbuf_r+0x2a>
 800e9a6:	68a3      	ldr	r3, [r4, #8]
 800e9a8:	3b01      	subs	r3, #1
 800e9aa:	60a3      	str	r3, [r4, #8]
 800e9ac:	6823      	ldr	r3, [r4, #0]
 800e9ae:	1c5a      	adds	r2, r3, #1
 800e9b0:	6022      	str	r2, [r4, #0]
 800e9b2:	701e      	strb	r6, [r3, #0]
 800e9b4:	1c43      	adds	r3, r0, #1
 800e9b6:	6962      	ldr	r2, [r4, #20]
 800e9b8:	429a      	cmp	r2, r3
 800e9ba:	d004      	beq.n	800e9c6 <__swbuf_r+0x6e>
 800e9bc:	89a3      	ldrh	r3, [r4, #12]
 800e9be:	07db      	lsls	r3, r3, #31
 800e9c0:	d5e1      	bpl.n	800e986 <__swbuf_r+0x2e>
 800e9c2:	2e0a      	cmp	r6, #10
 800e9c4:	d1df      	bne.n	800e986 <__swbuf_r+0x2e>
 800e9c6:	4621      	mov	r1, r4
 800e9c8:	4628      	mov	r0, r5
 800e9ca:	f7ff fa87 	bl	800dedc <_fflush_r>
 800e9ce:	2800      	cmp	r0, #0
 800e9d0:	d0d9      	beq.n	800e986 <__swbuf_r+0x2e>
 800e9d2:	e7d6      	b.n	800e982 <__swbuf_r+0x2a>

0800e9d4 <__swsetup_r>:
 800e9d4:	b538      	push	{r3, r4, r5, lr}
 800e9d6:	4b29      	ldr	r3, [pc, #164]	@ (800ea7c <__swsetup_r+0xa8>)
 800e9d8:	4605      	mov	r5, r0
 800e9da:	460c      	mov	r4, r1
 800e9dc:	6818      	ldr	r0, [r3, #0]
 800e9de:	b118      	cbz	r0, 800e9e8 <__swsetup_r+0x14>
 800e9e0:	6a03      	ldr	r3, [r0, #32]
 800e9e2:	b90b      	cbnz	r3, 800e9e8 <__swsetup_r+0x14>
 800e9e4:	f7fc fd2e 	bl	800b444 <__sinit>
 800e9e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9ec:	0719      	lsls	r1, r3, #28
 800e9ee:	d422      	bmi.n	800ea36 <__swsetup_r+0x62>
 800e9f0:	06da      	lsls	r2, r3, #27
 800e9f2:	d407      	bmi.n	800ea04 <__swsetup_r+0x30>
 800e9f4:	2209      	movs	r2, #9
 800e9f6:	602a      	str	r2, [r5, #0]
 800e9f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9fc:	f04f 30ff 	mov.w	r0, #4294967295
 800ea00:	81a3      	strh	r3, [r4, #12]
 800ea02:	e033      	b.n	800ea6c <__swsetup_r+0x98>
 800ea04:	0758      	lsls	r0, r3, #29
 800ea06:	d512      	bpl.n	800ea2e <__swsetup_r+0x5a>
 800ea08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea0a:	b141      	cbz	r1, 800ea1e <__swsetup_r+0x4a>
 800ea0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea10:	4299      	cmp	r1, r3
 800ea12:	d002      	beq.n	800ea1a <__swsetup_r+0x46>
 800ea14:	4628      	mov	r0, r5
 800ea16:	f7fd fcf9 	bl	800c40c <_free_r>
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea1e:	89a3      	ldrh	r3, [r4, #12]
 800ea20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ea24:	81a3      	strh	r3, [r4, #12]
 800ea26:	2300      	movs	r3, #0
 800ea28:	6063      	str	r3, [r4, #4]
 800ea2a:	6923      	ldr	r3, [r4, #16]
 800ea2c:	6023      	str	r3, [r4, #0]
 800ea2e:	89a3      	ldrh	r3, [r4, #12]
 800ea30:	f043 0308 	orr.w	r3, r3, #8
 800ea34:	81a3      	strh	r3, [r4, #12]
 800ea36:	6923      	ldr	r3, [r4, #16]
 800ea38:	b94b      	cbnz	r3, 800ea4e <__swsetup_r+0x7a>
 800ea3a:	89a3      	ldrh	r3, [r4, #12]
 800ea3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ea40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ea44:	d003      	beq.n	800ea4e <__swsetup_r+0x7a>
 800ea46:	4621      	mov	r1, r4
 800ea48:	4628      	mov	r0, r5
 800ea4a:	f000 f882 	bl	800eb52 <__smakebuf_r>
 800ea4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea52:	f013 0201 	ands.w	r2, r3, #1
 800ea56:	d00a      	beq.n	800ea6e <__swsetup_r+0x9a>
 800ea58:	2200      	movs	r2, #0
 800ea5a:	60a2      	str	r2, [r4, #8]
 800ea5c:	6962      	ldr	r2, [r4, #20]
 800ea5e:	4252      	negs	r2, r2
 800ea60:	61a2      	str	r2, [r4, #24]
 800ea62:	6922      	ldr	r2, [r4, #16]
 800ea64:	b942      	cbnz	r2, 800ea78 <__swsetup_r+0xa4>
 800ea66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ea6a:	d1c5      	bne.n	800e9f8 <__swsetup_r+0x24>
 800ea6c:	bd38      	pop	{r3, r4, r5, pc}
 800ea6e:	0799      	lsls	r1, r3, #30
 800ea70:	bf58      	it	pl
 800ea72:	6962      	ldrpl	r2, [r4, #20]
 800ea74:	60a2      	str	r2, [r4, #8]
 800ea76:	e7f4      	b.n	800ea62 <__swsetup_r+0x8e>
 800ea78:	2000      	movs	r0, #0
 800ea7a:	e7f7      	b.n	800ea6c <__swsetup_r+0x98>
 800ea7c:	20000020 	.word	0x20000020

0800ea80 <_raise_r>:
 800ea80:	291f      	cmp	r1, #31
 800ea82:	b538      	push	{r3, r4, r5, lr}
 800ea84:	4605      	mov	r5, r0
 800ea86:	460c      	mov	r4, r1
 800ea88:	d904      	bls.n	800ea94 <_raise_r+0x14>
 800ea8a:	2316      	movs	r3, #22
 800ea8c:	6003      	str	r3, [r0, #0]
 800ea8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ea92:	bd38      	pop	{r3, r4, r5, pc}
 800ea94:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ea96:	b112      	cbz	r2, 800ea9e <_raise_r+0x1e>
 800ea98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ea9c:	b94b      	cbnz	r3, 800eab2 <_raise_r+0x32>
 800ea9e:	4628      	mov	r0, r5
 800eaa0:	f000 f830 	bl	800eb04 <_getpid_r>
 800eaa4:	4622      	mov	r2, r4
 800eaa6:	4601      	mov	r1, r0
 800eaa8:	4628      	mov	r0, r5
 800eaaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eaae:	f000 b817 	b.w	800eae0 <_kill_r>
 800eab2:	2b01      	cmp	r3, #1
 800eab4:	d00a      	beq.n	800eacc <_raise_r+0x4c>
 800eab6:	1c59      	adds	r1, r3, #1
 800eab8:	d103      	bne.n	800eac2 <_raise_r+0x42>
 800eaba:	2316      	movs	r3, #22
 800eabc:	6003      	str	r3, [r0, #0]
 800eabe:	2001      	movs	r0, #1
 800eac0:	e7e7      	b.n	800ea92 <_raise_r+0x12>
 800eac2:	2100      	movs	r1, #0
 800eac4:	4620      	mov	r0, r4
 800eac6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800eaca:	4798      	blx	r3
 800eacc:	2000      	movs	r0, #0
 800eace:	e7e0      	b.n	800ea92 <_raise_r+0x12>

0800ead0 <raise>:
 800ead0:	4b02      	ldr	r3, [pc, #8]	@ (800eadc <raise+0xc>)
 800ead2:	4601      	mov	r1, r0
 800ead4:	6818      	ldr	r0, [r3, #0]
 800ead6:	f7ff bfd3 	b.w	800ea80 <_raise_r>
 800eada:	bf00      	nop
 800eadc:	20000020 	.word	0x20000020

0800eae0 <_kill_r>:
 800eae0:	b538      	push	{r3, r4, r5, lr}
 800eae2:	2300      	movs	r3, #0
 800eae4:	4d06      	ldr	r5, [pc, #24]	@ (800eb00 <_kill_r+0x20>)
 800eae6:	4604      	mov	r4, r0
 800eae8:	4608      	mov	r0, r1
 800eaea:	4611      	mov	r1, r2
 800eaec:	602b      	str	r3, [r5, #0]
 800eaee:	f7f3 fb9c 	bl	800222a <_kill>
 800eaf2:	1c43      	adds	r3, r0, #1
 800eaf4:	d102      	bne.n	800eafc <_kill_r+0x1c>
 800eaf6:	682b      	ldr	r3, [r5, #0]
 800eaf8:	b103      	cbz	r3, 800eafc <_kill_r+0x1c>
 800eafa:	6023      	str	r3, [r4, #0]
 800eafc:	bd38      	pop	{r3, r4, r5, pc}
 800eafe:	bf00      	nop
 800eb00:	200004d4 	.word	0x200004d4

0800eb04 <_getpid_r>:
 800eb04:	f7f3 bb89 	b.w	800221a <_getpid>

0800eb08 <__swhatbuf_r>:
 800eb08:	b570      	push	{r4, r5, r6, lr}
 800eb0a:	460c      	mov	r4, r1
 800eb0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb10:	b096      	sub	sp, #88	@ 0x58
 800eb12:	4615      	mov	r5, r2
 800eb14:	2900      	cmp	r1, #0
 800eb16:	461e      	mov	r6, r3
 800eb18:	da0c      	bge.n	800eb34 <__swhatbuf_r+0x2c>
 800eb1a:	89a3      	ldrh	r3, [r4, #12]
 800eb1c:	2100      	movs	r1, #0
 800eb1e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800eb22:	bf14      	ite	ne
 800eb24:	2340      	movne	r3, #64	@ 0x40
 800eb26:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eb2a:	2000      	movs	r0, #0
 800eb2c:	6031      	str	r1, [r6, #0]
 800eb2e:	602b      	str	r3, [r5, #0]
 800eb30:	b016      	add	sp, #88	@ 0x58
 800eb32:	bd70      	pop	{r4, r5, r6, pc}
 800eb34:	466a      	mov	r2, sp
 800eb36:	f000 f849 	bl	800ebcc <_fstat_r>
 800eb3a:	2800      	cmp	r0, #0
 800eb3c:	dbed      	blt.n	800eb1a <__swhatbuf_r+0x12>
 800eb3e:	9901      	ldr	r1, [sp, #4]
 800eb40:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eb44:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eb48:	4259      	negs	r1, r3
 800eb4a:	4159      	adcs	r1, r3
 800eb4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eb50:	e7eb      	b.n	800eb2a <__swhatbuf_r+0x22>

0800eb52 <__smakebuf_r>:
 800eb52:	898b      	ldrh	r3, [r1, #12]
 800eb54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb56:	079d      	lsls	r5, r3, #30
 800eb58:	4606      	mov	r6, r0
 800eb5a:	460c      	mov	r4, r1
 800eb5c:	d507      	bpl.n	800eb6e <__smakebuf_r+0x1c>
 800eb5e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eb62:	6023      	str	r3, [r4, #0]
 800eb64:	6123      	str	r3, [r4, #16]
 800eb66:	2301      	movs	r3, #1
 800eb68:	6163      	str	r3, [r4, #20]
 800eb6a:	b003      	add	sp, #12
 800eb6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb6e:	ab01      	add	r3, sp, #4
 800eb70:	466a      	mov	r2, sp
 800eb72:	f7ff ffc9 	bl	800eb08 <__swhatbuf_r>
 800eb76:	9f00      	ldr	r7, [sp, #0]
 800eb78:	4605      	mov	r5, r0
 800eb7a:	4630      	mov	r0, r6
 800eb7c:	4639      	mov	r1, r7
 800eb7e:	f7fb fcb5 	bl	800a4ec <_malloc_r>
 800eb82:	b948      	cbnz	r0, 800eb98 <__smakebuf_r+0x46>
 800eb84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb88:	059a      	lsls	r2, r3, #22
 800eb8a:	d4ee      	bmi.n	800eb6a <__smakebuf_r+0x18>
 800eb8c:	f023 0303 	bic.w	r3, r3, #3
 800eb90:	f043 0302 	orr.w	r3, r3, #2
 800eb94:	81a3      	strh	r3, [r4, #12]
 800eb96:	e7e2      	b.n	800eb5e <__smakebuf_r+0xc>
 800eb98:	89a3      	ldrh	r3, [r4, #12]
 800eb9a:	6020      	str	r0, [r4, #0]
 800eb9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eba0:	81a3      	strh	r3, [r4, #12]
 800eba2:	9b01      	ldr	r3, [sp, #4]
 800eba4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eba8:	b15b      	cbz	r3, 800ebc2 <__smakebuf_r+0x70>
 800ebaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebae:	4630      	mov	r0, r6
 800ebb0:	f000 f81e 	bl	800ebf0 <_isatty_r>
 800ebb4:	b128      	cbz	r0, 800ebc2 <__smakebuf_r+0x70>
 800ebb6:	89a3      	ldrh	r3, [r4, #12]
 800ebb8:	f023 0303 	bic.w	r3, r3, #3
 800ebbc:	f043 0301 	orr.w	r3, r3, #1
 800ebc0:	81a3      	strh	r3, [r4, #12]
 800ebc2:	89a3      	ldrh	r3, [r4, #12]
 800ebc4:	431d      	orrs	r5, r3
 800ebc6:	81a5      	strh	r5, [r4, #12]
 800ebc8:	e7cf      	b.n	800eb6a <__smakebuf_r+0x18>
	...

0800ebcc <_fstat_r>:
 800ebcc:	b538      	push	{r3, r4, r5, lr}
 800ebce:	2300      	movs	r3, #0
 800ebd0:	4d06      	ldr	r5, [pc, #24]	@ (800ebec <_fstat_r+0x20>)
 800ebd2:	4604      	mov	r4, r0
 800ebd4:	4608      	mov	r0, r1
 800ebd6:	4611      	mov	r1, r2
 800ebd8:	602b      	str	r3, [r5, #0]
 800ebda:	f7f3 fb86 	bl	80022ea <_fstat>
 800ebde:	1c43      	adds	r3, r0, #1
 800ebe0:	d102      	bne.n	800ebe8 <_fstat_r+0x1c>
 800ebe2:	682b      	ldr	r3, [r5, #0]
 800ebe4:	b103      	cbz	r3, 800ebe8 <_fstat_r+0x1c>
 800ebe6:	6023      	str	r3, [r4, #0]
 800ebe8:	bd38      	pop	{r3, r4, r5, pc}
 800ebea:	bf00      	nop
 800ebec:	200004d4 	.word	0x200004d4

0800ebf0 <_isatty_r>:
 800ebf0:	b538      	push	{r3, r4, r5, lr}
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	4d05      	ldr	r5, [pc, #20]	@ (800ec0c <_isatty_r+0x1c>)
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	4608      	mov	r0, r1
 800ebfa:	602b      	str	r3, [r5, #0]
 800ebfc:	f7f3 fb85 	bl	800230a <_isatty>
 800ec00:	1c43      	adds	r3, r0, #1
 800ec02:	d102      	bne.n	800ec0a <_isatty_r+0x1a>
 800ec04:	682b      	ldr	r3, [r5, #0]
 800ec06:	b103      	cbz	r3, 800ec0a <_isatty_r+0x1a>
 800ec08:	6023      	str	r3, [r4, #0]
 800ec0a:	bd38      	pop	{r3, r4, r5, pc}
 800ec0c:	200004d4 	.word	0x200004d4

0800ec10 <sqrtf>:
 800ec10:	b508      	push	{r3, lr}
 800ec12:	ed2d 8b02 	vpush	{d8}
 800ec16:	eeb0 8a40 	vmov.f32	s16, s0
 800ec1a:	f000 f817 	bl	800ec4c <__ieee754_sqrtf>
 800ec1e:	eeb4 8a48 	vcmp.f32	s16, s16
 800ec22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec26:	d60c      	bvs.n	800ec42 <sqrtf+0x32>
 800ec28:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800ec48 <sqrtf+0x38>
 800ec2c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ec30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec34:	d505      	bpl.n	800ec42 <sqrtf+0x32>
 800ec36:	f7fc fd39 	bl	800b6ac <__errno>
 800ec3a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ec3e:	2321      	movs	r3, #33	@ 0x21
 800ec40:	6003      	str	r3, [r0, #0]
 800ec42:	ecbd 8b02 	vpop	{d8}
 800ec46:	bd08      	pop	{r3, pc}
 800ec48:	00000000 	.word	0x00000000

0800ec4c <__ieee754_sqrtf>:
 800ec4c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ec50:	4770      	bx	lr
	...

0800ec54 <_init>:
 800ec54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec56:	bf00      	nop
 800ec58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec5a:	bc08      	pop	{r3}
 800ec5c:	469e      	mov	lr, r3
 800ec5e:	4770      	bx	lr

0800ec60 <_fini>:
 800ec60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec62:	bf00      	nop
 800ec64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec66:	bc08      	pop	{r3}
 800ec68:	469e      	mov	lr, r3
 800ec6a:	4770      	bx	lr
