

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i4_l_j3'
================================================================
* Date:           Tue Sep  5 09:22:17 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      169|  1.690 us|  1.690 us|  169|  169|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i4_l_j3  |      167|      167|        25|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    698|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    100|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     734|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     734|    998|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U1453  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U1454  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U1455  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U1456  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U1457  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0| 100|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln139_1_fu_444_p2     |         +|   0|  0|   15|           8|           1|
    |add_ln139_fu_456_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln140_fu_512_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln142_fu_582_p2       |         +|   0|  0|    7|           4|           4|
    |add_ln146_fu_573_p2       |         +|   0|  0|    7|           6|           6|
    |add_ln616_fu_748_p2       |         +|   0|  0|   12|          12|           6|
    |F2_fu_736_p2              |         -|   0|  0|   12|          11|          12|
    |man_V_1_fu_723_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln142_fu_551_p2       |         -|   0|  0|    7|           4|           4|
    |sub_ln146_fu_564_p2       |         -|   0|  0|    7|           6|           6|
    |sub_ln616_fu_754_p2       |         -|   0|  0|   12|           5|          12|
    |and_ln616_fu_789_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln617_fu_830_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln621_fu_845_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln139_fu_438_p2      |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln140_fu_462_p2      |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln606_fu_703_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln616_fu_742_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln617_fu_768_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln620_fu_798_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln638_fu_803_p2      |      icmp|   0|  0|   12|          12|           5|
    |or_ln617_fu_778_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_2_fu_729_p3         |    select|   0|  0|   54|           1|          54|
    |select_ln139_1_fu_476_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln139_fu_468_p3    |    select|   0|  0|    4|           1|           1|
    |select_ln616_fu_880_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln617_fu_835_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln620_fu_873_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln623_fu_865_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln638_fu_817_p3    |    select|   0|  0|   24|           1|          24|
    |sh_amt_fu_760_p3          |    select|   0|  0|   12|           1|          12|
    |v65_V_fu_886_p3           |    select|   0|  0|   24|           1|           1|
    |shl_ln639_fu_812_p2       |       shl|   0|  0|   67|          24|          24|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_fu_825_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_fu_783_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  698|         282|         398|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i4_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j3_load                |   9|          2|    4|          8|
    |i4_fu_132                               |   9|          2|    4|          8|
    |indvar_flatten10_fu_136                 |   9|          2|    8|         16|
    |j3_fu_128                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln146_reg_965                  |   6|   0|    6|          0|
    |and_ln616_reg_1111                 |   1|   0|    1|          0|
    |and_ln616_reg_1111_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |exp_tmp_reg_1071                   |  11|   0|   11|          0|
    |i4_fu_132                          |   4|   0|    4|          0|
    |icmp_ln606_reg_1081                |   1|   0|    1|          0|
    |icmp_ln617_reg_1100                |   1|   0|    1|          0|
    |icmp_ln620_reg_1121                |   1|   0|    1|          0|
    |indvar_flatten10_fu_136            |   8|   0|    8|          0|
    |inp_sumRow_load_reg_1050           |  32|   0|   32|          0|
    |j3_fu_128                          |   4|   0|    4|          0|
    |lshr_ln1_reg_955                   |   2|   0|    2|          0|
    |man_V_2_reg_1088                   |  54|   0|   54|          0|
    |man_V_2_reg_1088_pp0_iter22_reg    |  54|   0|   54|          0|
    |p_Result_s_reg_1066                |   1|   0|    1|          0|
    |p_cast21_mid2_v_reg_940            |   2|   0|    2|          0|
    |select_ln139_1_reg_930             |   4|   0|    4|          0|
    |select_ln139_reg_925               |   4|   0|    4|          0|
    |select_ln617_reg_1126              |  24|   0|   24|          0|
    |sext_ln616_reg_1116                |  32|   0|   32|          0|
    |sh_amt_reg_1093                    |  12|   0|   12|          0|
    |trunc_ln139_reg_935                |   2|   0|    2|          0|
    |trunc_ln140_reg_947                |   2|   0|    2|          0|
    |trunc_ln140_reg_947_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln600_reg_1076               |  52|   0|   52|          0|
    |trunc_ln618_reg_1105               |  24|   0|   24|          0|
    |v62_reg_1055                       |  32|   0|   32|          0|
    |v64_reg_1060                       |  32|   0|   32|          0|
    |v65_V_reg_1131                     |  24|   0|   24|          0|
    |add_ln146_reg_965                  |  64|  32|    6|          0|
    |icmp_ln606_reg_1081                |  64|  32|    1|          0|
    |trunc_ln139_reg_935                |  64|  32|    2|          0|
    |v64_reg_1060                       |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 734| 128|  519|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2405_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2405_p_din1   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2405_p_dout0  |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2405_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2409_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2409_p_dout0  |   in|   64|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2409_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|inp_sumRow_address0  |  out|    4|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_ce0       |  out|    1|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_q0        |   in|   32|   ap_memory|                                inp_sumRow|         array|
|v101_V_address0      |  out|    6|   ap_memory|                                    v101_V|         array|
|v101_V_ce0           |  out|    1|   ap_memory|                                    v101_V|         array|
|v101_V_we0           |  out|    1|   ap_memory|                                    v101_V|         array|
|v101_V_d0            |  out|   24|   ap_memory|                                    v101_V|         array|
|v101_V_1_address0    |  out|    6|   ap_memory|                                  v101_V_1|         array|
|v101_V_1_ce0         |  out|    1|   ap_memory|                                  v101_V_1|         array|
|v101_V_1_we0         |  out|    1|   ap_memory|                                  v101_V_1|         array|
|v101_V_1_d0          |  out|   24|   ap_memory|                                  v101_V_1|         array|
|v101_V_2_address0    |  out|    6|   ap_memory|                                  v101_V_2|         array|
|v101_V_2_ce0         |  out|    1|   ap_memory|                                  v101_V_2|         array|
|v101_V_2_we0         |  out|    1|   ap_memory|                                  v101_V_2|         array|
|v101_V_2_d0          |  out|   24|   ap_memory|                                  v101_V_2|         array|
|v101_V_3_address0    |  out|    6|   ap_memory|                                  v101_V_3|         array|
|v101_V_3_ce0         |  out|    1|   ap_memory|                                  v101_V_3|         array|
|v101_V_3_we0         |  out|    1|   ap_memory|                                  v101_V_3|         array|
|v101_V_3_d0          |  out|   24|   ap_memory|                                  v101_V_3|         array|
|v100_address0        |  out|    4|   ap_memory|                                      v100|         array|
|v100_ce0             |  out|    1|   ap_memory|                                      v100|         array|
|v100_q0              |   in|   32|   ap_memory|                                      v100|         array|
|v100_1_address0      |  out|    4|   ap_memory|                                    v100_1|         array|
|v100_1_ce0           |  out|    1|   ap_memory|                                    v100_1|         array|
|v100_1_q0            |   in|   32|   ap_memory|                                    v100_1|         array|
|v100_2_address0      |  out|    4|   ap_memory|                                    v100_2|         array|
|v100_2_ce0           |  out|    1|   ap_memory|                                    v100_2|         array|
|v100_2_q0            |   in|   32|   ap_memory|                                    v100_2|         array|
|v100_3_address0      |  out|    4|   ap_memory|                                    v100_3|         array|
|v100_3_ce0           |  out|    1|   ap_memory|                                    v100_3|         array|
|v100_3_q0            |   in|   32|   ap_memory|                                    v100_3|         array|
|v100_4_address0      |  out|    4|   ap_memory|                                    v100_4|         array|
|v100_4_ce0           |  out|    1|   ap_memory|                                    v100_4|         array|
|v100_4_q0            |   in|   32|   ap_memory|                                    v100_4|         array|
|v100_5_address0      |  out|    4|   ap_memory|                                    v100_5|         array|
|v100_5_ce0           |  out|    1|   ap_memory|                                    v100_5|         array|
|v100_5_q0            |   in|   32|   ap_memory|                                    v100_5|         array|
|v100_6_address0      |  out|    4|   ap_memory|                                    v100_6|         array|
|v100_6_ce0           |  out|    1|   ap_memory|                                    v100_6|         array|
|v100_6_q0            |   in|   32|   ap_memory|                                    v100_6|         array|
|v100_7_address0      |  out|    4|   ap_memory|                                    v100_7|         array|
|v100_7_ce0           |  out|    1|   ap_memory|                                    v100_7|         array|
|v100_7_q0            |   in|   32|   ap_memory|                                    v100_7|         array|
|v100_8_address0      |  out|    4|   ap_memory|                                    v100_8|         array|
|v100_8_ce0           |  out|    1|   ap_memory|                                    v100_8|         array|
|v100_8_q0            |   in|   32|   ap_memory|                                    v100_8|         array|
|v100_9_address0      |  out|    4|   ap_memory|                                    v100_9|         array|
|v100_9_ce0           |  out|    1|   ap_memory|                                    v100_9|         array|
|v100_9_q0            |   in|   32|   ap_memory|                                    v100_9|         array|
|v100_10_address0     |  out|    4|   ap_memory|                                   v100_10|         array|
|v100_10_ce0          |  out|    1|   ap_memory|                                   v100_10|         array|
|v100_10_q0           |   in|   32|   ap_memory|                                   v100_10|         array|
|v100_11_address0     |  out|    4|   ap_memory|                                   v100_11|         array|
|v100_11_ce0          |  out|    1|   ap_memory|                                   v100_11|         array|
|v100_11_q0           |   in|   32|   ap_memory|                                   v100_11|         array|
|v100_12_address0     |  out|    4|   ap_memory|                                   v100_12|         array|
|v100_12_ce0          |  out|    1|   ap_memory|                                   v100_12|         array|
|v100_12_q0           |   in|   32|   ap_memory|                                   v100_12|         array|
|v100_13_address0     |  out|    4|   ap_memory|                                   v100_13|         array|
|v100_13_ce0          |  out|    1|   ap_memory|                                   v100_13|         array|
|v100_13_q0           |   in|   32|   ap_memory|                                   v100_13|         array|
|v100_14_address0     |  out|    4|   ap_memory|                                   v100_14|         array|
|v100_14_ce0          |  out|    1|   ap_memory|                                   v100_14|         array|
|v100_14_q0           |   in|   32|   ap_memory|                                   v100_14|         array|
|v100_15_address0     |  out|    4|   ap_memory|                                   v100_15|         array|
|v100_15_ce0          |  out|    1|   ap_memory|                                   v100_15|         array|
|v100_15_q0           |   in|   32|   ap_memory|                                   v100_15|         array|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

