// Seed: 1803808321
module module_0 (
    id_1,
    id_2,
    id_3,
    access,
    id_4,
    id_5,
    id_6,
    module_0,
    id_7
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  tri1 id_6;
  id_7();
  wire id_8;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_1,
      id_5,
      id_6,
      id_6,
      id_8
  );
endmodule
