LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY D_FF_test IS
END D_FF_test;
ARCHITECTURE behavior OF D_FF_test IS 
COMPONENT D_FF
    PORT(
         D : IN  std_logic;
         CLK : IN  std_logic;
         RESET : IN  std_logic;
         Q : OUT  std_logic
        );
    END COMPONENT;
  --Inputs
   signal D : std_logic := '0';
   signal CLK : std_logic := '0';
   signal RESET : std_logic := '0';

  --Outputs
   signal Q : std_logic;

   -- Clock period definitions
constant CLK_period:time:= 10 ns;
constant D_period:time := 22 ns;
constant RESET_period : time := 43 ns;
 BEGIN
-- Instantiate the Unit Under Test (UUT)
   uut: D_FF PORT MAP (
          D => D,
          CLK => CLK,
          RESET => RESET,
          Q => Q
        );
   --Clock process definitions
CLK_process :process
begin
CLK <= '0';
wait for CLK_period/2;
CLK <= '1';
wait for CLK_period/2;
end process;
 --D process definitions
D_process :process
begin
D <= '0';
wait for D_period/2;
D <= '1';
wait for D_period/2;
end process;
--RESET process definitions
RESET_process : process
begin
RESET <= '0';
wait for RESET_period/2;
RESET <= '1';
wait for RESET_period/2;
end process;
END;
