{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653057099923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653057099923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 16:31:38 2022 " "Processing started: Fri May 20 16:31:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653057099923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057099923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057099923 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1653057100289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "ShiftRows.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/ShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 3 3 " "Found 3 design units, including 3 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106885 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplytwo " "Found entity 2: multiplytwo" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106885 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplythree " "Found entity 3: multiplythree" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invmixcolumns.v 5 5 " "Found 5 design units, including 5 entities, in source file invmixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106887 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplynine " "Found entity 2: multiplynine" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106887 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplyeleven " "Found entity 3: multiplyeleven" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106887 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplythirteen " "Found entity 4: multiplythirteen" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106887 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplyfourteen " "Found entity 5: multiplyfourteen" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverseshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file inverseshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 InverseShiftRows " "Found entity 1: InverseShiftRows" {  } { { "InverseShiftRows.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InverseShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 3 3 " "Found 3 design units, including 3 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes_state " "Found entity 1: subBytes_state" {  } { { "subBytes.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106889 ""} { "Info" "ISGN_ENTITY_NAME" "2 subBytes " "Found entity 2: subBytes" {  } { { "subBytes.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106889 ""} { "Info" "ISGN_ENTITY_NAME" "3 s_box " "Found entity 3: s_box" {  } { { "subBytes.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes_inv.v 2 2 " "Found 2 design units, including 2 entities, in source file subbytes_inv.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes_inv " "Found entity 1: subBytes_inv" {  } { { "subBytes_inv.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106890 ""} { "Info" "ISGN_ENTITY_NAME" "2 s_box_inv " "Found entity 2: s_box_inv" {  } { { "subBytes_inv.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106890 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyExpansion.v(14) " "Verilog HDL information at KeyExpansion.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "KeyExpansion.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653057106891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "KeyExpansion.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotword.v 2 2 " "Found 2 design units, including 2 entities, in source file rotword.v" { { "Info" "ISGN_ENTITY_NAME" "1 RotWord " "Found entity 1: RotWord" {  } { { "RotWord.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/RotWord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106892 ""} { "Info" "ISGN_ENTITY_NAME" "2 rcon " "Found entity 2: rcon" {  } { { "RotWord.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/RotWord.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106892 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Test_bench.v(40) " "Verilog HDL Expression warning at Test_bench.v(40): truncated literal to match 32 bits" {  } { { "Test_bench.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653057106893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 3 3 " "Found 3 design units, including 3 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_bench " "Found entity 1: Test_bench" {  } { { "Test_bench.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106893 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_bench_cipher " "Found entity 2: Test_bench_cipher" {  } { { "Test_bench.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106893 ""} { "Info" "ISGN_ENTITY_NAME" "3 Test_bench_key " "Found entity 3: Test_bench_key" {  } { { "Test_bench.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/AddRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cipher.v(18) " "Verilog HDL information at cipher.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653057106895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cipher.v 1 1 " "Found 1 design units, including 1 entities, in source file cipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 cipher " "Found entity 1: cipher" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocktostate.v 1 1 " "Found 1 design units, including 1 entities, in source file blocktostate.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockTostate " "Found entity 1: BlockTostate" {  } { { "BlockTostate.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/BlockTostate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Inv_cipher.v(18) " "Verilog HDL information at Inv_cipher.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653057106896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_cipher.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_cipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inv_cipher " "Found entity 1: Inv_cipher" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106896 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final Wrapper.v(7) " "Verilog HDL Declaration warning at Wrapper.v(7): \"final\" is SystemVerilog-2005 keyword" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1653057106897 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Wrapper.v(20) " "Verilog HDL Expression warning at Wrapper.v(20): truncated literal to match 32 bits" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653057106897 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Wrapper.v(21) " "Verilog HDL Expression warning at Wrapper.v(21): truncated literal to match 32 bits" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653057106897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653057106897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057106897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter cipher.v(17) " "Verilog HDL Implicit Net warning at cipher.v(17): created implicit net for \"counter\"" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057106897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter Inv_cipher.v(15) " "Verilog HDL Implicit Net warning at Inv_cipher.v(15): created implicit net for \"counter\"" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057106897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wrapper " "Elaborating entity \"Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653057106928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Wrapper.v(24) " "Verilog HDL assignment warning at Wrapper.v(24): truncated value with size 32 to match size of target (4)" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653057106931 "|Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cipher cipher:encrypt " "Elaborating entity \"cipher\" for hierarchy \"cipher:encrypt\"" {  } { { "Wrapper.v" "encrypt" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057106955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter cipher.v(17) " "Verilog HDL or VHDL warning at cipher.v(17): object \"counter\" assigned a value but never read" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653057107030 "|Wrapper|cipher:encrypt"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cipher.v(14) " "Verilog HDL warning at cipher.v(14): ignoring unsupported system task" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1653057107030 "|Wrapper|cipher:encrypt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cipher.v(17) " "Verilog HDL assignment warning at cipher.v(17): truncated value with size 32 to match size of target (1)" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653057107030 "|Wrapper|cipher:encrypt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion cipher:encrypt\|KeyExpansion:keys " "Elaborating entity \"KeyExpansion\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\"" {  } { { "cipher.v" "keys" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RotWord cipher:encrypt\|KeyExpansion:keys\|RotWord:rotateFunc " "Elaborating entity \"RotWord\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\|RotWord:rotateFunc\"" {  } { { "KeyExpansion.v" "rotateFunc" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc " "Elaborating entity \"subBytes\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\"" {  } { { "KeyExpansion.v" "subFunc" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox " "Elaborating entity \"s_box\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\"" {  } { { "subBytes.v" "subBytes\[31\].sbox" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcon cipher:encrypt\|KeyExpansion:keys\|rcon:rconFunc " "Elaborating entity \"rcon\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\|rcon:rconFunc\"" {  } { { "KeyExpansion.v" "rconFunc" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes_state cipher:encrypt\|subBytes_state:subbing " "Elaborating entity \"subBytes_state\" for hierarchy \"cipher:encrypt\|subBytes_state:subbing\"" {  } { { "cipher.v" "subbing" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows cipher:encrypt\|ShiftRows:shifting " "Elaborating entity \"ShiftRows\" for hierarchy \"cipher:encrypt\|ShiftRows:shifting\"" {  } { { "cipher.v" "shifting" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockTostate cipher:encrypt\|ShiftRows:shifting\|BlockTostate:obj " "Elaborating entity \"BlockTostate\" for hierarchy \"cipher:encrypt\|ShiftRows:shifting\|BlockTostate:obj\"" {  } { { "ShiftRows.v" "obj" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/ShiftRows.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns cipher:encrypt\|MixColumns:mixing " "Elaborating entity \"MixColumns\" for hierarchy \"cipher:encrypt\|MixColumns:mixing\"" {  } { { "cipher.v" "mixing" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplytwo cipher:encrypt\|MixColumns:mixing\|multiplytwo:obj1 " "Elaborating entity \"multiplytwo\" for hierarchy \"cipher:encrypt\|MixColumns:mixing\|multiplytwo:obj1\"" {  } { { "MixColumns.v" "obj1" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107109 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MixColumns.v(93) " "Verilog HDL Always Construct warning at MixColumns.v(93): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp MixColumns.v(93) " "Verilog HDL Always Construct warning at MixColumns.v(93): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MixColumns.v(97) " "Inferred latch for \"out\[0\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MixColumns.v(97) " "Inferred latch for \"out\[1\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MixColumns.v(97) " "Inferred latch for \"out\[2\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MixColumns.v(97) " "Inferred latch for \"out\[3\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MixColumns.v(97) " "Inferred latch for \"out\[4\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MixColumns.v(97) " "Inferred latch for \"out\[5\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MixColumns.v(97) " "Inferred latch for \"out\[6\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MixColumns.v(97) " "Inferred latch for \"out\[7\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107110 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplythree cipher:encrypt\|MixColumns:mixing\|multiplythree:obj2 " "Elaborating entity \"multiplythree\" for hierarchy \"cipher:encrypt\|MixColumns:mixing\|multiplythree:obj2\"" {  } { { "MixColumns.v" "obj2" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MixColumns.v(123) " "Verilog HDL Always Construct warning at MixColumns.v(123): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp MixColumns.v(123) " "Verilog HDL Always Construct warning at MixColumns.v(123): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MixColumns.v(127) " "Inferred latch for \"out\[0\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MixColumns.v(127) " "Inferred latch for \"out\[1\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MixColumns.v(127) " "Inferred latch for \"out\[2\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MixColumns.v(127) " "Inferred latch for \"out\[3\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MixColumns.v(127) " "Inferred latch for \"out\[4\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MixColumns.v(127) " "Inferred latch for \"out\[5\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MixColumns.v(127) " "Inferred latch for \"out\[6\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MixColumns.v(127) " "Inferred latch for \"out\[7\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057107111 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey cipher:encrypt\|AddRoundKey:rounding " "Elaborating entity \"AddRoundKey\" for hierarchy \"cipher:encrypt\|AddRoundKey:rounding\"" {  } { { "cipher.v" "rounding" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv_cipher Inv_cipher:decrypt " "Elaborating entity \"Inv_cipher\" for hierarchy \"Inv_cipher:decrypt\"" {  } { { "Wrapper.v" "decrypt" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter Inv_cipher.v(15) " "Verilog HDL or VHDL warning at Inv_cipher.v(15): object \"counter\" assigned a value but never read" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653057107191 "|Wrapper|Inv_cipher:decrypt"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Inv_cipher.v(13) " "Verilog HDL warning at Inv_cipher.v(13): ignoring unsupported system task" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 13 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1653057107191 "|Wrapper|Inv_cipher:decrypt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Inv_cipher.v(15) " "Verilog HDL assignment warning at Inv_cipher.v(15): truncated value with size 32 to match size of target (1)" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653057107191 "|Wrapper|Inv_cipher:decrypt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InverseShiftRows Inv_cipher:decrypt\|InverseShiftRows:shifting " "Elaborating entity \"InverseShiftRows\" for hierarchy \"Inv_cipher:decrypt\|InverseShiftRows:shifting\"" {  } { { "Inv_cipher.v" "shifting" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes_inv Inv_cipher:decrypt\|subBytes_inv:subbing " "Elaborating entity \"subBytes_inv\" for hierarchy \"Inv_cipher:decrypt\|subBytes_inv:subbing\"" {  } { { "Inv_cipher.v" "subbing" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_inv Inv_cipher:decrypt\|subBytes_inv:subbing\|s_box_inv:subbytesinv\[127\].sboxinv " "Elaborating entity \"s_box_inv\" for hierarchy \"Inv_cipher:decrypt\|subBytes_inv:subbing\|s_box_inv:subbytesinv\[127\].sboxinv\"" {  } { { "subBytes_inv.v" "subbytesinv\[127\].sboxinv" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns Inv_cipher:decrypt\|InvMixColumns:mixing " "Elaborating entity \"InvMixColumns\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\"" {  } { { "Inv_cipher.v" "mixing" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyfourteen Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplyfourteen:obj1 " "Elaborating entity \"multiplyfourteen\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplyfourteen:obj1\"" {  } { { "InvMixColumns.v" "obj1" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyeleven Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplyeleven:obj2 " "Elaborating entity \"multiplyeleven\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplyeleven:obj2\"" {  } { { "InvMixColumns.v" "obj2" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplythirteen Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplythirteen:obj3 " "Elaborating entity \"multiplythirteen\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplythirteen:obj3\"" {  } { { "InvMixColumns.v" "obj3" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplynine Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplynine:obj4 " "Elaborating entity \"multiplynine\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplynine:obj4\"" {  } { { "InvMixColumns.v" "obj4" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057107709 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 rconFunc 32 4 " "Port \"ordered port 0\" on the entity instantiation of \"rconFunc\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "KeyExpansion.v" "rconFunc" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1653057108570 "|Wrapper|cipher:encrypt|KeyExpansion:keys|rcon:rconFunc"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[7\].sbox\|Ram0 " "RAM logic \"Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[7\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653057110904 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[15\].sbox\|Ram0 " "RAM logic \"Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[15\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653057110904 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[23\].sbox\|Ram0 " "RAM logic \"Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[23\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653057110904 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\|Ram0 " "RAM logic \"Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653057110904 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[7\].sbox\|Ram0 " "RAM logic \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[7\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653057110904 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[15\].sbox\|Ram0 " "RAM logic \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[15\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653057110904 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[23\].sbox\|Ram0 " "RAM logic \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[23\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653057110904 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\|Ram0 " "RAM logic \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653057110904 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653057110904 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653057119793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653057125646 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "128 " "128 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653057140457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CUFE/2nd term/Advanced logic design/Logic Project/output_files/AES.map.smsg " "Generated suppressed messages file E:/CUFE/2nd term/Advanced logic design/Logic Project/output_files/AES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057140706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653057141094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653057141094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10769 " "Implemented 10769 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653057141678 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653057141678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10766 " "Implemented 10766 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653057141678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653057141678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5106 " "Peak virtual memory: 5106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653057141709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 16:32:21 2022 " "Processing ended: Fri May 20 16:32:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653057141709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653057141709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653057141709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653057141709 ""}
