@inproceedings{baiBOOMExplorerRISCVBOOM2021,
  title = {{{BOOM-Explorer}}: {{RISC-V BOOM Microarchitecture Design Space Exploration Framework}}},
  shorttitle = {{{BOOM-Explorer}}},
  booktitle = {2021 {{IEEE}}/{{ACM International Conference On Computer Aided Design}} ({{ICCAD}})},
  author = {Bai, Chen and Sun, Qi and Zhai, Jianwang and Ma, Yuzhe and Yu, Bei and Wong, Martin D.F.},
  date = {2021-11},
  pages = {1--9},
  issn = {1558-2434},
  doi = {10.1109/ICCAD51958.2021.9643455},
  url = {https://ieeexplore.ieee.org/document/9643455},
  urldate = {2025-05-26},
  abstract = {The microarchitecture design of a processor has been increasingly difficult due to the large design space and time-consuming verification flow. Previously, researchers rely on prior knowledge and cycle-accurate simulators to analyze the performance of different microarchitecture designs but lack sufficient discussions on methodologies to strike a good balance between power and performance. This work proposes an automatic framework to explore microarchitecture designs of the RISC-V Berkeley Out-of-Order Machine (BOOM), termed as BOOM-Explorer, achieving a good trade-off on power and performance. Firstly, the framework utilizes an advanced microarchitecture-aware active learning (MicroAL) algorithm to generate a diverse and representative initial design set. Secondly, a Gaussian process model with deep kernel learning functions (DKL-GP) is built to characterize the design space. Thirdly, correlated multi-objective Bayesian optimization is leveraged to explore Pareto-optimal designs. Experimental results show that BOOM-Explorer can search for designs that dominate previous arts and designs developed by senior engineers in terms of power and performance within a much shorter time.},
  eventtitle = {2021 {{IEEE}}/{{ACM International Conference On Computer Aided Design}} ({{ICCAD}})},
  langid = {american},
  keywords = {Art,Bayes methods,Design automation,Gaussian processes,Microarchitecture,Out of order,Space exploration},
  file = {/home/yakkhini/Documents/Zotero/storage/HI34BGF2/Bai et al. - 2021 - BOOM-Explorer RISC-V BOOM Microarchitecture Design Space Exploration Framework.pdf}
}

@article{DiJianWangJiQiXueXiFuZhuWeiJiaGouGongHaoJianMoHeSheJiKongJianTanSuoZongShu2024,
  title = {机器学习辅助微架构功耗建模和设计空间探索综述},
  author = {{翟建旺} and {凌梓超} and {白晨} and {赵康} and {余备}},
  date = {2024},
  journaltitle = {计算机研究与发展},
  volume = {61},
  number = {6},
  pages = {1351--1369},
  issn = {1000-1239},
  url = {https://kns.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFQ&dbname=CJFDLAST2024&filename=JFYZ202406001},
  urldate = {2025-05-26},
  abstract = {微架构设计是处理器开发的关键阶段，处在整个设计流程的上游，直接影响性能、功耗、成本等核心设计指标.在过去的数十年中，新的微架构设计方案，结合半导体制造工艺的进步，使得新一代处理器能够实现更高的性能和更低的功耗、成本.然而，随着集成电路发展至“后摩尔时代”，半导体工艺演进所带来的红利愈发有限，功耗问题已成为高能效处理器设计的主要挑战.与此同时，现代处理器的架构愈发复杂、设计空间愈发庞大，设计人员期望进行快速精确的指标权衡以获得更理想的微架构设计.此外，现有的层层分解的设计流程极为漫长耗时，已经难以实现全局能效最优.因此，如何在微架构设计阶段进行精确高效的前瞻性功耗估计和探索优化成为关键问题.为了应对这些挑战，机器学习技术被引入到微架构设计流程中，为处理器的微架构建模和优化提供了高质量方案.首先介绍了处理器的主要设计流程、微架构设计及其面临的挑战，然后阐述了机器学习辅助集成电路设计，重点在于使用机器学习技术辅助微架构功耗建模和设计空间探索的研究进展，最后进行总结展望.},
  langid = {chinese},
  keywords = {功耗建模,处理器设计自动化,微架构设计,机器学习,设计空间探索},
  annotation = {foundation: 国家重点研发计划项目（2022YFB2901100）； 香港特别行政区研究资助局（CUHK14210723）； 北京市自然科学基金项目（4244107）\textasciitilde\textasciitilde ；\\
download: 282\\
CLC: TP332;TP181\\
dbcode: CJFQ\\
dbname: CJFDLAST2024\\
filename: JFYZ202406001},
  file = {/home/yakkhini/Documents/Zotero/storage/33IPLYB6/机器学习辅助微架构功耗建模和设计空间探索综述_翟建旺.pdf}
}

@online{DuoMuBiaoGuiHuaWangzf,
  title = {多目标规划 - wangzf},
  url = {https://wangzhefeng.com/note/2024/08/29/multi-objective-optimization/},
  urldate = {2025-05-26},
  abstract = {多目标优化简介 多目标优化一般形式 Pareto 最优解  向量序 非支配解 Pareto 最优解 总结   多目标优化求解方法  评价函数法  理想点法 极大极小法 线性加权法   目标规划法  偏差变量 优先等级和权重系数 目标规划单纯形法 目标规划单纯形法过程   NSGA-II 总结   多目标优化 Gurobi 实现  Gurobi 多目标优化简介 Gurobi 多目标优化 API \&hellip;},
  langid = {chinese},
  file = {/home/yakkhini/Documents/Zotero/storage/V8Z23RN3/multi-objective-optimization.html}
}

@misc{EE215AElectronicDesign2025,
  title = {{{EE215A Electronic Design Automation Spring}} 2025 {{Project}}: {{Microarchitecture Design Space Exploration}}},
  date = {2025},
  organization = {Shanghaitech},
  file = {/home/yakkhini/Documents/Zotero/storage/NREJFT2K/EDA_DSE_Project.pdf}
}

@online{IccadcontestIccadcontestplatform,
  title = {Iccad-Contest/Iccad-Contest-Platform},
  url = {https://github.com/iccad-contest/iccad-contest-platform},
  urldate = {2025-05-26},
  abstract = {Contribute to iccad-contest/iccad-contest-platform development by creating an account on GitHub.},
  langid = {english},
  organization = {GitHub},
  file = {/home/yakkhini/Documents/Zotero/storage/C9R2U99H/Problem C_README_0823.pdf;/home/yakkhini/Documents/Zotero/storage/AW3AMP7A/iccad-contest-platform.html}
}

@inproceedings{li2022ICCADCAD2022,
  title = {2022 {{ICCAD CAD Contest Problem C}}: {{Microarchitecture Design Space Exploration}}},
  shorttitle = {2022 {{ICCAD CAD Contest Problem C}}},
  booktitle = {2022 {{IEEE}}/{{ACM International Conference On Computer Aided Design}} ({{ICCAD}})},
  author = {Li, Sicheng and Bai, Chen and Wei, Xuechao and Shi, Bizhao and Chen, Yen-Kuang and Xie, Yuan},
  date = {2022-10},
  pages = {1--7},
  issn = {1558-2434},
  url = {https://ieeexplore.ieee.org/document/10069474},
  urldate = {2025-05-26},
  abstract = {It is vital to select microarchitectures to achieve good trade-offs between performance, power, and area in the chip development cycle. Combining high-level hardware description languages and optimization of electronic design automation tools empowers microarchitecture exploration at the circuit level. Due to the extremely large design space and high runtime cost to evaluate a microarchitecture, ICCAD 2022 CAD Contest Problem C calls for an effective design space exploration algorithm to solve the problem. We formulate the research topic as a contest problem and provide benchmark suites, contest benchmark platforms, etc., for all contestants to innovate and estimate their algorithms.},
  eventtitle = {2022 {{IEEE}}/{{ACM International Conference On Computer Aided Design}} ({{ICCAD}})},
  langid = {american},
  keywords = {Benchmark testing,Costs,Design automation,Design Space Exploration,Hardware,Microarchitecture,Runtime,Space exploration},
  file = {/home/yakkhini/Documents/Zotero/storage/DW4NY35G/CADContest_2022_Problem_C_20220822.pdf;/home/yakkhini/Documents/Zotero/storage/PDG5J2U4/Li et al. - 2022 - 2022 ICCAD CAD Contest Problem C Microarchitecture Design Space Exploration.pdf}
}

@inproceedings{luoKnowingSpecExplore2024,
  title = {Knowing {{The Spec}} to {{Explore The Design}} via {{Transformed Bayesian Optimization}}},
  booktitle = {Proceedings of the 61st {{ACM}}/{{IEEE Design Automation Conference}}},
  author = {Luo, Donger and Sun, Qi and Li, Xinheng and Bai, Chen and Yu, Bei and Geng, Hao},
  date = {2024-11-07},
  series = {{{DAC}} '24},
  pages = {1--6},
  publisher = {Association for Computing Machinery},
  location = {New York, NY, USA},
  doi = {10.1145/3649329.3658262},
  url = {https://dl.acm.org/doi/10.1145/3649329.3658262},
  urldate = {2025-05-26},
  abstract = {AI chip scales expediently in the large language models (LLMs) era. In contrast, the existing chip design space exploration (DSE) methods, aimed at discovering optimal yet often infeasible or un-produceable Pareto-front designs, are hindered by neglect of design specifications. In this paper, we propose a novel Spec-driven transformed Bayesian optimization framework to find expected optimal RISC-V SoC architecture designs for LLM tasks. The highlights of our framework lie in a tailored transformed Gaussian process (GP) model prioritizing specified target metrics and a customized acquisition function (EHRM) in multi-objective optimization. Extensive experiments on large-scale RISC-V SoC architecture design explorations for LLMs, such as Transformer, BERT, and GPT-1, demonstrate that our method not only can effectively find the design according to QoR values from the spec, but also outperforms 34.59\% in ADRS over state-of-the-art approach with only 66.67\% runtime overhead.},
  isbn = {979-8-4007-0601-1},
  file = {/home/yakkhini/Documents/Zotero/storage/R4QM9CEM/Luo et al. - 2024 - Knowing The Spec to Explore The Design via Transformed Bayesian Optimization.pdf}
}

@inreference{ParetoFront2025,
  title = {Pareto Front},
  booktitle = {Wikipedia},
  date = {2025-05-26T06:13:54Z},
  url = {https://en.wikipedia.org/w/index.php?title=Pareto_front&oldid=1292292483},
  urldate = {2025-05-26},
  abstract = {In multi-objective optimization, the Pareto front (also called Pareto frontier or Pareto curve) is the set of all Pareto efficient solutions. The concept is widely used in engineering.:{$\mkern1mu$}111–148{$\mkern1mu$} It allows the designer to restrict attention to the set of efficient choices, and to make tradeoffs within this set, rather than considering the full range of every parameter.:{$\mkern1mu$}63–65{$\mkern1mu$}:{$\mkern1mu$}399–412},
  langid = {english},
  annotation = {Page Version ID: 1292292483},
  file = {/home/yakkhini/Documents/Zotero/storage/7YWYSHY7/Pareto_front.html}
}

@article{WangDuoMianXiangChuLiQiWeiJiaGouSheJiKongJianTanSuoDeJiaSuFangFaZongShu2025,
  title = {面向处理器微架构设计空间探索的加速方法综述},
  author = {{王铎} and {刘景磊} and {严明玉} and {滕亦涵} and {韩登科} and {叶笑春} and {范东睿}},
  date = {2025},
  journaltitle = {计算机研究与发展},
  volume = {62},
  number = {1},
  pages = {22--57},
  issn = {1000-1239},
  url = {https://link.cnki.net/urlid/11.1777.TP.20240306.1522.007},
  urldate = {2025-05-26},
  abstract = {中央处理器是目前最重要的算力基础设施.为了最大化收益，架构师在设计处理器微架构时需要权衡性能、功耗、面积等多个目标.但处理器运行负载的指令多，单个微架构设计点的评估耗时从10 min到数十小时不等.加之微架构设计空间巨大，全设计空间暴力搜索难以实现.近些年来许多机器学习辅助的设计空间探索加速方法被提出，以减少需要探索的设计空间或加速设计点的评估，但缺少对加速方法的全面调研和系统分类的综述.对处理器微架构设计空间探索的加速方法进行系统总结及分类，包含软件设计空间的负载选择、负载指令的部分模拟、设计点选择、模拟工具、性能模型5类加速方法.对比了各加速方法内文献的异同，覆盖了从软件选择到硬件设计的完整探索流程.最后对该领域的前沿研究方向进行了总结，并放眼于未来的发展趋势.},
  langid = {chinese},
  keywords = {处理器微架构设计,性能模型,设计空间探索,负载选择,软件模拟},
  annotation = {foundation: 国家自然科学基金项目（62202451）； 中国科学院国际伙伴计划项目（171111KYSB20200002）;中国科学院稳定支持基础研究领域青年团队计划项目（YSBR-029）;中国科学院青年创新促进会项目（Y2021039）； 中科院计算所-中国移动研究院联合创新平台项目\textasciitilde\textasciitilde ；\\
download: 545\\
CLC: TP332\\
dbcode: CJFQ\\
dbname: CJFDLAST2025\\
filename: JFYZ202501003},
  file = {/home/yakkhini/Documents/Zotero/storage/AIPSVU3T/王铎 et al. - 2025 - 面向处理器微架构设计空间探索的加速方法综述.pdf}
}
