###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4385   # Number of WRITE/WRITEP commands
num_reads_done                 =       251088   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       211742   # Number of read row buffer hits
num_read_cmds                  =       251088   # Number of READ/READP commands
num_writes_done                =         4388   # Number of read requests issued
num_write_row_hits             =         3111   # Number of write row buffer hits
num_act_cmds                   =        40671   # Number of ACT commands
num_pre_cmds                   =        40647   # Number of PRE commands
num_ondemand_pres              =        24075   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8695315   # Cyles of rank active rank.0
rank_active_cycles.1           =      8253109   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1304685   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1746891   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       236897   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1618   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          388   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          302   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          369   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          548   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          959   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          299   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           44   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           46   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14006   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           34   # Write cmd latency (cycles)
write_latency[100-119]         =           73   # Write cmd latency (cycles)
write_latency[120-139]         =          109   # Write cmd latency (cycles)
write_latency[140-159]         =          126   # Write cmd latency (cycles)
write_latency[160-179]         =          139   # Write cmd latency (cycles)
write_latency[180-199]         =          125   # Write cmd latency (cycles)
write_latency[200-]            =         3760   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       120821   # Read request latency (cycles)
read_latency[40-59]            =        42552   # Read request latency (cycles)
read_latency[60-79]            =        31673   # Read request latency (cycles)
read_latency[80-99]            =        10989   # Read request latency (cycles)
read_latency[100-119]          =         8001   # Read request latency (cycles)
read_latency[120-139]          =         4955   # Read request latency (cycles)
read_latency[140-159]          =         2525   # Read request latency (cycles)
read_latency[160-179]          =         2071   # Read request latency (cycles)
read_latency[180-199]          =         1687   # Read request latency (cycles)
read_latency[200-]             =        25814   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.18899e+07   # Write energy
read_energy                    =  1.01239e+09   # Read energy
act_energy                     =  1.11276e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.26249e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.38508e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.42588e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.14994e+09   # Active standby energy rank.1
average_read_latency           =      95.7885   # Average read request latency (cycles)
average_interarrival           =      39.1403   # Average request interarrival latency (cycles)
total_energy                   =  1.38908e+10   # Total energy (pJ)
average_power                  =      1389.08   # Average power (mW)
average_bandwidth              =      2.18006   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4153   # Number of WRITE/WRITEP commands
num_reads_done                 =       260805   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       214068   # Number of read row buffer hits
num_read_cmds                  =       260805   # Number of READ/READP commands
num_writes_done                =         4159   # Number of read requests issued
num_write_row_hits             =         3084   # Number of write row buffer hits
num_act_cmds                   =        47900   # Number of ACT commands
num_pre_cmds                   =        47874   # Number of PRE commands
num_ondemand_pres              =        31268   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8417202   # Cyles of rank active rank.0
rank_active_cycles.1           =      8386102   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1582798   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1613898   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       246543   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1553   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          433   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          274   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          357   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          519   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          971   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          292   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           30   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           50   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13942   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            5   # Write cmd latency (cycles)
write_latency[80-99]           =           31   # Write cmd latency (cycles)
write_latency[100-119]         =           40   # Write cmd latency (cycles)
write_latency[120-139]         =           46   # Write cmd latency (cycles)
write_latency[140-159]         =           86   # Write cmd latency (cycles)
write_latency[160-179]         =          149   # Write cmd latency (cycles)
write_latency[180-199]         =          139   # Write cmd latency (cycles)
write_latency[200-]            =         3654   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       118634   # Read request latency (cycles)
read_latency[40-59]            =        42680   # Read request latency (cycles)
read_latency[60-79]            =        35383   # Read request latency (cycles)
read_latency[80-99]            =        12084   # Read request latency (cycles)
read_latency[100-119]          =         9494   # Read request latency (cycles)
read_latency[120-139]          =         6258   # Read request latency (cycles)
read_latency[140-159]          =         3069   # Read request latency (cycles)
read_latency[160-179]          =         2405   # Read request latency (cycles)
read_latency[180-199]          =         2045   # Read request latency (cycles)
read_latency[200-]             =        28753   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.07318e+07   # Write energy
read_energy                    =  1.05157e+09   # Read energy
act_energy                     =  1.31054e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  7.59743e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.74671e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.25233e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.23293e+09   # Active standby energy rank.1
average_read_latency           =      97.7779   # Average read request latency (cycles)
average_interarrival           =      37.7387   # Average request interarrival latency (cycles)
total_energy                   =  1.39277e+10   # Total energy (pJ)
average_power                  =      1392.77   # Average power (mW)
average_bandwidth              =      2.26103   # Average bandwidth
