Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Thu Aug 15 18:05:42 2024
| Host              : i1z running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/simulation_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (853)
6. checking no_output_delay (344)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (853)
--------------------------------
 There are 853 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (344)
---------------------------------
 There are 344 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.372        0.000                      0                27238        0.059        0.000                      0                27238        1.968        0.000                       0                  9708  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.372        0.000                      0                27238        0.059        0.000                      0                27238        1.968        0.000                       0                  9708  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.731ns (28.018%)  route 1.878ns (71.982%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9707, unset)         0.030     0.030    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=103, unplaced)       0.174     0.281    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/SRL_SIG_reg[0][16]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.334 f  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_1_1_i_1__8/O
                         net (fo=7, unplaced)         0.210     0.544    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/q1_reg[1]_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.582 r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm[8]_i_30__0/O
                         net (fo=1, unplaced)         0.233     0.815    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm[8]_i_30__0_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.955 r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_4/CO[7]
                         net (fo=1, unplaced)         0.005     0.960    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_4_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.982 r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_2/CO[7]
                         net (fo=10, unplaced)        0.149     1.131    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/icmp_ln1065_22_reg_704_reg[0]_0[0]
                         LUT4 (Prop_LUT4_I1_O)        0.070     1.201 r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_69__0/O
                         net (fo=7, unplaced)         0.210     1.411    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_69__0_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.449 r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_48__0/O
                         net (fo=1, unplaced)         0.185     1.634    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_48__0_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.672 f  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_14__8/O
                         net (fo=1, unplaced)         0.185     1.857    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_receiver_id_V_U/q0_reg[15]_1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.895 r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_receiver_id_V_U/ram_reg_0_127_0_0_i_3__11/O
                         net (fo=32, unplaced)        0.272     2.167    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_0_0/A0
                         RAMS64E (Prop_RAMS64E_ADR0_O)
                                                      0.150     2.317 r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_0_0/HIGH/O
                         net (fo=1, unplaced)         0.024     2.341    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_0_0/O1
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     2.408 r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_0_0/F7/O
                         net (fo=1, unplaced)         0.231     2.639    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q00__2[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=9707, unset)         0.021     5.021    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[0]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  2.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/event_processor_top_0_U0/event_recv_time_V_reg_155_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/cancellation_unit_input_stream_U/U_simulation_top_fifo_w129_d2_S_ram/SRL_SIG_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9707, unset)         0.013     0.013    bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/event_processor_top_0_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/event_processor_top_0_U0/event_recv_time_V_reg_155_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/event_processor_top_0_U0/event_recv_time_V_reg_155_reg[9]/Q
                         net (fo=3, unplaced)         0.048     0.099    bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/event_processor_top_0_U0/grp_process_event_fu_66/SRL_SIG_reg[0][63][9]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.117 r  bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/event_processor_top_0_U0/grp_process_event_fu_66/lpcore_output_event_stream_0_din[40]_INST_0/O[1]
                         net (fo=1, unplaced)         0.007     0.124    bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/cancellation_unit_input_stream_U/U_simulation_top_fifo_w129_d2_S_ram/lpcore_output_event_stream_0_din[41]
                         FDRE                                         r  bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/cancellation_unit_input_stream_U/U_simulation_top_fifo_w129_d2_S_ram/SRL_SIG_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9707, unset)         0.019     0.019    bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/cancellation_unit_input_stream_U/U_simulation_top_fifo_w129_d2_S_ram/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/cancellation_unit_input_stream_U/U_simulation_top_fifo_w129_d2_S_ram/SRL_SIG_reg[0][41]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.046     0.065    bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/cancellation_unit_input_stream_U/U_simulation_top_fifo_w129_d2_S_ram/SRL_SIG_reg[0][41]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMS64E/CLK  n/a            1.064         5.000       3.936                bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/cancellation_unit_buffer_event_receiver_id_V_1_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         2.500       1.968                bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/cancellation_unit_buffer_event_receiver_id_V_1_U/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         2.500       1.968                bd_0_i/hls_inst/inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/cancellation_unit_buffer_event_receiver_id_V_1_U/ram_reg_0_63_0_0/SP/CLK



