

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6'
================================================================
* Date:           Tue Jun 18 12:24:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.597 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_664_6  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     172|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       66|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       66|     226|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln664_fu_247_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln665_fu_226_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln668_fu_279_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln669_fu_274_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln670_fu_317_p2   |         +|   0|  0|  18|           9|           2|
    |add_ln671_fu_264_p2   |         +|   0|  0|  13|           6|           6|
    |p_4_fu_323_p2         |         +|   0|  0|  18|           9|           9|
    |p_5_fu_334_p2         |         +|   0|  0|  39|          32|          32|
    |icmp_ln664_fu_208_p2  |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln665_fu_306_p2  |      icmp|   0|  0|  15|           8|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 172|          97|          80|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_l       |   9|          2|    5|         10|
    |p_dhtbl_ml_4_fu_64       |   9|          2|    5|         10|
    |p_dhtbl_ml_fu_72         |   9|          2|    5|         10|
    |p_fu_68                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   49|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln669_reg_422                 |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln664_reg_408                |   1|   0|    1|          0|
    |icmp_ln665_reg_427                |   1|   0|    1|          0|
    |l_reg_402                         |   5|   0|    5|          0|
    |p_dhtbl_maxcode_addr_reg_417      |   6|   0|    7|          1|
    |p_dhtbl_ml_4_fu_64                |   5|   0|    5|          0|
    |p_dhtbl_ml_fu_72                  |   5|   0|   32|         27|
    |p_fu_68                           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  66|   0|   94|         28|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6|  return value|
|select_ln671                        |   in|    6|     ap_none|                                    select_ln671|        scalar|
|p_dhtbl_maxcode_address0            |  out|    7|   ap_memory|                                 p_dhtbl_maxcode|         array|
|p_dhtbl_maxcode_ce0                 |  out|    1|   ap_memory|                                 p_dhtbl_maxcode|         array|
|p_dhtbl_maxcode_we0                 |  out|    1|   ap_memory|                                 p_dhtbl_maxcode|         array|
|p_dhtbl_maxcode_d0                  |  out|   32|   ap_memory|                                 p_dhtbl_maxcode|         array|
|p_dhtbl_maxcode_address1            |  out|    7|   ap_memory|                                 p_dhtbl_maxcode|         array|
|p_dhtbl_maxcode_ce1                 |  out|    1|   ap_memory|                                 p_dhtbl_maxcode|         array|
|p_dhtbl_maxcode_we1                 |  out|    1|   ap_memory|                                 p_dhtbl_maxcode|         array|
|p_dhtbl_maxcode_d1                  |  out|   32|   ap_memory|                                 p_dhtbl_maxcode|         array|
|select_ln669                        |   in|    6|     ap_none|                                    select_ln669|        scalar|
|p_dhtbl_mincode_address0            |  out|    7|   ap_memory|                                 p_dhtbl_mincode|         array|
|p_dhtbl_mincode_ce0                 |  out|    1|   ap_memory|                                 p_dhtbl_mincode|         array|
|p_dhtbl_mincode_we0                 |  out|    1|   ap_memory|                                 p_dhtbl_mincode|         array|
|p_dhtbl_mincode_d0                  |  out|   11|   ap_memory|                                 p_dhtbl_mincode|         array|
|select_ln668                        |   in|    6|     ap_none|                                    select_ln668|        scalar|
|p_dhtbl_valptr_address0             |  out|    7|   ap_memory|                                  p_dhtbl_valptr|         array|
|p_dhtbl_valptr_ce0                  |  out|    1|   ap_memory|                                  p_dhtbl_valptr|         array|
|p_dhtbl_valptr_we0                  |  out|    1|   ap_memory|                                  p_dhtbl_valptr|         array|
|p_dhtbl_valptr_d0                   |  out|   11|   ap_memory|                                  p_dhtbl_valptr|         array|
|p_xhtbl_bits_offset                 |   in|   10|     ap_none|                             p_xhtbl_bits_offset|        scalar|
|huffcode_address0                   |  out|    9|   ap_memory|                                        huffcode|         array|
|huffcode_ce0                        |  out|    1|   ap_memory|                                        huffcode|         array|
|huffcode_q0                         |   in|   32|   ap_memory|                                        huffcode|         array|
|huffcode_address1                   |  out|    9|   ap_memory|                                        huffcode|         array|
|huffcode_ce1                        |  out|    1|   ap_memory|                                        huffcode|         array|
|huffcode_q1                         |   in|   32|   ap_memory|                                        huffcode|         array|
|p_dhtbl_ml_out                      |  out|   32|      ap_vld|                                  p_dhtbl_ml_out|       pointer|
|p_dhtbl_ml_out_ap_vld               |  out|    1|      ap_vld|                                  p_dhtbl_ml_out|       pointer|
|p_jinfo_dc_xhuff_tbl_bits_address0  |  out|    8|   ap_memory|                       p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_ce0       |  out|    1|   ap_memory|                       p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_q0        |   in|    8|   ap_memory|                       p_jinfo_dc_xhuff_tbl_bits|         array|
+------------------------------------+-----+-----+------------+------------------------------------------------+--------------+

