-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Crypto is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 18;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of Crypto is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Crypto_Crypto,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.802000,HLS_SYN_LAT=1101659125036,HLS_SYN_TPT=none,HLS_SYN_MEM=208,HLS_SYN_DSP=0,HLS_SYN_FF=35520,HLS_SYN_LUT=38008,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state135 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state136 : STD_LOGIC_VECTOR (146 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state137 : STD_LOGIC_VECTOR (146 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state138 : STD_LOGIC_VECTOR (146 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state139 : STD_LOGIC_VECTOR (146 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state140 : STD_LOGIC_VECTOR (146 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state141 : STD_LOGIC_VECTOR (146 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state142 : STD_LOGIC_VECTOR (146 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state143 : STD_LOGIC_VECTOR (146 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state144 : STD_LOGIC_VECTOR (146 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state145 : STD_LOGIC_VECTOR (146 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state146 : STD_LOGIC_VECTOR (146 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state147 : STD_LOGIC_VECTOR (146 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_8B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001110";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv32_1001 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000001";
    constant ap_const_lv32_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv52_1 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal DataIn_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal DataIn_ce0 : STD_LOGIC;
    signal DataIn_we0 : STD_LOGIC;
    signal DataIn_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataIn_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal RAMSel : STD_LOGIC_VECTOR (31 downto 0);
    signal RAMSel1 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTwiddleIn_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal NTTTwiddleIn_ce0 : STD_LOGIC;
    signal NTTTwiddleIn_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTwiddleIn_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal INTTTwiddleIn_ce0 : STD_LOGIC;
    signal INTTTwiddleIn_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP : STD_LOGIC_VECTOR (31 downto 0);
    signal OP_read_read_fu_300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP_read_reg_1370 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_859_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_1374 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_133_fu_877_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_133_reg_1411 : STD_LOGIC_VECTOR (1 downto 0);
    signal hf_1_reg_1444 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal trunc_ln1_reg_1449 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln223_fu_933_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln223_reg_1454 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln223_fu_937_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln223_reg_1459 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln223_1_fu_956_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln223_1_reg_1467 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal icmp_ln223_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln223_fu_960_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln223_reg_1472 : STD_LOGIC_VECTOR (63 downto 0);
    signal hf_3_reg_1490 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal trunc_ln223_4_reg_1495 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln223_2_fu_1013_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln223_2_reg_1500 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln223_1_fu_1017_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln223_1_reg_1505 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln223_3_fu_1036_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln223_3_reg_1513 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal icmp_ln223_1_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln223_1_fu_1040_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln223_1_reg_1518 : STD_LOGIC_VECTOR (63 downto 0);
    signal hf_5_reg_1529 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal trunc_ln223_8_reg_1534 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln223_5_fu_1088_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln223_5_reg_1539 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln223_2_fu_1092_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln223_2_reg_1544 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln223_6_fu_1111_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln223_6_reg_1552 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal icmp_ln223_2_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln223_2_fu_1115_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln223_2_reg_1557 : STD_LOGIC_VECTOR (63 downto 0);
    signal hf_reg_1582 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal trunc_ln_reg_1587 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln178_fu_1173_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln178_reg_1592 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln178_fu_1177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln178_reg_1597 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln178_1_fu_1196_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln178_1_reg_1605 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal icmp_ln178_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln178_fu_1200_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln178_reg_1610 : STD_LOGIC_VECTOR (63 downto 0);
    signal hf_2_reg_1628 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state115 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state115 : signal is "none";
    signal trunc_ln178_4_reg_1633 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln178_2_fu_1253_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln178_2_reg_1638 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln178_1_fu_1257_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln178_1_reg_1643 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln178_3_fu_1276_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln178_3_reg_1651 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state116 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state116 : signal is "none";
    signal icmp_ln178_1_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln178_1_fu_1280_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln178_1_reg_1656 : STD_LOGIC_VECTOR (63 downto 0);
    signal hf_4_reg_1667 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state137 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state137 : signal is "none";
    signal trunc_ln178_8_reg_1672 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln178_5_fu_1328_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln178_5_reg_1677 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln178_2_fu_1332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln178_2_reg_1682 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln178_6_fu_1351_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln178_6_reg_1690 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state138 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state138 : signal is "none";
    signal icmp_ln178_2_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln178_2_fu_1355_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln178_2_reg_1695 : STD_LOGIC_VECTOR (63 downto 0);
    signal DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_ce0 : STD_LOGIC;
    signal DataRAM_we0 : STD_LOGIC;
    signal DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_ce1 : STD_LOGIC;
    signal DataRAM_we1 : STD_LOGIC;
    signal DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_1_ce0 : STD_LOGIC;
    signal DataRAM_1_we0 : STD_LOGIC;
    signal DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_1_ce1 : STD_LOGIC;
    signal DataRAM_1_we1 : STD_LOGIC;
    signal DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_2_ce0 : STD_LOGIC;
    signal DataRAM_2_we0 : STD_LOGIC;
    signal DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_2_ce1 : STD_LOGIC;
    signal DataRAM_2_we1 : STD_LOGIC;
    signal DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_3_ce0 : STD_LOGIC;
    signal DataRAM_3_we0 : STD_LOGIC;
    signal DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_3_ce1 : STD_LOGIC;
    signal DataRAM_3_we1 : STD_LOGIC;
    signal DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_4_ce0 : STD_LOGIC;
    signal DataRAM_4_we0 : STD_LOGIC;
    signal DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_4_ce1 : STD_LOGIC;
    signal DataRAM_4_we1 : STD_LOGIC;
    signal DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_5_ce0 : STD_LOGIC;
    signal DataRAM_5_we0 : STD_LOGIC;
    signal DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_5_ce1 : STD_LOGIC;
    signal DataRAM_5_we1 : STD_LOGIC;
    signal DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_6_ce0 : STD_LOGIC;
    signal DataRAM_6_we0 : STD_LOGIC;
    signal DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_6_ce1 : STD_LOGIC;
    signal DataRAM_6_we1 : STD_LOGIC;
    signal DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_7_ce0 : STD_LOGIC;
    signal DataRAM_7_we0 : STD_LOGIC;
    signal DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_7_ce1 : STD_LOGIC;
    signal DataRAM_7_we1 : STD_LOGIC;
    signal DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_8_ce0 : STD_LOGIC;
    signal DataRAM_8_we0 : STD_LOGIC;
    signal DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_8_ce1 : STD_LOGIC;
    signal DataRAM_8_we1 : STD_LOGIC;
    signal DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_9_ce0 : STD_LOGIC;
    signal DataRAM_9_we0 : STD_LOGIC;
    signal DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_9_ce1 : STD_LOGIC;
    signal DataRAM_9_we1 : STD_LOGIC;
    signal DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_10_ce0 : STD_LOGIC;
    signal DataRAM_10_we0 : STD_LOGIC;
    signal DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_10_ce1 : STD_LOGIC;
    signal DataRAM_10_we1 : STD_LOGIC;
    signal DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_11_ce0 : STD_LOGIC;
    signal DataRAM_11_we0 : STD_LOGIC;
    signal DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataRAM_11_ce1 : STD_LOGIC;
    signal DataRAM_11_we1 : STD_LOGIC;
    signal DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal BitReverseData_ce0 : STD_LOGIC;
    signal BitReverseData_we0 : STD_LOGIC;
    signal BitReverseData_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal BitReverseData_1_ce0 : STD_LOGIC;
    signal BitReverseData_1_we0 : STD_LOGIC;
    signal BitReverseData_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal BitReverseData_2_ce0 : STD_LOGIC;
    signal BitReverseData_2_we0 : STD_LOGIC;
    signal BitReverseData_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal NTTTWiddleRAM_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_ce1 : STD_LOGIC;
    signal NTTTWiddleRAM_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal NTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_1_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_1_ce1 : STD_LOGIC;
    signal NTTTWiddleRAM_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal NTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_2_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_2_ce1 : STD_LOGIC;
    signal NTTTWiddleRAM_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal INTTTWiddleRAM_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_ce1 : STD_LOGIC;
    signal INTTTWiddleRAM_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal INTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_1_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_1_ce1 : STD_LOGIC;
    signal INTTTWiddleRAM_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal INTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_2_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_2_ce1 : STD_LOGIC;
    signal INTTTWiddleRAM_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_apply_bit_reverse_fu_384_ap_start : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_384_ap_done : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_384_ap_idle : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_384_ap_ready : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_384_x_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_apply_bit_reverse_fu_384_x_ce0 : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_384_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_apply_bit_reverse_fu_384_result_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_apply_bit_reverse_fu_384_result_ce0 : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_384_result_we0 : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_384_result_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_apply_bit_reverse_fu_392_ap_start : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_392_ap_done : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_392_ap_idle : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_392_ap_ready : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_392_x_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_apply_bit_reverse_fu_392_x_ce0 : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_392_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_apply_bit_reverse_fu_392_result_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_apply_bit_reverse_fu_392_result_ce0 : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_392_result_we0 : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_392_result_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_apply_bit_reverse_fu_400_ap_start : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_400_ap_done : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_400_ap_idle : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_400_ap_ready : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_400_x_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_apply_bit_reverse_fu_400_x_ce0 : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_400_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_apply_bit_reverse_fu_400_result_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_apply_bit_reverse_fu_400_result_ce0 : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_400_result_we0 : STD_LOGIC;
    signal grp_apply_bit_reverse_fu_400_result_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTwiddleIn_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTwiddleIn_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataIn_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_BitReverseData_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_BitReverseData_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_BitReverseData_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_BitReverseData_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_BitReverseData_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_BitReverseData_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_ce : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_ce : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_ce : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_ce : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_BitReverseData_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_BitReverseData_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_BitReverseData_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_BitReverseData_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_BitReverseData_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_BitReverseData_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_ce : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_ce : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_ce : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTwiddleIn_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTwiddleIn_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataIn_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTwiddleIn_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTwiddleIn_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataIn_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataIn_ce0 : STD_LOGIC;
    signal grp_ADD_MOD_fu_1700_ap_ready : STD_LOGIC;
    signal grp_ADD_MOD_fu_1700_input1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ADD_MOD_fu_1700_input2_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ADD_MOD_fu_1700_MOD_INDEX : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ADD_MOD_fu_1700_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MUL_MOD_fu_1706_input1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MUL_MOD_fu_1706_input2_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MUL_MOD_fu_1706_MOD_INDEX : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MUL_MOD_fu_1706_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MUL_MOD_fu_1706_ap_ce : STD_LOGIC;
    signal grp_SUB_MOD_fu_1712_ap_ready : STD_LOGIC;
    signal grp_SUB_MOD_fu_1712_input1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_SUB_MOD_fu_1712_input2_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_SUB_MOD_fu_1712_MOD_INDEX : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SUB_MOD_fu_1712_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal j_21_reg_318 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal j_23_reg_329 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal j_25_reg_340 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal j_reg_351 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state96 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state96 : signal is "none";
    signal j_22_reg_362 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state118 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state118 : signal is "none";
    signal j_24_reg_373 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state140 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state140 : signal is "none";
    signal grp_apply_bit_reverse_fu_384_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal grp_apply_bit_reverse_fu_392_ap_start_reg : STD_LOGIC := '0';
    signal grp_apply_bit_reverse_fu_400_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state141 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state141 : signal is "none";
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state142 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state142 : signal is "none";
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal icmp_ln219_2_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state117 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state117 : signal is "none";
    signal grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state139 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state139 : signal is "none";
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state143 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state143 : signal is "none";
    signal ap_CS_fsm_state144 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state144 : signal is "none";
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state145 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state145 : signal is "none";
    signal ap_CS_fsm_state146 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state146 : signal is "none";
    signal grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_start_reg : STD_LOGIC := '0';
    signal h_1_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_10_fu_965_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal h_3_fu_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_14_fu_1045_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln219_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal h_7_fu_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_17_fu_1120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln219_1_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_fu_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_8_fu_1205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state72_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal h_2_fu_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_12_fu_1285_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln174_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal h_6_fu_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_16_fu_1360_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln174_1_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state119 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state119 : signal is "none";
    signal icmp_ln219_fu_898_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_904_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal hf_1_fu_915_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1_fu_924_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_904_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln223_fu_937_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_940_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal h_10_fu_965_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln219_1_fu_978_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_984_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal hf_3_fu_995_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln223_4_fu_1004_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_984_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln223_1_fu_1017_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_1020_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal h_14_fu_1045_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln219_2_fu_1058_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1064_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal hf_5_fu_1070_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln223_8_fu_1079_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1064_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln223_2_fu_1092_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_1095_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal h_17_fu_1120_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln174_fu_1138_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1144_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal hf_fu_1155_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_1164_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1144_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln178_fu_1177_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1180_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal h_8_fu_1205_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln174_1_fu_1218_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1224_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal hf_2_fu_1235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln178_4_fu_1244_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1224_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln178_1_fu_1257_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_1260_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal h_12_fu_1285_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln174_2_fu_1298_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1304_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal hf_4_fu_1310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln178_8_fu_1319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1304_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln178_2_fu_1332_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_1335_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal h_16_fu_1360_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_904_ap_start : STD_LOGIC;
    signal grp_fu_904_ap_done : STD_LOGIC;
    signal grp_fu_984_ap_start : STD_LOGIC;
    signal grp_fu_984_ap_done : STD_LOGIC;
    signal grp_fu_1064_ap_start : STD_LOGIC;
    signal grp_fu_1064_ap_done : STD_LOGIC;
    signal grp_fu_1144_ap_start : STD_LOGIC;
    signal grp_fu_1144_ap_done : STD_LOGIC;
    signal grp_fu_1224_ap_start : STD_LOGIC;
    signal grp_fu_1224_ap_done : STD_LOGIC;
    signal icmp_ln174_2_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1304_ap_start : STD_LOGIC;
    signal grp_fu_1304_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state147 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state147 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (146 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_block_state71_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_block_state74_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal ap_ST_fsm_state103_blk : STD_LOGIC;
    signal ap_ST_fsm_state104_blk : STD_LOGIC;
    signal ap_ST_fsm_state105_blk : STD_LOGIC;
    signal ap_ST_fsm_state106_blk : STD_LOGIC;
    signal ap_ST_fsm_state107_blk : STD_LOGIC;
    signal ap_ST_fsm_state108_blk : STD_LOGIC;
    signal ap_ST_fsm_state109_blk : STD_LOGIC;
    signal ap_ST_fsm_state110_blk : STD_LOGIC;
    signal ap_ST_fsm_state111_blk : STD_LOGIC;
    signal ap_ST_fsm_state112_blk : STD_LOGIC;
    signal ap_ST_fsm_state113_blk : STD_LOGIC;
    signal ap_ST_fsm_state114_blk : STD_LOGIC;
    signal ap_ST_fsm_state115_blk : STD_LOGIC;
    signal ap_ST_fsm_state116_blk : STD_LOGIC;
    signal ap_ST_fsm_state117_blk : STD_LOGIC;
    signal ap_ST_fsm_state118_blk : STD_LOGIC;
    signal ap_ST_fsm_state119_blk : STD_LOGIC;
    signal ap_ST_fsm_state120_blk : STD_LOGIC;
    signal ap_ST_fsm_state121_blk : STD_LOGIC;
    signal ap_ST_fsm_state122_blk : STD_LOGIC;
    signal ap_ST_fsm_state123_blk : STD_LOGIC;
    signal ap_ST_fsm_state124_blk : STD_LOGIC;
    signal ap_ST_fsm_state125_blk : STD_LOGIC;
    signal ap_ST_fsm_state126_blk : STD_LOGIC;
    signal ap_ST_fsm_state127_blk : STD_LOGIC;
    signal ap_ST_fsm_state128_blk : STD_LOGIC;
    signal ap_ST_fsm_state129_blk : STD_LOGIC;
    signal ap_ST_fsm_state130_blk : STD_LOGIC;
    signal ap_ST_fsm_state131_blk : STD_LOGIC;
    signal ap_ST_fsm_state132_blk : STD_LOGIC;
    signal ap_ST_fsm_state133_blk : STD_LOGIC;
    signal ap_ST_fsm_state134_blk : STD_LOGIC;
    signal ap_ST_fsm_state135_blk : STD_LOGIC;
    signal ap_ST_fsm_state136_blk : STD_LOGIC;
    signal ap_ST_fsm_state137_blk : STD_LOGIC;
    signal ap_ST_fsm_state138_blk : STD_LOGIC;
    signal ap_ST_fsm_state139_blk : STD_LOGIC;
    signal ap_ST_fsm_state140_blk : STD_LOGIC;
    signal ap_block_state141_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state141_blk : STD_LOGIC;
    signal ap_block_state142_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state142_blk : STD_LOGIC;
    signal ap_ST_fsm_state143_blk : STD_LOGIC;
    signal ap_block_state144_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state144_blk : STD_LOGIC;
    signal ap_ST_fsm_state145_blk : STD_LOGIC;
    signal ap_block_state146_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state146_blk : STD_LOGIC;
    signal ap_ST_fsm_state147_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Crypto_apply_bit_reverse IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        result_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        result_ce0 : OUT STD_LOGIC;
        result_we0 : OUT STD_LOGIC;
        result_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_MUL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_we1 : OUT STD_LOGIC;
        DataRAM_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_we1 : OUT STD_LOGIC;
        DataRAM_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_we1 : OUT STD_LOGIC;
        DataRAM_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_we1 : OUT STD_LOGIC;
        DataRAM_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        RAMSel1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_MUL_LOOP23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_we1 : OUT STD_LOGIC;
        DataRAM_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_we1 : OUT STD_LOGIC;
        DataRAM_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_we1 : OUT STD_LOGIC;
        DataRAM_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_we1 : OUT STD_LOGIC;
        DataRAM_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        RAMSel1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_MUL_LOOP24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_we1 : OUT STD_LOGIC;
        DataRAM_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_we1 : OUT STD_LOGIC;
        DataRAM_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_we1 : OUT STD_LOGIC;
        DataRAM_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_we1 : OUT STD_LOGIC;
        DataRAM_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        RAMSel1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_SUB_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_we1 : OUT STD_LOGIC;
        DataRAM_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_we1 : OUT STD_LOGIC;
        DataRAM_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_we1 : OUT STD_LOGIC;
        DataRAM_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_we1 : OUT STD_LOGIC;
        DataRAM_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        RAMSel1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_SUB_LOOP17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_we1 : OUT STD_LOGIC;
        DataRAM_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_we1 : OUT STD_LOGIC;
        DataRAM_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_we1 : OUT STD_LOGIC;
        DataRAM_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_we1 : OUT STD_LOGIC;
        DataRAM_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        RAMSel1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_SUB_LOOP18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_we1 : OUT STD_LOGIC;
        DataRAM_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_we1 : OUT STD_LOGIC;
        DataRAM_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_we1 : OUT STD_LOGIC;
        DataRAM_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_we1 : OUT STD_LOGIC;
        DataRAM_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        RAMSel1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_ADD_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_we1 : OUT STD_LOGIC;
        DataRAM_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_we1 : OUT STD_LOGIC;
        DataRAM_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_we1 : OUT STD_LOGIC;
        DataRAM_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_we1 : OUT STD_LOGIC;
        DataRAM_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        RAMSel1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_ADD_LOOP15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_we1 : OUT STD_LOGIC;
        DataRAM_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_we1 : OUT STD_LOGIC;
        DataRAM_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_we1 : OUT STD_LOGIC;
        DataRAM_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_we1 : OUT STD_LOGIC;
        DataRAM_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        RAMSel1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_ADD_LOOP16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_we1 : OUT STD_LOGIC;
        DataRAM_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_we1 : OUT STD_LOGIC;
        DataRAM_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_we1 : OUT STD_LOGIC;
        DataRAM_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_we1 : OUT STD_LOGIC;
        DataRAM_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        RAMSel1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_we1 : OUT STD_LOGIC;
        DataRAM_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_we1 : OUT STD_LOGIC;
        DataRAM_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_we1 : OUT STD_LOGIC;
        DataRAM_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_we1 : OUT STD_LOGIC;
        DataRAM_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_we1 : OUT STD_LOGIC;
        DataRAM_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_we1 : OUT STD_LOGIC;
        DataRAM_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_we1 : OUT STD_LOGIC;
        DataRAM_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_we1 : OUT STD_LOGIC;
        DataRAM_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_we1 : OUT STD_LOGIC;
        DataRAM_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_we1 : OUT STD_LOGIC;
        DataRAM_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_we1 : OUT STD_LOGIC;
        DataRAM_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_we1 : OUT STD_LOGIC;
        DataRAM_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_83_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        INTTTWiddleRAM_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        NTTTwiddleIn_ce0 : OUT STD_LOGIC;
        NTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        INTTTwiddleIn_ce0 : OUT STD_LOGIC;
        INTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_72_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        DataIn_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        DataIn_ce0 : OUT STD_LOGIC;
        DataIn_we0 : OUT STD_LOGIC;
        DataIn_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_61_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataIn_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        DataIn_ce0 : OUT STD_LOGIC;
        DataIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_210_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        BitReverseData_ce0 : OUT STD_LOGIC;
        BitReverseData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_210_83 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        BitReverseData_1_ce0 : OUT STD_LOGIC;
        BitReverseData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_210_84 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        BitReverseData_2_ce0 : OUT STD_LOGIC;
        BitReverseData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_INTT_PE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hf_7 : IN STD_LOGIC_VECTOR (30 downto 0);
        trunc_ln223_3 : IN STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_we1 : OUT STD_LOGIC;
        DataRAM_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_we1 : OUT STD_LOGIC;
        DataRAM_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_we1 : OUT STD_LOGIC;
        DataRAM_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_we1 : OUT STD_LOGIC;
        DataRAM_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        trunc_ln15 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln223_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_ce1 : OUT STD_LOGIC;
        INTTTWiddleRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_ADD_MOD_fu_1700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_ready : IN STD_LOGIC;
        grp_MUL_MOD_fu_1706_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_fu_1706_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_ce : OUT STD_LOGIC;
        grp_SUB_MOD_fu_1712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_SUB_MOD_fu_1712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_ready : IN STD_LOGIC );
    end component;


    component Crypto_Crypto_Pipeline_INTT_PE_LOOP5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hf_9 : IN STD_LOGIC_VECTOR (30 downto 0);
        trunc_ln223_7 : IN STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_we1 : OUT STD_LOGIC;
        DataRAM_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_we1 : OUT STD_LOGIC;
        DataRAM_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_we1 : OUT STD_LOGIC;
        DataRAM_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_we1 : OUT STD_LOGIC;
        DataRAM_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        trunc_ln223_4 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln223_5 : IN STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_1_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_1_ce1 : OUT STD_LOGIC;
        INTTTWiddleRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_ADD_MOD_fu_1700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_ready : IN STD_LOGIC;
        grp_MUL_MOD_fu_1706_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_fu_1706_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_ce : OUT STD_LOGIC;
        grp_SUB_MOD_fu_1712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_SUB_MOD_fu_1712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_ready : IN STD_LOGIC );
    end component;


    component Crypto_Crypto_Pipeline_MUL_INV_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_MUL_INV_LOOP21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_fu_1706_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_fu_1706_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_ce : OUT STD_LOGIC );
    end component;


    component Crypto_Crypto_Pipeline_MUL_INV_LOOP22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_INTT_PE_LOOP6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hf_11 : IN STD_LOGIC_VECTOR (30 downto 0);
        trunc_ln223_s : IN STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_we1 : OUT STD_LOGIC;
        DataRAM_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_we1 : OUT STD_LOGIC;
        DataRAM_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_we1 : OUT STD_LOGIC;
        DataRAM_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_we1 : OUT STD_LOGIC;
        DataRAM_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        trunc_ln223_8 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln223_9 : IN STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_2_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_2_ce1 : OUT STD_LOGIC;
        INTTTWiddleRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_ADD_MOD_fu_1700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_ready : IN STD_LOGIC;
        grp_MUL_MOD_fu_1706_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_fu_1706_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_ce : OUT STD_LOGIC;
        grp_SUB_MOD_fu_1712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_SUB_MOD_fu_1712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_ready : IN STD_LOGIC );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_165_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        BitReverseData_ce0 : OUT STD_LOGIC;
        BitReverseData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_165_51 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        BitReverseData_1_ce0 : OUT STD_LOGIC;
        BitReverseData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_165_52 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        BitReverseData_2_ce0 : OUT STD_LOGIC;
        BitReverseData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_NTT_PE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hf_6 : IN STD_LOGIC_VECTOR (30 downto 0);
        trunc_ln178_3 : IN STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_we1 : OUT STD_LOGIC;
        DataRAM_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_we1 : OUT STD_LOGIC;
        DataRAM_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_we1 : OUT STD_LOGIC;
        DataRAM_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_we1 : OUT STD_LOGIC;
        DataRAM_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        trunc_ln14 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln178_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_ce1 : OUT STD_LOGIC;
        NTTTWiddleRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_ADD_MOD_fu_1700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_ready : IN STD_LOGIC;
        grp_MUL_MOD_fu_1706_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_fu_1706_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_ce : OUT STD_LOGIC;
        grp_SUB_MOD_fu_1712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_SUB_MOD_fu_1712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_ready : IN STD_LOGIC );
    end component;


    component Crypto_Crypto_Pipeline_NTT_PE_LOOP19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hf_8 : IN STD_LOGIC_VECTOR (30 downto 0);
        trunc_ln178_7 : IN STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_we1 : OUT STD_LOGIC;
        DataRAM_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_we1 : OUT STD_LOGIC;
        DataRAM_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_we1 : OUT STD_LOGIC;
        DataRAM_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_we1 : OUT STD_LOGIC;
        DataRAM_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        trunc_ln178_4 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln178_5 : IN STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_1_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_1_ce1 : OUT STD_LOGIC;
        NTTTWiddleRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_ADD_MOD_fu_1700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_ready : IN STD_LOGIC;
        grp_MUL_MOD_fu_1706_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_fu_1706_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_ce : OUT STD_LOGIC;
        grp_SUB_MOD_fu_1712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_SUB_MOD_fu_1712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_ready : IN STD_LOGIC );
    end component;


    component Crypto_Crypto_Pipeline_NTT_PE_LOOP20 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hf_10 : IN STD_LOGIC_VECTOR (30 downto 0);
        trunc_ln178_s : IN STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_we1 : OUT STD_LOGIC;
        DataRAM_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_we1 : OUT STD_LOGIC;
        DataRAM_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_we1 : OUT STD_LOGIC;
        DataRAM_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_we1 : OUT STD_LOGIC;
        DataRAM_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        trunc_ln178_8 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln178_9 : IN STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_2_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_2_ce1 : OUT STD_LOGIC;
        NTTTWiddleRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_ADD_MOD_fu_1700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_ADD_MOD_fu_1700_p_ready : IN STD_LOGIC;
        grp_MUL_MOD_fu_1706_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_fu_1706_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_fu_1706_p_ce : OUT STD_LOGIC;
        grp_SUB_MOD_fu_1712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_SUB_MOD_fu_1712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_SUB_MOD_fu_1712_p_ready : IN STD_LOGIC );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_83_311 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        INTTTWiddleRAM_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_1_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_1_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_1_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_1_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        NTTTwiddleIn_ce0 : OUT STD_LOGIC;
        NTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        INTTTwiddleIn_ce0 : OUT STD_LOGIC;
        INTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_72_29 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        DataIn_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        DataIn_ce0 : OUT STD_LOGIC;
        DataIn_we0 : OUT STD_LOGIC;
        DataIn_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_61_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataIn_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        DataIn_ce0 : OUT STD_LOGIC;
        DataIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_83_312 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        INTTTWiddleRAM_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_2_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_2_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_2_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_2_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        NTTTwiddleIn_ce0 : OUT STD_LOGIC;
        NTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        INTTTwiddleIn_ce0 : OUT STD_LOGIC;
        INTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_72_210 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        DataIn_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        DataIn_ce0 : OUT STD_LOGIC;
        DataIn_we0 : OUT STD_LOGIC;
        DataIn_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_61_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataIn_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        DataIn_ce0 : OUT STD_LOGIC;
        DataIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component Crypto_ADD_MOD IS
    port (
        ap_ready : OUT STD_LOGIC;
        input1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        input2_val : IN STD_LOGIC_VECTOR (31 downto 0);
        MOD_INDEX : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_MUL_MOD IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        input1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        input2_val : IN STD_LOGIC_VECTOR (31 downto 0);
        MOD_INDEX : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component Crypto_SUB_MOD IS
    port (
        ap_ready : OUT STD_LOGIC;
        input1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        input2_val : IN STD_LOGIC_VECTOR (31 downto 0);
        MOD_INDEX : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_sdiv_15ns_32s_11_19_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Crypto_DataRAM_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_BitReverseData_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        RAMSel : OUT STD_LOGIC_VECTOR (31 downto 0);
        RAMSel1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OP : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTwiddleIn_address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        NTTTwiddleIn_ce0 : IN STD_LOGIC;
        NTTTwiddleIn_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataIn_address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        DataIn_ce0 : IN STD_LOGIC;
        DataIn_we0 : IN STD_LOGIC;
        DataIn_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataIn_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTwiddleIn_address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        INTTTwiddleIn_ce0 : IN STD_LOGIC;
        INTTTwiddleIn_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    DataRAM_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_address0,
        ce0 => DataRAM_ce0,
        we0 => DataRAM_we0,
        d0 => DataRAM_d0,
        q0 => DataRAM_q0,
        address1 => DataRAM_address1,
        ce1 => DataRAM_ce1,
        we1 => DataRAM_we1,
        d1 => DataRAM_d1,
        q1 => DataRAM_q1);

    DataRAM_1_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_1_address0,
        ce0 => DataRAM_1_ce0,
        we0 => DataRAM_1_we0,
        d0 => DataRAM_1_d0,
        q0 => DataRAM_1_q0,
        address1 => DataRAM_1_address1,
        ce1 => DataRAM_1_ce1,
        we1 => DataRAM_1_we1,
        d1 => DataRAM_1_d1,
        q1 => DataRAM_1_q1);

    DataRAM_2_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_2_address0,
        ce0 => DataRAM_2_ce0,
        we0 => DataRAM_2_we0,
        d0 => DataRAM_2_d0,
        q0 => DataRAM_2_q0,
        address1 => DataRAM_2_address1,
        ce1 => DataRAM_2_ce1,
        we1 => DataRAM_2_we1,
        d1 => DataRAM_2_d1,
        q1 => DataRAM_2_q1);

    DataRAM_3_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_3_address0,
        ce0 => DataRAM_3_ce0,
        we0 => DataRAM_3_we0,
        d0 => DataRAM_3_d0,
        q0 => DataRAM_3_q0,
        address1 => DataRAM_3_address1,
        ce1 => DataRAM_3_ce1,
        we1 => DataRAM_3_we1,
        d1 => DataRAM_3_d1,
        q1 => DataRAM_3_q1);

    DataRAM_4_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_4_address0,
        ce0 => DataRAM_4_ce0,
        we0 => DataRAM_4_we0,
        d0 => DataRAM_4_d0,
        q0 => DataRAM_4_q0,
        address1 => DataRAM_4_address1,
        ce1 => DataRAM_4_ce1,
        we1 => DataRAM_4_we1,
        d1 => DataRAM_4_d1,
        q1 => DataRAM_4_q1);

    DataRAM_5_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_5_address0,
        ce0 => DataRAM_5_ce0,
        we0 => DataRAM_5_we0,
        d0 => DataRAM_5_d0,
        q0 => DataRAM_5_q0,
        address1 => DataRAM_5_address1,
        ce1 => DataRAM_5_ce1,
        we1 => DataRAM_5_we1,
        d1 => DataRAM_5_d1,
        q1 => DataRAM_5_q1);

    DataRAM_6_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_6_address0,
        ce0 => DataRAM_6_ce0,
        we0 => DataRAM_6_we0,
        d0 => DataRAM_6_d0,
        q0 => DataRAM_6_q0,
        address1 => DataRAM_6_address1,
        ce1 => DataRAM_6_ce1,
        we1 => DataRAM_6_we1,
        d1 => DataRAM_6_d1,
        q1 => DataRAM_6_q1);

    DataRAM_7_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_7_address0,
        ce0 => DataRAM_7_ce0,
        we0 => DataRAM_7_we0,
        d0 => DataRAM_7_d0,
        q0 => DataRAM_7_q0,
        address1 => DataRAM_7_address1,
        ce1 => DataRAM_7_ce1,
        we1 => DataRAM_7_we1,
        d1 => DataRAM_7_d1,
        q1 => DataRAM_7_q1);

    DataRAM_8_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_8_address0,
        ce0 => DataRAM_8_ce0,
        we0 => DataRAM_8_we0,
        d0 => DataRAM_8_d0,
        q0 => DataRAM_8_q0,
        address1 => DataRAM_8_address1,
        ce1 => DataRAM_8_ce1,
        we1 => DataRAM_8_we1,
        d1 => DataRAM_8_d1,
        q1 => DataRAM_8_q1);

    DataRAM_9_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_9_address0,
        ce0 => DataRAM_9_ce0,
        we0 => DataRAM_9_we0,
        d0 => DataRAM_9_d0,
        q0 => DataRAM_9_q0,
        address1 => DataRAM_9_address1,
        ce1 => DataRAM_9_ce1,
        we1 => DataRAM_9_we1,
        d1 => DataRAM_9_d1,
        q1 => DataRAM_9_q1);

    DataRAM_10_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_10_address0,
        ce0 => DataRAM_10_ce0,
        we0 => DataRAM_10_we0,
        d0 => DataRAM_10_d0,
        q0 => DataRAM_10_q0,
        address1 => DataRAM_10_address1,
        ce1 => DataRAM_10_ce1,
        we1 => DataRAM_10_we1,
        d1 => DataRAM_10_d1,
        q1 => DataRAM_10_q1);

    DataRAM_11_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_11_address0,
        ce0 => DataRAM_11_ce0,
        we0 => DataRAM_11_we0,
        d0 => DataRAM_11_d0,
        q0 => DataRAM_11_q0,
        address1 => DataRAM_11_address1,
        ce1 => DataRAM_11_ce1,
        we1 => DataRAM_11_we1,
        d1 => DataRAM_11_d1,
        q1 => DataRAM_11_q1);

    BitReverseData_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_address0,
        ce0 => BitReverseData_ce0,
        we0 => BitReverseData_we0,
        d0 => grp_apply_bit_reverse_fu_384_result_d0,
        q0 => BitReverseData_q0);

    BitReverseData_1_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_1_address0,
        ce0 => BitReverseData_1_ce0,
        we0 => BitReverseData_1_we0,
        d0 => grp_apply_bit_reverse_fu_392_result_d0,
        q0 => BitReverseData_1_q0);

    BitReverseData_2_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_2_address0,
        ce0 => BitReverseData_2_ce0,
        we0 => BitReverseData_2_we0,
        d0 => grp_apply_bit_reverse_fu_400_result_d0,
        q0 => BitReverseData_2_q0);

    NTTTWiddleRAM_U : component Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_address0,
        ce0 => NTTTWiddleRAM_ce0,
        we0 => NTTTWiddleRAM_we0,
        d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_d0,
        q0 => NTTTWiddleRAM_q0,
        address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_address1,
        ce1 => NTTTWiddleRAM_ce1,
        q1 => NTTTWiddleRAM_q1);

    NTTTWiddleRAM_1_U : component Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_1_address0,
        ce0 => NTTTWiddleRAM_1_ce0,
        we0 => NTTTWiddleRAM_1_we0,
        d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_d0,
        q0 => NTTTWiddleRAM_1_q0,
        address1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_address1,
        ce1 => NTTTWiddleRAM_1_ce1,
        q1 => NTTTWiddleRAM_1_q1);

    NTTTWiddleRAM_2_U : component Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_2_address0,
        ce0 => NTTTWiddleRAM_2_ce0,
        we0 => NTTTWiddleRAM_2_we0,
        d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_d0,
        q0 => NTTTWiddleRAM_2_q0,
        address1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_address1,
        ce1 => NTTTWiddleRAM_2_ce1,
        q1 => NTTTWiddleRAM_2_q1);

    INTTTWiddleRAM_U : component Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_address0,
        ce0 => INTTTWiddleRAM_ce0,
        we0 => INTTTWiddleRAM_we0,
        d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_d0,
        q0 => INTTTWiddleRAM_q0,
        address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_address1,
        ce1 => INTTTWiddleRAM_ce1,
        q1 => INTTTWiddleRAM_q1);

    INTTTWiddleRAM_1_U : component Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_1_address0,
        ce0 => INTTTWiddleRAM_1_ce0,
        we0 => INTTTWiddleRAM_1_we0,
        d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_d0,
        q0 => INTTTWiddleRAM_1_q0,
        address1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_address1,
        ce1 => INTTTWiddleRAM_1_ce1,
        q1 => INTTTWiddleRAM_1_q1);

    INTTTWiddleRAM_2_U : component Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_2_address0,
        ce0 => INTTTWiddleRAM_2_ce0,
        we0 => INTTTWiddleRAM_2_we0,
        d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_d0,
        q0 => INTTTWiddleRAM_2_q0,
        address1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_address1,
        ce1 => INTTTWiddleRAM_2_ce1,
        q1 => INTTTWiddleRAM_2_q1);

    grp_apply_bit_reverse_fu_384 : component Crypto_apply_bit_reverse
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_apply_bit_reverse_fu_384_ap_start,
        ap_done => grp_apply_bit_reverse_fu_384_ap_done,
        ap_idle => grp_apply_bit_reverse_fu_384_ap_idle,
        ap_ready => grp_apply_bit_reverse_fu_384_ap_ready,
        x_address0 => grp_apply_bit_reverse_fu_384_x_address0,
        x_ce0 => grp_apply_bit_reverse_fu_384_x_ce0,
        x_q0 => grp_apply_bit_reverse_fu_384_x_q0,
        result_address0 => grp_apply_bit_reverse_fu_384_result_address0,
        result_ce0 => grp_apply_bit_reverse_fu_384_result_ce0,
        result_we0 => grp_apply_bit_reverse_fu_384_result_we0,
        result_d0 => grp_apply_bit_reverse_fu_384_result_d0);

    grp_apply_bit_reverse_fu_392 : component Crypto_apply_bit_reverse
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_apply_bit_reverse_fu_392_ap_start,
        ap_done => grp_apply_bit_reverse_fu_392_ap_done,
        ap_idle => grp_apply_bit_reverse_fu_392_ap_idle,
        ap_ready => grp_apply_bit_reverse_fu_392_ap_ready,
        x_address0 => grp_apply_bit_reverse_fu_392_x_address0,
        x_ce0 => grp_apply_bit_reverse_fu_392_x_ce0,
        x_q0 => grp_apply_bit_reverse_fu_392_x_q0,
        result_address0 => grp_apply_bit_reverse_fu_392_result_address0,
        result_ce0 => grp_apply_bit_reverse_fu_392_result_ce0,
        result_we0 => grp_apply_bit_reverse_fu_392_result_we0,
        result_d0 => grp_apply_bit_reverse_fu_392_result_d0);

    grp_apply_bit_reverse_fu_400 : component Crypto_apply_bit_reverse
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_apply_bit_reverse_fu_400_ap_start,
        ap_done => grp_apply_bit_reverse_fu_400_ap_done,
        ap_idle => grp_apply_bit_reverse_fu_400_ap_idle,
        ap_ready => grp_apply_bit_reverse_fu_400_ap_ready,
        x_address0 => grp_apply_bit_reverse_fu_400_x_address0,
        x_ce0 => grp_apply_bit_reverse_fu_400_x_ce0,
        x_q0 => grp_apply_bit_reverse_fu_400_x_q0,
        result_address0 => grp_apply_bit_reverse_fu_400_result_address0,
        result_ce0 => grp_apply_bit_reverse_fu_400_result_ce0,
        result_we0 => grp_apply_bit_reverse_fu_400_result_we0,
        result_d0 => grp_apply_bit_reverse_fu_400_result_d0);

    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417 : component Crypto_Crypto_Pipeline_POLY_MUL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_ready,
        DataRAM_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_ce1,
        DataRAM_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_we1,
        DataRAM_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_d1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_ce1,
        DataRAM_3_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_we1,
        DataRAM_3_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_d1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_ce1,
        DataRAM_6_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_we1,
        DataRAM_6_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_d1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_9_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_ce1,
        DataRAM_9_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_we1,
        DataRAM_9_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_d1,
        DataRAM_9_q1 => DataRAM_9_q1,
        RAMSel_cast => empty_reg_1374,
        RAMSel1_cast => empty_133_reg_1411);

    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431 : component Crypto_Crypto_Pipeline_POLY_MUL_LOOP23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_ready,
        DataRAM_1_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_ce1,
        DataRAM_1_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_we1,
        DataRAM_1_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_d1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_ce1,
        DataRAM_4_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_we1,
        DataRAM_4_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_d1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_ce1,
        DataRAM_7_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_we1,
        DataRAM_7_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_d1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_10_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_ce1,
        DataRAM_10_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_we1,
        DataRAM_10_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_d1,
        DataRAM_10_q1 => DataRAM_10_q1,
        RAMSel_cast => empty_reg_1374,
        RAMSel1_cast => empty_133_reg_1411);

    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445 : component Crypto_Crypto_Pipeline_POLY_MUL_LOOP24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_ready,
        DataRAM_2_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_ce1,
        DataRAM_2_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_we1,
        DataRAM_2_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_d1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_ce1,
        DataRAM_5_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_we1,
        DataRAM_5_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_d1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_ce1,
        DataRAM_8_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_we1,
        DataRAM_8_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_d1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_11_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_ce1,
        DataRAM_11_we1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_we1,
        DataRAM_11_d1 => grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_d1,
        DataRAM_11_q1 => DataRAM_11_q1,
        RAMSel_cast => empty_reg_1374,
        RAMSel1_cast => empty_133_reg_1411);

    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459 : component Crypto_Crypto_Pipeline_POLY_SUB_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_ready,
        DataRAM_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_ce1,
        DataRAM_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_we1,
        DataRAM_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_d1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_ce1,
        DataRAM_3_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_we1,
        DataRAM_3_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_d1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_ce1,
        DataRAM_6_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_we1,
        DataRAM_6_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_d1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_9_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_ce1,
        DataRAM_9_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_we1,
        DataRAM_9_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_d1,
        DataRAM_9_q1 => DataRAM_9_q1,
        RAMSel_cast => empty_reg_1374,
        RAMSel1_cast => empty_133_reg_1411);

    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473 : component Crypto_Crypto_Pipeline_POLY_SUB_LOOP17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_ready,
        DataRAM_1_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_ce1,
        DataRAM_1_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_we1,
        DataRAM_1_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_d1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_ce1,
        DataRAM_4_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_we1,
        DataRAM_4_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_d1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_ce1,
        DataRAM_7_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_we1,
        DataRAM_7_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_d1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_10_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_ce1,
        DataRAM_10_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_we1,
        DataRAM_10_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_d1,
        DataRAM_10_q1 => DataRAM_10_q1,
        RAMSel_cast => empty_reg_1374,
        RAMSel1_cast => empty_133_reg_1411);

    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487 : component Crypto_Crypto_Pipeline_POLY_SUB_LOOP18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_ready,
        DataRAM_2_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_ce1,
        DataRAM_2_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_we1,
        DataRAM_2_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_d1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_ce1,
        DataRAM_5_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_we1,
        DataRAM_5_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_d1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_ce1,
        DataRAM_8_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_we1,
        DataRAM_8_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_d1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_11_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_ce1,
        DataRAM_11_we1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_we1,
        DataRAM_11_d1 => grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_d1,
        DataRAM_11_q1 => DataRAM_11_q1,
        RAMSel_cast => empty_reg_1374,
        RAMSel1_cast => empty_133_reg_1411);

    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501 : component Crypto_Crypto_Pipeline_POLY_ADD_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_ready,
        DataRAM_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_ce1,
        DataRAM_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_we1,
        DataRAM_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_d1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_ce1,
        DataRAM_3_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_we1,
        DataRAM_3_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_d1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_ce1,
        DataRAM_6_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_we1,
        DataRAM_6_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_d1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_9_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_ce1,
        DataRAM_9_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_we1,
        DataRAM_9_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_d1,
        DataRAM_9_q1 => DataRAM_9_q1,
        RAMSel_cast => empty_reg_1374,
        RAMSel1_cast => empty_133_reg_1411);

    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515 : component Crypto_Crypto_Pipeline_POLY_ADD_LOOP15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_ready,
        DataRAM_1_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_ce1,
        DataRAM_1_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_we1,
        DataRAM_1_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_d1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_ce1,
        DataRAM_4_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_we1,
        DataRAM_4_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_d1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_ce1,
        DataRAM_7_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_we1,
        DataRAM_7_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_d1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_10_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_ce1,
        DataRAM_10_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_we1,
        DataRAM_10_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_d1,
        DataRAM_10_q1 => DataRAM_10_q1,
        RAMSel_cast => empty_reg_1374,
        RAMSel1_cast => empty_133_reg_1411);

    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529 : component Crypto_Crypto_Pipeline_POLY_ADD_LOOP16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_ready,
        DataRAM_2_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_ce1,
        DataRAM_2_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_we1,
        DataRAM_2_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_d1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_ce1,
        DataRAM_5_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_we1,
        DataRAM_5_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_d1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_ce1,
        DataRAM_8_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_we1,
        DataRAM_8_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_d1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_11_address0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_ce1,
        DataRAM_11_we1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_we1,
        DataRAM_11_d1 => grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_d1,
        DataRAM_11_q1 => DataRAM_11_q1,
        RAMSel_cast => empty_reg_1374,
        RAMSel1_cast => empty_133_reg_1411);

    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543 : component Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_ready,
        DataRAM_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_ce1,
        DataRAM_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_we1,
        DataRAM_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_d1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_ce1,
        DataRAM_3_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_we1,
        DataRAM_3_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_d1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_ce1,
        DataRAM_6_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_we1,
        DataRAM_6_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_d1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_9_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_ce1,
        DataRAM_9_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_we1,
        DataRAM_9_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_d1,
        DataRAM_9_q1 => DataRAM_9_q1,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556 : component Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_ready,
        DataRAM_1_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_ce1,
        DataRAM_1_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_we1,
        DataRAM_1_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_d1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_ce1,
        DataRAM_4_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_we1,
        DataRAM_4_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_d1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_ce1,
        DataRAM_7_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_we1,
        DataRAM_7_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_d1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_10_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_ce1,
        DataRAM_10_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_we1,
        DataRAM_10_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_d1,
        DataRAM_10_q1 => DataRAM_10_q1,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569 : component Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_ready,
        DataRAM_2_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_ce1,
        DataRAM_2_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_we1,
        DataRAM_2_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_d1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_ce1,
        DataRAM_5_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_we1,
        DataRAM_5_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_d1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_ce1,
        DataRAM_8_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_we1,
        DataRAM_8_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_d1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_11_address0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_ce1,
        DataRAM_11_we1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_we1,
        DataRAM_11_d1 => grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_d1,
        DataRAM_11_q1 => DataRAM_11_q1,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582 : component Crypto_Crypto_Pipeline_VITIS_LOOP_83_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_ready,
        INTTTWiddleRAM_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_address0,
        INTTTWiddleRAM_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_ce0,
        INTTTWiddleRAM_we0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_we0,
        INTTTWiddleRAM_d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_d0,
        NTTTWiddleRAM_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_address0,
        NTTTWiddleRAM_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_ce0,
        NTTTWiddleRAM_we0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_we0,
        NTTTWiddleRAM_d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_d0,
        NTTTwiddleIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTwiddleIn_address0,
        NTTTwiddleIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTwiddleIn_ce0,
        NTTTwiddleIn_q0 => NTTTwiddleIn_q0,
        INTTTwiddleIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTwiddleIn_address0,
        INTTTwiddleIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTwiddleIn_ce0,
        INTTTwiddleIn_q0 => INTTTwiddleIn_q0);

    grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594 : component Crypto_Crypto_Pipeline_VITIS_LOOP_72_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_ready,
        DataRAM_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_9_ce0,
        DataRAM_9_q0 => DataRAM_9_q0,
        RAMSel_cast => empty_reg_1374,
        DataIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_address0,
        DataIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_ce0,
        DataIn_we0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_we0,
        DataIn_d0 => grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_d0);

    grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609 : component Crypto_Crypto_Pipeline_VITIS_LOOP_61_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_ready,
        DataRAM_9_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_d0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_d0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_d0,
        DataRAM_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_d0,
        DataIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataIn_address0,
        DataIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataIn_ce0,
        DataIn_q0 => DataIn_q0,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624 : component Crypto_Crypto_Pipeline_VITIS_LOOP_210_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_ready,
        DataRAM_9_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_d0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_d0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_d0,
        DataRAM_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_d0,
        BitReverseData_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_BitReverseData_address0,
        BitReverseData_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_BitReverseData_ce0,
        BitReverseData_q0 => BitReverseData_q0,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634 : component Crypto_Crypto_Pipeline_VITIS_LOOP_210_83
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_ready,
        DataRAM_10_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_d0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_d0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_d0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_d0,
        BitReverseData_1_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_BitReverseData_1_address0,
        BitReverseData_1_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_BitReverseData_1_ce0,
        BitReverseData_1_q0 => BitReverseData_1_q0,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644 : component Crypto_Crypto_Pipeline_VITIS_LOOP_210_84
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_ready,
        DataRAM_11_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_d0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_d0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_d0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_d0,
        BitReverseData_2_address0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_BitReverseData_2_address0,
        BitReverseData_2_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_BitReverseData_2_ce0,
        BitReverseData_2_q0 => BitReverseData_2_q0,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654 : component Crypto_Crypto_Pipeline_INTT_PE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_start,
        ap_done => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_done,
        ap_idle => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_idle,
        ap_ready => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_ready,
        hf_7 => hf_1_reg_1444,
        trunc_ln223_3 => trunc_ln223_1_reg_1467,
        DataRAM_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_ce1,
        DataRAM_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_we1,
        DataRAM_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_d1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_ce1,
        DataRAM_3_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_we1,
        DataRAM_3_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_d1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_ce1,
        DataRAM_6_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_we1,
        DataRAM_6_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_d1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_9_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_ce1,
        DataRAM_9_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_we1,
        DataRAM_9_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_d1,
        DataRAM_9_q1 => DataRAM_9_q1,
        RAMSel_cast => empty_reg_1374,
        trunc_ln15 => trunc_ln1_reg_1449,
        trunc_ln223_1 => trunc_ln223_reg_1454,
        INTTTWiddleRAM_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_address0,
        INTTTWiddleRAM_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_ce0,
        INTTTWiddleRAM_q0 => INTTTWiddleRAM_q0,
        INTTTWiddleRAM_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_address1,
        INTTTWiddleRAM_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_ce1,
        INTTTWiddleRAM_q1 => INTTTWiddleRAM_q1,
        grp_ADD_MOD_fu_1700_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din1,
        grp_ADD_MOD_fu_1700_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din2,
        grp_ADD_MOD_fu_1700_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din3,
        grp_ADD_MOD_fu_1700_p_dout0 => grp_ADD_MOD_fu_1700_ap_return,
        grp_ADD_MOD_fu_1700_p_ready => grp_ADD_MOD_fu_1700_ap_ready,
        grp_MUL_MOD_fu_1706_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din1,
        grp_MUL_MOD_fu_1706_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din2,
        grp_MUL_MOD_fu_1706_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din3,
        grp_MUL_MOD_fu_1706_p_dout0 => grp_MUL_MOD_fu_1706_ap_return,
        grp_MUL_MOD_fu_1706_p_ce => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_ce,
        grp_SUB_MOD_fu_1712_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din1,
        grp_SUB_MOD_fu_1712_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din2,
        grp_SUB_MOD_fu_1712_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din3,
        grp_SUB_MOD_fu_1712_p_dout0 => grp_SUB_MOD_fu_1712_ap_return,
        grp_SUB_MOD_fu_1712_p_ready => grp_SUB_MOD_fu_1712_ap_ready);

    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668 : component Crypto_Crypto_Pipeline_INTT_PE_LOOP5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_start,
        ap_done => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_done,
        ap_idle => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_idle,
        ap_ready => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_ready,
        hf_9 => hf_3_reg_1490,
        trunc_ln223_7 => trunc_ln223_3_reg_1513,
        DataRAM_1_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_ce1,
        DataRAM_1_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_we1,
        DataRAM_1_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_d1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_ce1,
        DataRAM_4_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_we1,
        DataRAM_4_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_d1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_ce1,
        DataRAM_7_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_we1,
        DataRAM_7_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_d1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_10_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_ce1,
        DataRAM_10_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_we1,
        DataRAM_10_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_d1,
        DataRAM_10_q1 => DataRAM_10_q1,
        RAMSel_cast => empty_reg_1374,
        trunc_ln223_4 => trunc_ln223_4_reg_1495,
        trunc_ln223_5 => trunc_ln223_2_reg_1500,
        INTTTWiddleRAM_1_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_address0,
        INTTTWiddleRAM_1_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_ce0,
        INTTTWiddleRAM_1_q0 => INTTTWiddleRAM_1_q0,
        INTTTWiddleRAM_1_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_address1,
        INTTTWiddleRAM_1_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_ce1,
        INTTTWiddleRAM_1_q1 => INTTTWiddleRAM_1_q1,
        grp_ADD_MOD_fu_1700_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din1,
        grp_ADD_MOD_fu_1700_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din2,
        grp_ADD_MOD_fu_1700_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din3,
        grp_ADD_MOD_fu_1700_p_dout0 => grp_ADD_MOD_fu_1700_ap_return,
        grp_ADD_MOD_fu_1700_p_ready => grp_ADD_MOD_fu_1700_ap_ready,
        grp_MUL_MOD_fu_1706_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din1,
        grp_MUL_MOD_fu_1706_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din2,
        grp_MUL_MOD_fu_1706_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din3,
        grp_MUL_MOD_fu_1706_p_dout0 => grp_MUL_MOD_fu_1706_ap_return,
        grp_MUL_MOD_fu_1706_p_ce => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_ce,
        grp_SUB_MOD_fu_1712_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din1,
        grp_SUB_MOD_fu_1712_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din2,
        grp_SUB_MOD_fu_1712_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din3,
        grp_SUB_MOD_fu_1712_p_dout0 => grp_SUB_MOD_fu_1712_ap_return,
        grp_SUB_MOD_fu_1712_p_ready => grp_SUB_MOD_fu_1712_ap_ready);

    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682 : component Crypto_Crypto_Pipeline_MUL_INV_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_start,
        ap_done => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_done,
        ap_idle => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_idle,
        ap_ready => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_ready,
        DataRAM_9_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_d0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_ce1,
        DataRAM_9_q1 => DataRAM_9_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_d0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_d0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_d0,
        DataRAM_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691 : component Crypto_Crypto_Pipeline_MUL_INV_LOOP21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_start,
        ap_done => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_done,
        ap_idle => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_idle,
        ap_ready => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_ready,
        DataRAM_10_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_d0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_ce1,
        DataRAM_10_q1 => DataRAM_10_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_d0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_d0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_1_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_d0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        RAMSel_cast => empty_reg_1374,
        grp_MUL_MOD_fu_1706_p_din1 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din1,
        grp_MUL_MOD_fu_1706_p_din2 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din2,
        grp_MUL_MOD_fu_1706_p_din3 => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din3,
        grp_MUL_MOD_fu_1706_p_dout0 => grp_MUL_MOD_fu_1706_ap_return,
        grp_MUL_MOD_fu_1706_p_ce => grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_ce);

    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700 : component Crypto_Crypto_Pipeline_MUL_INV_LOOP22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_start,
        ap_done => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_done,
        ap_idle => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_idle,
        ap_ready => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_ready,
        DataRAM_11_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_d0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_ce1,
        DataRAM_11_q1 => DataRAM_11_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_d0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_ce1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_d0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_2_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_d0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709 : component Crypto_Crypto_Pipeline_INTT_PE_LOOP6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_start,
        ap_done => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_done,
        ap_idle => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_idle,
        ap_ready => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_ready,
        hf_11 => hf_5_reg_1529,
        trunc_ln223_s => trunc_ln223_6_reg_1552,
        DataRAM_2_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_ce1,
        DataRAM_2_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_we1,
        DataRAM_2_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_d1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_ce1,
        DataRAM_5_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_we1,
        DataRAM_5_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_d1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_ce1,
        DataRAM_8_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_we1,
        DataRAM_8_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_d1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_11_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_ce1,
        DataRAM_11_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_we1,
        DataRAM_11_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_d1,
        DataRAM_11_q1 => DataRAM_11_q1,
        RAMSel_cast => empty_reg_1374,
        trunc_ln223_8 => trunc_ln223_8_reg_1534,
        trunc_ln223_9 => trunc_ln223_5_reg_1539,
        INTTTWiddleRAM_2_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_address0,
        INTTTWiddleRAM_2_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_ce0,
        INTTTWiddleRAM_2_q0 => INTTTWiddleRAM_2_q0,
        INTTTWiddleRAM_2_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_address1,
        INTTTWiddleRAM_2_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_ce1,
        INTTTWiddleRAM_2_q1 => INTTTWiddleRAM_2_q1,
        grp_ADD_MOD_fu_1700_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din1,
        grp_ADD_MOD_fu_1700_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din2,
        grp_ADD_MOD_fu_1700_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din3,
        grp_ADD_MOD_fu_1700_p_dout0 => grp_ADD_MOD_fu_1700_ap_return,
        grp_ADD_MOD_fu_1700_p_ready => grp_ADD_MOD_fu_1700_ap_ready,
        grp_MUL_MOD_fu_1706_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din1,
        grp_MUL_MOD_fu_1706_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din2,
        grp_MUL_MOD_fu_1706_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din3,
        grp_MUL_MOD_fu_1706_p_dout0 => grp_MUL_MOD_fu_1706_ap_return,
        grp_MUL_MOD_fu_1706_p_ce => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_ce,
        grp_SUB_MOD_fu_1712_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din1,
        grp_SUB_MOD_fu_1712_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din2,
        grp_SUB_MOD_fu_1712_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din3,
        grp_SUB_MOD_fu_1712_p_dout0 => grp_SUB_MOD_fu_1712_ap_return,
        grp_SUB_MOD_fu_1712_p_ready => grp_SUB_MOD_fu_1712_ap_ready);

    grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723 : component Crypto_Crypto_Pipeline_VITIS_LOOP_165_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_ready,
        DataRAM_9_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_d0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_d0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_d0,
        DataRAM_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_d0,
        BitReverseData_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_BitReverseData_address0,
        BitReverseData_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_BitReverseData_ce0,
        BitReverseData_q0 => BitReverseData_q0,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733 : component Crypto_Crypto_Pipeline_VITIS_LOOP_165_51
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_ready,
        DataRAM_10_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_d0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_d0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_d0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_d0,
        BitReverseData_1_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_BitReverseData_1_address0,
        BitReverseData_1_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_BitReverseData_1_ce0,
        BitReverseData_1_q0 => BitReverseData_1_q0,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743 : component Crypto_Crypto_Pipeline_VITIS_LOOP_165_52
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_ready,
        DataRAM_11_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_d0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_d0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_d0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_d0,
        BitReverseData_2_address0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_BitReverseData_2_address0,
        BitReverseData_2_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_BitReverseData_2_ce0,
        BitReverseData_2_q0 => BitReverseData_2_q0,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753 : component Crypto_Crypto_Pipeline_NTT_PE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_start,
        ap_done => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_done,
        ap_idle => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_idle,
        ap_ready => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_ready,
        hf_6 => hf_reg_1582,
        trunc_ln178_3 => trunc_ln178_1_reg_1605,
        DataRAM_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_ce1,
        DataRAM_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_we1,
        DataRAM_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_d1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_ce1,
        DataRAM_3_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_we1,
        DataRAM_3_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_d1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_ce1,
        DataRAM_6_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_we1,
        DataRAM_6_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_d1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_9_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_ce1,
        DataRAM_9_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_we1,
        DataRAM_9_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_d1,
        DataRAM_9_q1 => DataRAM_9_q1,
        RAMSel_cast => empty_reg_1374,
        trunc_ln14 => trunc_ln_reg_1587,
        trunc_ln178_1 => trunc_ln178_reg_1592,
        NTTTWiddleRAM_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_address0,
        NTTTWiddleRAM_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_ce0,
        NTTTWiddleRAM_q0 => NTTTWiddleRAM_q0,
        NTTTWiddleRAM_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_address1,
        NTTTWiddleRAM_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_ce1,
        NTTTWiddleRAM_q1 => NTTTWiddleRAM_q1,
        grp_ADD_MOD_fu_1700_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din1,
        grp_ADD_MOD_fu_1700_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din2,
        grp_ADD_MOD_fu_1700_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din3,
        grp_ADD_MOD_fu_1700_p_dout0 => grp_ADD_MOD_fu_1700_ap_return,
        grp_ADD_MOD_fu_1700_p_ready => grp_ADD_MOD_fu_1700_ap_ready,
        grp_MUL_MOD_fu_1706_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din1,
        grp_MUL_MOD_fu_1706_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din2,
        grp_MUL_MOD_fu_1706_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din3,
        grp_MUL_MOD_fu_1706_p_dout0 => grp_MUL_MOD_fu_1706_ap_return,
        grp_MUL_MOD_fu_1706_p_ce => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_ce,
        grp_SUB_MOD_fu_1712_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din1,
        grp_SUB_MOD_fu_1712_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din2,
        grp_SUB_MOD_fu_1712_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din3,
        grp_SUB_MOD_fu_1712_p_dout0 => grp_SUB_MOD_fu_1712_ap_return,
        grp_SUB_MOD_fu_1712_p_ready => grp_SUB_MOD_fu_1712_ap_ready);

    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767 : component Crypto_Crypto_Pipeline_NTT_PE_LOOP19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_start,
        ap_done => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_done,
        ap_idle => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_idle,
        ap_ready => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_ready,
        hf_8 => hf_2_reg_1628,
        trunc_ln178_7 => trunc_ln178_3_reg_1651,
        DataRAM_1_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_ce1,
        DataRAM_1_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_we1,
        DataRAM_1_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_d1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_ce1,
        DataRAM_4_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_we1,
        DataRAM_4_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_d1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_ce1,
        DataRAM_7_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_we1,
        DataRAM_7_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_d1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_10_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_ce1,
        DataRAM_10_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_we1,
        DataRAM_10_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_d1,
        DataRAM_10_q1 => DataRAM_10_q1,
        RAMSel_cast => empty_reg_1374,
        trunc_ln178_4 => trunc_ln178_4_reg_1633,
        trunc_ln178_5 => trunc_ln178_2_reg_1638,
        NTTTWiddleRAM_1_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_address0,
        NTTTWiddleRAM_1_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_ce0,
        NTTTWiddleRAM_1_q0 => NTTTWiddleRAM_1_q0,
        NTTTWiddleRAM_1_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_address1,
        NTTTWiddleRAM_1_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_ce1,
        NTTTWiddleRAM_1_q1 => NTTTWiddleRAM_1_q1,
        grp_ADD_MOD_fu_1700_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din1,
        grp_ADD_MOD_fu_1700_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din2,
        grp_ADD_MOD_fu_1700_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din3,
        grp_ADD_MOD_fu_1700_p_dout0 => grp_ADD_MOD_fu_1700_ap_return,
        grp_ADD_MOD_fu_1700_p_ready => grp_ADD_MOD_fu_1700_ap_ready,
        grp_MUL_MOD_fu_1706_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din1,
        grp_MUL_MOD_fu_1706_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din2,
        grp_MUL_MOD_fu_1706_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din3,
        grp_MUL_MOD_fu_1706_p_dout0 => grp_MUL_MOD_fu_1706_ap_return,
        grp_MUL_MOD_fu_1706_p_ce => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_ce,
        grp_SUB_MOD_fu_1712_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din1,
        grp_SUB_MOD_fu_1712_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din2,
        grp_SUB_MOD_fu_1712_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din3,
        grp_SUB_MOD_fu_1712_p_dout0 => grp_SUB_MOD_fu_1712_ap_return,
        grp_SUB_MOD_fu_1712_p_ready => grp_SUB_MOD_fu_1712_ap_ready);

    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781 : component Crypto_Crypto_Pipeline_NTT_PE_LOOP20
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_start,
        ap_done => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_done,
        ap_idle => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_idle,
        ap_ready => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_ready,
        hf_10 => hf_4_reg_1667,
        trunc_ln178_s => trunc_ln178_6_reg_1690,
        DataRAM_2_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_ce1,
        DataRAM_2_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_we1,
        DataRAM_2_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_d1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_ce1,
        DataRAM_5_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_we1,
        DataRAM_5_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_d1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_ce1,
        DataRAM_8_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_we1,
        DataRAM_8_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_d1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_11_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_ce1,
        DataRAM_11_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_we1,
        DataRAM_11_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_d1,
        DataRAM_11_q1 => DataRAM_11_q1,
        RAMSel_cast => empty_reg_1374,
        trunc_ln178_8 => trunc_ln178_8_reg_1672,
        trunc_ln178_9 => trunc_ln178_5_reg_1677,
        NTTTWiddleRAM_2_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_address0,
        NTTTWiddleRAM_2_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_ce0,
        NTTTWiddleRAM_2_q0 => NTTTWiddleRAM_2_q0,
        NTTTWiddleRAM_2_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_address1,
        NTTTWiddleRAM_2_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_ce1,
        NTTTWiddleRAM_2_q1 => NTTTWiddleRAM_2_q1,
        grp_ADD_MOD_fu_1700_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din1,
        grp_ADD_MOD_fu_1700_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din2,
        grp_ADD_MOD_fu_1700_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din3,
        grp_ADD_MOD_fu_1700_p_dout0 => grp_ADD_MOD_fu_1700_ap_return,
        grp_ADD_MOD_fu_1700_p_ready => grp_ADD_MOD_fu_1700_ap_ready,
        grp_MUL_MOD_fu_1706_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din1,
        grp_MUL_MOD_fu_1706_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din2,
        grp_MUL_MOD_fu_1706_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din3,
        grp_MUL_MOD_fu_1706_p_dout0 => grp_MUL_MOD_fu_1706_ap_return,
        grp_MUL_MOD_fu_1706_p_ce => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_ce,
        grp_SUB_MOD_fu_1712_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din1,
        grp_SUB_MOD_fu_1712_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din2,
        grp_SUB_MOD_fu_1712_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din3,
        grp_SUB_MOD_fu_1712_p_dout0 => grp_SUB_MOD_fu_1712_ap_return,
        grp_SUB_MOD_fu_1712_p_ready => grp_SUB_MOD_fu_1712_ap_ready);

    grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795 : component Crypto_Crypto_Pipeline_VITIS_LOOP_83_311
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_ready,
        INTTTWiddleRAM_1_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_address0,
        INTTTWiddleRAM_1_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_ce0,
        INTTTWiddleRAM_1_we0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_we0,
        INTTTWiddleRAM_1_d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_d0,
        NTTTWiddleRAM_1_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_address0,
        NTTTWiddleRAM_1_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_ce0,
        NTTTWiddleRAM_1_we0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_we0,
        NTTTWiddleRAM_1_d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_d0,
        NTTTwiddleIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTwiddleIn_address0,
        NTTTwiddleIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTwiddleIn_ce0,
        NTTTwiddleIn_q0 => NTTTwiddleIn_q0,
        INTTTwiddleIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTwiddleIn_address0,
        INTTTwiddleIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTwiddleIn_ce0,
        INTTTwiddleIn_q0 => INTTTwiddleIn_q0);

    grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805 : component Crypto_Crypto_Pipeline_VITIS_LOOP_72_29
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_ready,
        DataRAM_1_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_10_ce0,
        DataRAM_10_q0 => DataRAM_10_q0,
        RAMSel_cast => empty_reg_1374,
        DataIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_address0,
        DataIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_ce0,
        DataIn_we0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_we0,
        DataIn_d0 => grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_d0);

    grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816 : component Crypto_Crypto_Pipeline_VITIS_LOOP_61_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_ready,
        DataRAM_10_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_d0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_d0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_d0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_d0,
        DataIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataIn_address0,
        DataIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataIn_ce0,
        DataIn_q0 => DataIn_q0,
        RAMSel_cast => empty_reg_1374);

    grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827 : component Crypto_Crypto_Pipeline_VITIS_LOOP_83_312
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_ready,
        INTTTWiddleRAM_2_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_address0,
        INTTTWiddleRAM_2_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_ce0,
        INTTTWiddleRAM_2_we0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_we0,
        INTTTWiddleRAM_2_d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_d0,
        NTTTWiddleRAM_2_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_address0,
        NTTTWiddleRAM_2_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_ce0,
        NTTTWiddleRAM_2_we0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_we0,
        NTTTWiddleRAM_2_d0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_d0,
        NTTTwiddleIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTwiddleIn_address0,
        NTTTwiddleIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTwiddleIn_ce0,
        NTTTwiddleIn_q0 => NTTTwiddleIn_q0,
        INTTTwiddleIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTwiddleIn_address0,
        INTTTwiddleIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTwiddleIn_ce0,
        INTTTwiddleIn_q0 => INTTTwiddleIn_q0);

    grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837 : component Crypto_Crypto_Pipeline_VITIS_LOOP_72_210
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_ready,
        DataRAM_2_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_8_ce0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_11_ce0,
        DataRAM_11_q0 => DataRAM_11_q0,
        RAMSel_cast => empty_reg_1374,
        DataIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_address0,
        DataIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_ce0,
        DataIn_we0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_we0,
        DataIn_d0 => grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_d0);

    grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848 : component Crypto_Crypto_Pipeline_VITIS_LOOP_61_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_ready,
        DataRAM_11_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_d0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_d0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_d0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_d0,
        DataIn_address0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataIn_address0,
        DataIn_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataIn_ce0,
        DataIn_q0 => DataIn_q0,
        RAMSel_cast => empty_reg_1374);

    grp_ADD_MOD_fu_1700 : component Crypto_ADD_MOD
    port map (
        ap_ready => grp_ADD_MOD_fu_1700_ap_ready,
        input1_val => grp_ADD_MOD_fu_1700_input1_val,
        input2_val => grp_ADD_MOD_fu_1700_input2_val,
        MOD_INDEX => grp_ADD_MOD_fu_1700_MOD_INDEX,
        ap_return => grp_ADD_MOD_fu_1700_ap_return);

    grp_MUL_MOD_fu_1706 : component Crypto_MUL_MOD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        input1_val => grp_MUL_MOD_fu_1706_input1_val,
        input2_val => grp_MUL_MOD_fu_1706_input2_val,
        MOD_INDEX => grp_MUL_MOD_fu_1706_MOD_INDEX,
        ap_return => grp_MUL_MOD_fu_1706_ap_return,
        ap_ce => grp_MUL_MOD_fu_1706_ap_ce);

    grp_SUB_MOD_fu_1712 : component Crypto_SUB_MOD
    port map (
        ap_ready => grp_SUB_MOD_fu_1712_ap_ready,
        input1_val => grp_SUB_MOD_fu_1712_input1_val,
        input2_val => grp_SUB_MOD_fu_1712_input2_val,
        MOD_INDEX => grp_SUB_MOD_fu_1712_MOD_INDEX,
        ap_return => grp_SUB_MOD_fu_1712_ap_return);

    control_s_axi_U : component Crypto_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        RAMSel => RAMSel,
        RAMSel1 => RAMSel1,
        OP => OP,
        NTTTwiddleIn_address0 => NTTTwiddleIn_address0,
        NTTTwiddleIn_ce0 => NTTTwiddleIn_ce0,
        NTTTwiddleIn_q0 => NTTTwiddleIn_q0,
        DataIn_address0 => DataIn_address0,
        DataIn_ce0 => DataIn_ce0,
        DataIn_we0 => DataIn_we0,
        DataIn_d0 => DataIn_d0,
        DataIn_q0 => DataIn_q0,
        INTTTwiddleIn_address0 => INTTTwiddleIn_address0,
        INTTTwiddleIn_ce0 => INTTTwiddleIn_ce0,
        INTTTwiddleIn_q0 => INTTTwiddleIn_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    sdiv_15ns_32s_11_19_seq_1_U348 : component Crypto_sdiv_15ns_32s_11_19_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 19,
        din0_WIDTH => 15,
        din1_WIDTH => 32,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_904_ap_start,
        done => grp_fu_904_ap_done,
        din0 => grp_fu_904_p0,
        din1 => h_1_fu_276,
        ce => ap_const_logic_1,
        dout => grp_fu_904_p2);

    sdiv_15ns_32s_11_19_seq_1_U349 : component Crypto_sdiv_15ns_32s_11_19_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 19,
        din0_WIDTH => 15,
        din1_WIDTH => 32,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_984_ap_start,
        done => grp_fu_984_ap_done,
        din0 => grp_fu_984_p0,
        din1 => h_3_fu_280,
        ce => ap_const_logic_1,
        dout => grp_fu_984_p2);

    sdiv_15ns_32s_11_19_seq_1_U350 : component Crypto_sdiv_15ns_32s_11_19_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 19,
        din0_WIDTH => 15,
        din1_WIDTH => 32,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1064_ap_start,
        done => grp_fu_1064_ap_done,
        din0 => grp_fu_1064_p0,
        din1 => h_7_fu_284,
        ce => ap_const_logic_1,
        dout => grp_fu_1064_p2);

    sdiv_15ns_32s_11_19_seq_1_U351 : component Crypto_sdiv_15ns_32s_11_19_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 19,
        din0_WIDTH => 15,
        din1_WIDTH => 32,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1144_ap_start,
        done => grp_fu_1144_ap_done,
        din0 => grp_fu_1144_p0,
        din1 => h_fu_288,
        ce => ap_const_logic_1,
        dout => grp_fu_1144_p2);

    sdiv_15ns_32s_11_19_seq_1_U352 : component Crypto_sdiv_15ns_32s_11_19_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 19,
        din0_WIDTH => 15,
        din1_WIDTH => 32,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1224_ap_start,
        done => grp_fu_1224_ap_done,
        din0 => grp_fu_1224_p0,
        din1 => h_2_fu_292,
        ce => ap_const_logic_1,
        dout => grp_fu_1224_p2);

    sdiv_15ns_32s_11_19_seq_1_U353 : component Crypto_sdiv_15ns_32s_11_19_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 19,
        din0_WIDTH => 15,
        din1_WIDTH => 32,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1304_ap_start,
        done => grp_fu_1304_ap_done,
        din0 => grp_fu_1304_p0,
        din1 => h_6_fu_296,
        ce => ap_const_logic_1,
        dout => grp_fu_1304_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln219_2_fu_1058_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
                    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln219_2_fu_1058_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
                    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln219_2_fu_1058_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
                    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state117)) then 
                    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
                    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
                    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_0 = OP_read_read_fu_300_p2) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_0 = OP_read_read_fu_300_p2) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_0 = OP_read_read_fu_300_p2) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_8 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_8 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_8 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_2 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_2 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_2 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_1 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_1 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_1 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state143))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state145))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_5 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state145))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state143))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_6 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state143))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state145))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_7 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_apply_bit_reverse_fu_384_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_apply_bit_reverse_fu_384_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and 
    (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1)))) then 
                    grp_apply_bit_reverse_fu_384_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_apply_bit_reverse_fu_384_ap_ready = ap_const_logic_1)) then 
                    grp_apply_bit_reverse_fu_384_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_apply_bit_reverse_fu_392_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_apply_bit_reverse_fu_392_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and 
    (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1)))) then 
                    grp_apply_bit_reverse_fu_392_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_apply_bit_reverse_fu_392_ap_ready = ap_const_logic_1)) then 
                    grp_apply_bit_reverse_fu_392_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_apply_bit_reverse_fu_400_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_apply_bit_reverse_fu_400_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_0) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and 
    (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1)) or ((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (empty_fu_859_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1)))) then 
                    grp_apply_bit_reverse_fu_400_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_apply_bit_reverse_fu_400_ap_ready = ap_const_logic_1)) then 
                    grp_apply_bit_reverse_fu_400_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_1_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                h_1_fu_276(1) <= '1';
                h_1_fu_276(2) <= '0';
                h_1_fu_276(3) <= '0';
                h_1_fu_276(4) <= '0';
                h_1_fu_276(5) <= '0';
                h_1_fu_276(6) <= '0';
                h_1_fu_276(7) <= '0';
                h_1_fu_276(8) <= '0';
                h_1_fu_276(9) <= '0';
                h_1_fu_276(10) <= '0';
                h_1_fu_276(11) <= '0';
                h_1_fu_276(12) <= '0';
                h_1_fu_276(13) <= '0';
                h_1_fu_276(14) <= '0';
                h_1_fu_276(15) <= '0';
                h_1_fu_276(16) <= '0';
                h_1_fu_276(17) <= '0';
                h_1_fu_276(18) <= '0';
                h_1_fu_276(19) <= '0';
                h_1_fu_276(20) <= '0';
                h_1_fu_276(21) <= '0';
                h_1_fu_276(22) <= '0';
                h_1_fu_276(23) <= '0';
                h_1_fu_276(24) <= '0';
                h_1_fu_276(25) <= '0';
                h_1_fu_276(26) <= '0';
                h_1_fu_276(27) <= '0';
                h_1_fu_276(28) <= '0';
                h_1_fu_276(29) <= '0';
                h_1_fu_276(30) <= '0';
                h_1_fu_276(31) <= '0';
            elsif (((icmp_ln223_fu_950_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                                h_1_fu_276(31 downto 1) <= h_10_fu_965_p2(31 downto 1);
            end if; 
        end if;
    end process;

    h_2_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln174_fu_1138_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                h_2_fu_292(1) <= '1';
                h_2_fu_292(2) <= '0';
                h_2_fu_292(3) <= '0';
                h_2_fu_292(4) <= '0';
                h_2_fu_292(5) <= '0';
                h_2_fu_292(6) <= '0';
                h_2_fu_292(7) <= '0';
                h_2_fu_292(8) <= '0';
                h_2_fu_292(9) <= '0';
                h_2_fu_292(10) <= '0';
                h_2_fu_292(11) <= '0';
                h_2_fu_292(12) <= '0';
                h_2_fu_292(13) <= '0';
                h_2_fu_292(14) <= '0';
                h_2_fu_292(15) <= '0';
                h_2_fu_292(16) <= '0';
                h_2_fu_292(17) <= '0';
                h_2_fu_292(18) <= '0';
                h_2_fu_292(19) <= '0';
                h_2_fu_292(20) <= '0';
                h_2_fu_292(21) <= '0';
                h_2_fu_292(22) <= '0';
                h_2_fu_292(23) <= '0';
                h_2_fu_292(24) <= '0';
                h_2_fu_292(25) <= '0';
                h_2_fu_292(26) <= '0';
                h_2_fu_292(27) <= '0';
                h_2_fu_292(28) <= '0';
                h_2_fu_292(29) <= '0';
                h_2_fu_292(30) <= '0';
                h_2_fu_292(31) <= '0';
            elsif (((icmp_ln178_1_fu_1270_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state116))) then 
                                h_2_fu_292(31 downto 1) <= h_12_fu_1285_p2(31 downto 1);
            end if; 
        end if;
    end process;

    h_3_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln219_fu_898_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                h_3_fu_280(1) <= '1';
                h_3_fu_280(2) <= '0';
                h_3_fu_280(3) <= '0';
                h_3_fu_280(4) <= '0';
                h_3_fu_280(5) <= '0';
                h_3_fu_280(6) <= '0';
                h_3_fu_280(7) <= '0';
                h_3_fu_280(8) <= '0';
                h_3_fu_280(9) <= '0';
                h_3_fu_280(10) <= '0';
                h_3_fu_280(11) <= '0';
                h_3_fu_280(12) <= '0';
                h_3_fu_280(13) <= '0';
                h_3_fu_280(14) <= '0';
                h_3_fu_280(15) <= '0';
                h_3_fu_280(16) <= '0';
                h_3_fu_280(17) <= '0';
                h_3_fu_280(18) <= '0';
                h_3_fu_280(19) <= '0';
                h_3_fu_280(20) <= '0';
                h_3_fu_280(21) <= '0';
                h_3_fu_280(22) <= '0';
                h_3_fu_280(23) <= '0';
                h_3_fu_280(24) <= '0';
                h_3_fu_280(25) <= '0';
                h_3_fu_280(26) <= '0';
                h_3_fu_280(27) <= '0';
                h_3_fu_280(28) <= '0';
                h_3_fu_280(29) <= '0';
                h_3_fu_280(30) <= '0';
                h_3_fu_280(31) <= '0';
            elsif (((icmp_ln223_1_fu_1030_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state46))) then 
                                h_3_fu_280(31 downto 1) <= h_14_fu_1045_p2(31 downto 1);
            end if; 
        end if;
    end process;

    h_6_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln174_1_fu_1218_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state97))) then 
                h_6_fu_296(1) <= '1';
                h_6_fu_296(2) <= '0';
                h_6_fu_296(3) <= '0';
                h_6_fu_296(4) <= '0';
                h_6_fu_296(5) <= '0';
                h_6_fu_296(6) <= '0';
                h_6_fu_296(7) <= '0';
                h_6_fu_296(8) <= '0';
                h_6_fu_296(9) <= '0';
                h_6_fu_296(10) <= '0';
                h_6_fu_296(11) <= '0';
                h_6_fu_296(12) <= '0';
                h_6_fu_296(13) <= '0';
                h_6_fu_296(14) <= '0';
                h_6_fu_296(15) <= '0';
                h_6_fu_296(16) <= '0';
                h_6_fu_296(17) <= '0';
                h_6_fu_296(18) <= '0';
                h_6_fu_296(19) <= '0';
                h_6_fu_296(20) <= '0';
                h_6_fu_296(21) <= '0';
                h_6_fu_296(22) <= '0';
                h_6_fu_296(23) <= '0';
                h_6_fu_296(24) <= '0';
                h_6_fu_296(25) <= '0';
                h_6_fu_296(26) <= '0';
                h_6_fu_296(27) <= '0';
                h_6_fu_296(28) <= '0';
                h_6_fu_296(29) <= '0';
                h_6_fu_296(30) <= '0';
                h_6_fu_296(31) <= '0';
            elsif (((icmp_ln178_2_fu_1345_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state138))) then 
                                h_6_fu_296(31 downto 1) <= h_16_fu_1360_p2(31 downto 1);
            end if; 
        end if;
    end process;

    h_7_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln219_1_fu_978_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                h_7_fu_284(1) <= '1';
                h_7_fu_284(2) <= '0';
                h_7_fu_284(3) <= '0';
                h_7_fu_284(4) <= '0';
                h_7_fu_284(5) <= '0';
                h_7_fu_284(6) <= '0';
                h_7_fu_284(7) <= '0';
                h_7_fu_284(8) <= '0';
                h_7_fu_284(9) <= '0';
                h_7_fu_284(10) <= '0';
                h_7_fu_284(11) <= '0';
                h_7_fu_284(12) <= '0';
                h_7_fu_284(13) <= '0';
                h_7_fu_284(14) <= '0';
                h_7_fu_284(15) <= '0';
                h_7_fu_284(16) <= '0';
                h_7_fu_284(17) <= '0';
                h_7_fu_284(18) <= '0';
                h_7_fu_284(19) <= '0';
                h_7_fu_284(20) <= '0';
                h_7_fu_284(21) <= '0';
                h_7_fu_284(22) <= '0';
                h_7_fu_284(23) <= '0';
                h_7_fu_284(24) <= '0';
                h_7_fu_284(25) <= '0';
                h_7_fu_284(26) <= '0';
                h_7_fu_284(27) <= '0';
                h_7_fu_284(28) <= '0';
                h_7_fu_284(29) <= '0';
                h_7_fu_284(30) <= '0';
                h_7_fu_284(31) <= '0';
            elsif (((icmp_ln223_2_fu_1105_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state68))) then 
                                h_7_fu_284(31 downto 1) <= h_17_fu_1120_p2(31 downto 1);
            end if; 
        end if;
    end process;

    h_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state72_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
                h_fu_288(1) <= '1';
                h_fu_288(2) <= '0';
                h_fu_288(3) <= '0';
                h_fu_288(4) <= '0';
                h_fu_288(5) <= '0';
                h_fu_288(6) <= '0';
                h_fu_288(7) <= '0';
                h_fu_288(8) <= '0';
                h_fu_288(9) <= '0';
                h_fu_288(10) <= '0';
                h_fu_288(11) <= '0';
                h_fu_288(12) <= '0';
                h_fu_288(13) <= '0';
                h_fu_288(14) <= '0';
                h_fu_288(15) <= '0';
                h_fu_288(16) <= '0';
                h_fu_288(17) <= '0';
                h_fu_288(18) <= '0';
                h_fu_288(19) <= '0';
                h_fu_288(20) <= '0';
                h_fu_288(21) <= '0';
                h_fu_288(22) <= '0';
                h_fu_288(23) <= '0';
                h_fu_288(24) <= '0';
                h_fu_288(25) <= '0';
                h_fu_288(26) <= '0';
                h_fu_288(27) <= '0';
                h_fu_288(28) <= '0';
                h_fu_288(29) <= '0';
                h_fu_288(30) <= '0';
                h_fu_288(31) <= '0';
            elsif (((icmp_ln178_fu_1190_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state94))) then 
                                h_fu_288(31 downto 1) <= h_8_fu_1205_p2(31 downto 1);
            end if; 
        end if;
    end process;

    j_21_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) and (grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_done = ap_const_logic_1))) then 
                j_21_reg_318 <= add_ln223_reg_1472;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                j_21_reg_318 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_22_reg_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state118) and (grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_done = ap_const_logic_1))) then 
                j_22_reg_362 <= add_ln178_1_reg_1656;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
                j_22_reg_362 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_23_reg_329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state48) and (grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_done = ap_const_logic_1))) then 
                j_23_reg_329 <= add_ln223_1_reg_1518;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                j_23_reg_329 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_24_reg_373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state140))) then 
                j_24_reg_373 <= add_ln178_2_reg_1695;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state137)) then 
                j_24_reg_373 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_25_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state70) and (grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_done = ap_const_logic_1))) then 
                j_25_reg_340 <= add_ln223_2_reg_1557;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
                j_25_reg_340 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state96) and (grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_done = ap_const_logic_1))) then 
                j_reg_351 <= add_ln178_reg_1610;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
                j_reg_351 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                OP_read_reg_1370 <= OP;
                empty_133_reg_1411 <= empty_133_fu_877_p1;
                empty_reg_1374 <= empty_fu_859_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln178_1_fu_1270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state116))) then
                add_ln178_1_reg_1656 <= add_ln178_1_fu_1280_p2;
                trunc_ln178_3_reg_1651 <= trunc_ln178_3_fu_1276_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln178_2_fu_1345_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state138))) then
                add_ln178_2_reg_1695 <= add_ln178_2_fu_1355_p2;
                trunc_ln178_6_reg_1690 <= trunc_ln178_6_fu_1351_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln178_fu_1190_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state94))) then
                add_ln178_reg_1610 <= add_ln178_fu_1200_p2;
                trunc_ln178_1_reg_1605 <= trunc_ln178_1_fu_1196_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln223_1_fu_1030_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                add_ln223_1_reg_1518 <= add_ln223_1_fu_1040_p2;
                trunc_ln223_3_reg_1513 <= trunc_ln223_3_fu_1036_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln223_2_fu_1105_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                add_ln223_2_reg_1557 <= add_ln223_2_fu_1115_p2;
                trunc_ln223_6_reg_1552 <= trunc_ln223_6_fu_1111_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln223_fu_950_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                add_ln223_reg_1472 <= add_ln223_fu_960_p2;
                trunc_ln223_1_reg_1467 <= trunc_ln223_1_fu_956_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                hf_1_reg_1444 <= hf_1_fu_915_p1(31 downto 1);
                    sext_ln223_reg_1459(63 downto 1) <= sext_ln223_fu_937_p1(63 downto 1);
                trunc_ln1_reg_1449 <= trunc_ln1_fu_924_p1(12 downto 1);
                trunc_ln223_reg_1454 <= trunc_ln223_fu_933_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state115)) then
                hf_2_reg_1628 <= hf_2_fu_1235_p1(31 downto 1);
                    sext_ln178_1_reg_1643(63 downto 1) <= sext_ln178_1_fu_1257_p1(63 downto 1);
                trunc_ln178_2_reg_1638 <= trunc_ln178_2_fu_1253_p1;
                trunc_ln178_4_reg_1633 <= trunc_ln178_4_fu_1244_p1(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                hf_3_reg_1490 <= hf_3_fu_995_p1(31 downto 1);
                    sext_ln223_1_reg_1505(63 downto 1) <= sext_ln223_1_fu_1017_p1(63 downto 1);
                trunc_ln223_2_reg_1500 <= trunc_ln223_2_fu_1013_p1;
                trunc_ln223_4_reg_1495 <= trunc_ln223_4_fu_1004_p1(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state137)) then
                hf_4_reg_1667 <= hf_4_fu_1310_p1(31 downto 1);
                    sext_ln178_2_reg_1682(63 downto 1) <= sext_ln178_2_fu_1332_p1(63 downto 1);
                trunc_ln178_5_reg_1677 <= trunc_ln178_5_fu_1328_p1;
                trunc_ln178_8_reg_1672 <= trunc_ln178_8_fu_1319_p1(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                hf_5_reg_1529 <= hf_5_fu_1070_p1(31 downto 1);
                    sext_ln223_2_reg_1544(63 downto 1) <= sext_ln223_2_fu_1092_p1(63 downto 1);
                trunc_ln223_5_reg_1539 <= trunc_ln223_5_fu_1088_p1;
                trunc_ln223_8_reg_1534 <= trunc_ln223_8_fu_1079_p1(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state93)) then
                hf_reg_1582 <= hf_fu_1155_p1(31 downto 1);
                    sext_ln178_reg_1597(63 downto 1) <= sext_ln178_fu_1177_p1(63 downto 1);
                trunc_ln178_reg_1592 <= trunc_ln178_fu_1173_p1;
                trunc_ln_reg_1587 <= trunc_ln_fu_1164_p1(12 downto 1);
            end if;
        end if;
    end process;
    sext_ln223_reg_1459(0) <= '0';
    sext_ln223_1_reg_1505(0) <= '0';
    sext_ln223_2_reg_1544(0) <= '0';
    sext_ln178_reg_1597(0) <= '0';
    sext_ln178_1_reg_1643(0) <= '0';
    sext_ln178_2_reg_1682(0) <= '0';
    h_1_fu_276(0) <= '0';
    h_3_fu_280(0) <= '0';
    h_7_fu_284(0) <= '0';
    h_fu_288(0) <= '0';
    h_2_fu_292(0) <= '0';
    h_6_fu_296(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, OP_read_read_fu_300_p2, OP_read_reg_1370, ap_CS_fsm_state24, icmp_ln223_fu_950_p2, ap_CS_fsm_state46, icmp_ln223_1_fu_1030_p2, ap_CS_fsm_state68, icmp_ln223_2_fu_1105_p2, ap_CS_fsm_state94, icmp_ln178_fu_1190_p2, ap_CS_fsm_state116, icmp_ln178_1_fu_1270_p2, ap_CS_fsm_state138, icmp_ln178_2_fu_1345_p2, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_done, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_done, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_done, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_done, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_done, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_done, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state49, icmp_ln219_2_fu_1058_p2, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144, ap_CS_fsm_state146, ap_block_state2_on_subcall_done, ap_CS_fsm_state5, icmp_ln219_fu_898_p2, ap_CS_fsm_state27, icmp_ln219_1_fu_978_p2, ap_block_state72_on_subcall_done, ap_CS_fsm_state75, icmp_ln174_fu_1138_p2, ap_CS_fsm_state97, icmp_ln174_1_fu_1218_p2, ap_CS_fsm_state119, icmp_ln174_2_fu_1298_p2, ap_block_state4_on_subcall_done, ap_block_state71_on_subcall_done, ap_block_state74_on_subcall_done, ap_block_state141_on_subcall_done, ap_block_state142_on_subcall_done, ap_block_state144_on_subcall_done, ap_block_state146_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_lv32_3 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                elsif (((ap_const_lv32_4 = OP_read_read_fu_300_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not((ap_const_lv32_5 = OP_read_read_fu_300_p2)) and not((ap_const_lv32_6 = OP_read_read_fu_300_p2)) and not((ap_const_lv32_7 = OP_read_read_fu_300_p2)) and not((ap_const_lv32_8 = OP_read_read_fu_300_p2)) and not((ap_const_lv32_0 = OP_read_read_fu_300_p2)) and not((ap_const_lv32_1 = OP_read_read_fu_300_p2)) and not((ap_const_lv32_2 = OP_read_read_fu_300_p2)) and not((ap_const_lv32_3 = OP_read_read_fu_300_p2)) and not((ap_const_lv32_4 = OP_read_read_fu_300_p2)) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state147;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and ((ap_const_lv32_5 = OP_read_read_fu_300_p2) or ((ap_const_lv32_6 = OP_read_read_fu_300_p2) or (ap_const_lv32_7 = OP_read_read_fu_300_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state142;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and ((ap_const_lv32_8 = OP_read_read_fu_300_p2) or ((ap_const_lv32_0 = OP_read_read_fu_300_p2) or ((ap_const_lv32_2 = OP_read_read_fu_300_p2) or (ap_const_lv32_1 = OP_read_read_fu_300_p2)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state141;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln219_fu_898_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((icmp_ln223_fu_950_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if (((icmp_ln219_1_fu_978_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((icmp_ln223_1_fu_1030_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state48) and (grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                if (((icmp_ln219_2_fu_1058_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                if (((icmp_ln223_2_fu_1105_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state70) and (grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state70;
                end if;
            when ap_ST_fsm_state71 => 
                if (((ap_const_boolean_0 = ap_block_state71_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                    ap_NS_fsm <= ap_ST_fsm_state147;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                if (((ap_const_boolean_0 = ap_block_state72_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                if (((ap_const_boolean_0 = ap_block_state74_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                if (((icmp_ln174_fu_1138_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state97;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                if (((icmp_ln178_fu_1190_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state94))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state95;
                end if;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state96) and (grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state94;
                else
                    ap_NS_fsm <= ap_ST_fsm_state96;
                end if;
            when ap_ST_fsm_state97 => 
                if (((icmp_ln174_1_fu_1218_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state97))) then
                    ap_NS_fsm <= ap_ST_fsm_state119;
                else
                    ap_NS_fsm <= ap_ST_fsm_state98;
                end if;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state102;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                ap_NS_fsm <= ap_ST_fsm_state104;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                ap_NS_fsm <= ap_ST_fsm_state106;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_state108;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                if (((icmp_ln178_1_fu_1270_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state116))) then
                    ap_NS_fsm <= ap_ST_fsm_state97;
                else
                    ap_NS_fsm <= ap_ST_fsm_state117;
                end if;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state118) and (grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state116;
                else
                    ap_NS_fsm <= ap_ST_fsm_state118;
                end if;
            when ap_ST_fsm_state119 => 
                if (((icmp_ln174_2_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state119))) then
                    ap_NS_fsm <= ap_ST_fsm_state147;
                else
                    ap_NS_fsm <= ap_ST_fsm_state120;
                end if;
            when ap_ST_fsm_state120 => 
                ap_NS_fsm <= ap_ST_fsm_state121;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                ap_NS_fsm <= ap_ST_fsm_state124;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state125 => 
                ap_NS_fsm <= ap_ST_fsm_state126;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                ap_NS_fsm <= ap_ST_fsm_state128;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                ap_NS_fsm <= ap_ST_fsm_state130;
            when ap_ST_fsm_state130 => 
                ap_NS_fsm <= ap_ST_fsm_state131;
            when ap_ST_fsm_state131 => 
                ap_NS_fsm <= ap_ST_fsm_state132;
            when ap_ST_fsm_state132 => 
                ap_NS_fsm <= ap_ST_fsm_state133;
            when ap_ST_fsm_state133 => 
                ap_NS_fsm <= ap_ST_fsm_state134;
            when ap_ST_fsm_state134 => 
                ap_NS_fsm <= ap_ST_fsm_state135;
            when ap_ST_fsm_state135 => 
                ap_NS_fsm <= ap_ST_fsm_state136;
            when ap_ST_fsm_state136 => 
                ap_NS_fsm <= ap_ST_fsm_state137;
            when ap_ST_fsm_state137 => 
                ap_NS_fsm <= ap_ST_fsm_state138;
            when ap_ST_fsm_state138 => 
                if (((icmp_ln178_2_fu_1345_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state138))) then
                    ap_NS_fsm <= ap_ST_fsm_state119;
                else
                    ap_NS_fsm <= ap_ST_fsm_state139;
                end if;
            when ap_ST_fsm_state139 => 
                ap_NS_fsm <= ap_ST_fsm_state140;
            when ap_ST_fsm_state140 => 
                if (((grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state140))) then
                    ap_NS_fsm <= ap_ST_fsm_state138;
                else
                    ap_NS_fsm <= ap_ST_fsm_state140;
                end if;
            when ap_ST_fsm_state141 => 
                if (((ap_const_boolean_0 = ap_block_state141_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state141) and ((ap_const_lv32_8 = OP_read_reg_1370) or ((ap_const_lv32_0 = OP_read_reg_1370) or ((ap_const_lv32_2 = OP_read_reg_1370) or (ap_const_lv32_1 = OP_read_reg_1370)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state147;
                else
                    ap_NS_fsm <= ap_ST_fsm_state141;
                end if;
            when ap_ST_fsm_state142 => 
                if (((ap_const_boolean_0 = ap_block_state142_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state142) and ((ap_const_lv32_5 = OP_read_reg_1370) or ((ap_const_lv32_6 = OP_read_reg_1370) or (ap_const_lv32_7 = OP_read_reg_1370))))) then
                    ap_NS_fsm <= ap_ST_fsm_state143;
                else
                    ap_NS_fsm <= ap_ST_fsm_state142;
                end if;
            when ap_ST_fsm_state143 => 
                ap_NS_fsm <= ap_ST_fsm_state144;
            when ap_ST_fsm_state144 => 
                if (((ap_const_boolean_0 = ap_block_state144_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state144) and ((ap_const_lv32_5 = OP_read_reg_1370) or ((ap_const_lv32_6 = OP_read_reg_1370) or (ap_const_lv32_7 = OP_read_reg_1370))))) then
                    ap_NS_fsm <= ap_ST_fsm_state145;
                else
                    ap_NS_fsm <= ap_ST_fsm_state144;
                end if;
            when ap_ST_fsm_state145 => 
                ap_NS_fsm <= ap_ST_fsm_state146;
            when ap_ST_fsm_state146 => 
                if (((ap_const_boolean_0 = ap_block_state146_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state146) and ((ap_const_lv32_5 = OP_read_reg_1370) or ((ap_const_lv32_6 = OP_read_reg_1370) or (ap_const_lv32_7 = OP_read_reg_1370))))) then
                    ap_NS_fsm <= ap_ST_fsm_state147;
                else
                    ap_NS_fsm <= ap_ST_fsm_state146;
                end if;
            when ap_ST_fsm_state147 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    BitReverseData_1_address0_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_392_result_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_BitReverseData_1_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_BitReverseData_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state4, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            BitReverseData_1_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_BitReverseData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            BitReverseData_1_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_BitReverseData_1_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            BitReverseData_1_address0 <= grp_apply_bit_reverse_fu_392_result_address0;
        else 
            BitReverseData_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_1_ce0_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_392_result_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_BitReverseData_1_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_BitReverseData_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state4, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            BitReverseData_1_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_BitReverseData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            BitReverseData_1_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_BitReverseData_1_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            BitReverseData_1_ce0 <= grp_apply_bit_reverse_fu_392_result_ce0;
        else 
            BitReverseData_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_1_we0_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_392_result_we0, ap_CS_fsm_state2, ap_CS_fsm_state72)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            BitReverseData_1_we0 <= grp_apply_bit_reverse_fu_392_result_we0;
        else 
            BitReverseData_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_2_address0_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_400_result_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_BitReverseData_2_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_BitReverseData_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state4, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            BitReverseData_2_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_BitReverseData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            BitReverseData_2_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_BitReverseData_2_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            BitReverseData_2_address0 <= grp_apply_bit_reverse_fu_400_result_address0;
        else 
            BitReverseData_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_2_ce0_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_400_result_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_BitReverseData_2_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_BitReverseData_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state4, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            BitReverseData_2_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_BitReverseData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            BitReverseData_2_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_BitReverseData_2_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            BitReverseData_2_ce0 <= grp_apply_bit_reverse_fu_400_result_ce0;
        else 
            BitReverseData_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_2_we0_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_400_result_we0, ap_CS_fsm_state2, ap_CS_fsm_state72)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            BitReverseData_2_we0 <= grp_apply_bit_reverse_fu_400_result_we0;
        else 
            BitReverseData_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_address0_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_384_result_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_BitReverseData_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_BitReverseData_address0, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state4, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            BitReverseData_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_BitReverseData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            BitReverseData_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_BitReverseData_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            BitReverseData_address0 <= grp_apply_bit_reverse_fu_384_result_address0;
        else 
            BitReverseData_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_ce0_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_384_result_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_BitReverseData_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_BitReverseData_ce0, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state4, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            BitReverseData_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_BitReverseData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            BitReverseData_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_BitReverseData_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            BitReverseData_ce0 <= grp_apply_bit_reverse_fu_384_result_ce0;
        else 
            BitReverseData_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_we0_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_384_result_we0, ap_CS_fsm_state2, ap_CS_fsm_state72)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            BitReverseData_we0 <= grp_apply_bit_reverse_fu_384_result_we0;
        else 
            BitReverseData_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataIn_address0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataIn_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataIn_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataIn_address0, ap_CS_fsm_state142, ap_CS_fsm_state144, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataIn_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataIn_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataIn_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_address0;
        else 
            DataIn_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    DataIn_ce0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataIn_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataIn_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataIn_ce0, ap_CS_fsm_state142, ap_CS_fsm_state144, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataIn_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataIn_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataIn_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_ce0;
        else 
            DataIn_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataIn_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_d0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_d0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_d0, ap_CS_fsm_state142, ap_CS_fsm_state144, ap_CS_fsm_state146)
    begin
        if ((ap_const_lv32_6 = OP_read_reg_1370)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
                DataIn_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_d0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state144)) then 
                DataIn_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_d0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state142)) then 
                DataIn_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_d0;
            else 
                DataIn_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            DataIn_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataIn_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_we0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_we0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_we0, ap_CS_fsm_state142, ap_CS_fsm_state144, ap_CS_fsm_state146)
    begin
        if ((ap_const_lv32_6 = OP_read_reg_1370)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
                DataIn_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataIn_we0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state144)) then 
                DataIn_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataIn_we0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state142)) then 
                DataIn_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataIn_we0;
            else 
                DataIn_we0 <= ap_const_logic_0;
            end if;
        else 
            DataIn_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_10_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_392_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_address0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_address0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_address0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_10_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_address0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)))) then 
            DataRAM_10_address0 <= grp_apply_bit_reverse_fu_392_x_address0;
        else 
            DataRAM_10_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_10_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_address1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_address1, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_address1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_address1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_address1;
        else 
            DataRAM_10_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_10_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_392_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_10_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_ce0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)))) then 
            DataRAM_10_ce0 <= grp_apply_bit_reverse_fu_392_x_ce0;
        else 
            DataRAM_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_10_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_ce1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_ce1;
        else 
            DataRAM_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_10_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_d0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_d0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_d0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_d0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_d0;
        else 
            DataRAM_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_10_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_d1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_d1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_d1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_10_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_10_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_10_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_d1;
        else 
            DataRAM_10_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_10_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_we0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_we0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_we0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_we0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_10_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_we0;
        else 
            DataRAM_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_10_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_we1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_we1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_we1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_10_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_10_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_10_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_10_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_10_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_10_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_10_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_10_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_10_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_10_we1;
        else 
            DataRAM_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_11_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_400_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_address0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_address0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_address0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_11_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_address0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)))) then 
            DataRAM_11_address0 <= grp_apply_bit_reverse_fu_400_x_address0;
        else 
            DataRAM_11_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_11_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_address1, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_address1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_address1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_address1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_address1;
        else 
            DataRAM_11_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_11_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_400_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_11_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_ce0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)))) then 
            DataRAM_11_ce0 <= grp_apply_bit_reverse_fu_400_x_ce0;
        else 
            DataRAM_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_11_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_ce1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_ce1;
        else 
            DataRAM_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_11_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_d0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_d0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_d0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_d0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_d0;
        else 
            DataRAM_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_11_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_d1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_d1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_d1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_11_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_11_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_11_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_d1;
        else 
            DataRAM_11_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_11_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_we0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_we0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_we0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_we0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_11_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_we0;
        else 
            DataRAM_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_11_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_we1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_we1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_we1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_11_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_11_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_11_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_11_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_11_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_11_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_11_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_11_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_11_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_11_we1;
        else 
            DataRAM_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_392_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_address0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_address0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_address0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_1_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_address0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)))) then 
            DataRAM_1_address0 <= grp_apply_bit_reverse_fu_392_x_address0;
        else 
            DataRAM_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_1_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_address1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_address1, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_address1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_address1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_address1;
        else 
            DataRAM_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_1_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_392_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_1_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_ce0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)))) then 
            DataRAM_1_ce0 <= grp_apply_bit_reverse_fu_392_x_ce0;
        else 
            DataRAM_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_ce1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_ce1;
        else 
            DataRAM_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_d0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_d0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_d0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_d0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_d0;
        else 
            DataRAM_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_1_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_d1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_d1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_d1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_1_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_1_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_1_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_d1;
        else 
            DataRAM_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_1_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_we0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_we0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_we0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_we0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_1_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_we0;
        else 
            DataRAM_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_we1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_we1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_we1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_1_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_1_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_1_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_1_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_1_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_1_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_1_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_1_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_1_we1;
        else 
            DataRAM_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_400_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_address0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_address0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_address0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_2_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_address0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)))) then 
            DataRAM_2_address0 <= grp_apply_bit_reverse_fu_400_x_address0;
        else 
            DataRAM_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_2_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_address1, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_address1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_address1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_address1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_address1;
        else 
            DataRAM_2_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_2_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_400_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_2_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_ce0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)))) then 
            DataRAM_2_ce0 <= grp_apply_bit_reverse_fu_400_x_ce0;
        else 
            DataRAM_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_ce1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_ce1;
        else 
            DataRAM_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_d0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_d0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_d0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_d0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_d0;
        else 
            DataRAM_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_2_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_d1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_d1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_d1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_2_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_2_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_2_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_d1;
        else 
            DataRAM_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_2_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_we0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_we0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_we0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_we0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_2_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_we0;
        else 
            DataRAM_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_we1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_we1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_we1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_2_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_2_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_2_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_2_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_2_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_2_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_2_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_2_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_2_we1;
        else 
            DataRAM_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_384_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_3_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_address0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_3_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)))) then 
            DataRAM_3_address0 <= grp_apply_bit_reverse_fu_384_x_address0;
        else 
            DataRAM_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_3_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_address1, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_address1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_address1;
        else 
            DataRAM_3_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_3_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_384_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_3_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_ce0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_3_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)))) then 
            DataRAM_3_ce0 <= grp_apply_bit_reverse_fu_384_x_ce0;
        else 
            DataRAM_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_ce1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_ce1;
        else 
            DataRAM_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_d0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_d0;
        else 
            DataRAM_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_3_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_d1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_d1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_3_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_3_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_d1;
        else 
            DataRAM_3_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_3_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_we0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_3_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_3_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_we0;
        else 
            DataRAM_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_we1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_we1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_3_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_3_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_3_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_3_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_3_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_3_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_3_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_3_we1;
        else 
            DataRAM_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_392_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_address0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_address0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_address0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_4_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_address0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)))) then 
            DataRAM_4_address0 <= grp_apply_bit_reverse_fu_392_x_address0;
        else 
            DataRAM_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_4_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_address1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_address1, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_address1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_address1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_address1;
        else 
            DataRAM_4_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_4_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_392_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_4_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_ce0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)))) then 
            DataRAM_4_ce0 <= grp_apply_bit_reverse_fu_392_x_ce0;
        else 
            DataRAM_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_ce1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_ce1;
        else 
            DataRAM_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_d0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_d0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_d0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_d0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_d0;
        else 
            DataRAM_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_4_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_d1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_d1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_d1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_4_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_4_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_4_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_d1;
        else 
            DataRAM_4_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_4_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_we0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_we0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_we0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_we0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_4_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_we0;
        else 
            DataRAM_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_we1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_we1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_we1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_4_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_4_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_4_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_4_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_4_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_4_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_4_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_4_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_4_we1;
        else 
            DataRAM_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_400_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_address0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_address0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_address0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_5_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_address0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)))) then 
            DataRAM_5_address0 <= grp_apply_bit_reverse_fu_400_x_address0;
        else 
            DataRAM_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_5_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_address1, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_address1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_address1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_address1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_address1;
        else 
            DataRAM_5_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_5_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_400_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_5_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_ce0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)))) then 
            DataRAM_5_ce0 <= grp_apply_bit_reverse_fu_400_x_ce0;
        else 
            DataRAM_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_ce1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_ce1;
        else 
            DataRAM_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_d0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_d0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_d0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_d0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_d0;
        else 
            DataRAM_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_5_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_d1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_d1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_d1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_5_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_5_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_5_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_d1;
        else 
            DataRAM_5_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_5_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_we0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_we0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_we0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_we0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_5_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_we0;
        else 
            DataRAM_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_we1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_we1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_we1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_5_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_5_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_5_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_5_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_5_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_5_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_5_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_5_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_5_we1;
        else 
            DataRAM_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_384_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_6_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_address0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_6_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            DataRAM_6_address0 <= grp_apply_bit_reverse_fu_384_x_address0;
        else 
            DataRAM_6_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_6_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_address1, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_address1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_address1;
        else 
            DataRAM_6_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_6_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_384_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_6_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_ce0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_6_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            DataRAM_6_ce0 <= grp_apply_bit_reverse_fu_384_x_ce0;
        else 
            DataRAM_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_ce1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_ce1;
        else 
            DataRAM_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_d0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_d0;
        else 
            DataRAM_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_6_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_d1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_d1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_6_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_6_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_d1;
        else 
            DataRAM_6_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_6_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_we0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_6_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_6_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_we0;
        else 
            DataRAM_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_we1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_we1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_6_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_6_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_6_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_6_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_6_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_6_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_6_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_6_we1;
        else 
            DataRAM_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_392_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_address0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_address0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_address0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_7_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_address0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            DataRAM_7_address0 <= grp_apply_bit_reverse_fu_392_x_address0;
        else 
            DataRAM_7_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_7_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_address1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_address1, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_address1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_address1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_address1;
        else 
            DataRAM_7_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_7_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_392_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_7_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_ce0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            DataRAM_7_ce0 <= grp_apply_bit_reverse_fu_392_x_ce0;
        else 
            DataRAM_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_ce1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_ce1;
        else 
            DataRAM_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_d0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_d0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_d0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_d0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_d0;
        else 
            DataRAM_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_7_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_d1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_d1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_d1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_7_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_7_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_7_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_d1;
        else 
            DataRAM_7_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_7_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_we0, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_we0, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_we0, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_we0, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_DataRAM_7_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_we0;
        else 
            DataRAM_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_we1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_we1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_we1, ap_CS_fsm_state48, ap_CS_fsm_state118, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            DataRAM_7_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_DataRAM_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            DataRAM_7_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_DataRAM_7_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_DataRAM_7_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_7_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_DataRAM_7_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_DataRAM_7_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_7_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_DataRAM_7_we1;
        else 
            DataRAM_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_8_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_400_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_address0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_address0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_address0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_8_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_address0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            DataRAM_8_address0 <= grp_apply_bit_reverse_fu_400_x_address0;
        else 
            DataRAM_8_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_8_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_address1, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_address1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_address1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_address1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_address1;
        else 
            DataRAM_8_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_8_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_400_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_8_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_ce0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_DataRAM_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            DataRAM_8_ce0 <= grp_apply_bit_reverse_fu_400_x_ce0;
        else 
            DataRAM_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_8_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_ce1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_ce1;
        else 
            DataRAM_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_8_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_d0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_d0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_d0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_d0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_d0;
        else 
            DataRAM_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_8_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_d1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_d1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_d1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_8_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_8_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_8_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_d1;
        else 
            DataRAM_8_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_8_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_we0, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_we0, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_we0, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_we0, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_DataRAM_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_DataRAM_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_DataRAM_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_DataRAM_8_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_we0;
        else 
            DataRAM_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_8_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_we1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_we1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_we1, ap_CS_fsm_state70, ap_CS_fsm_state140, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            DataRAM_8_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_DataRAM_8_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            DataRAM_8_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_DataRAM_8_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_DataRAM_8_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_8_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_DataRAM_8_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_DataRAM_8_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_8_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_DataRAM_8_we1;
        else 
            DataRAM_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_9_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_384_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_9_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_address0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_9_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)))) then 
            DataRAM_9_address0 <= grp_apply_bit_reverse_fu_384_x_address0;
        else 
            DataRAM_9_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_9_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_address1, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_address1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_address1;
        else 
            DataRAM_9_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_9_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_384_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_9_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_ce0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_9_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)))) then 
            DataRAM_9_ce0 <= grp_apply_bit_reverse_fu_384_x_ce0;
        else 
            DataRAM_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_9_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_ce1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_ce1;
        else 
            DataRAM_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_9_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_d0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_d0;
        else 
            DataRAM_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_9_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_d1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_d1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_9_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_9_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_d1;
        else 
            DataRAM_9_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_9_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_we0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_9_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_9_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_we0;
        else 
            DataRAM_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_9_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_we1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_we1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_9_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_9_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_9_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_9_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_9_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_9_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_9_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_9_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_9_we1;
        else 
            DataRAM_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_address0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_384_x_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_address0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_address0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_address0, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_address0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_address0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_address0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_address0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_address0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)))) then 
            DataRAM_address0 <= grp_apply_bit_reverse_fu_384_x_address0;
        else 
            DataRAM_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_address1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_address1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_address1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_address1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_address1, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_address1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_address1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_address1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_address1;
        else 
            DataRAM_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_ce0_assign_proc : process(OP_read_reg_1370, empty_reg_1374, grp_apply_bit_reverse_fu_384_x_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_ce0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_ce0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_ce0, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_ce0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_ce0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_ce0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_ce0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state2, ap_CS_fsm_state72, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_DataRAM_ce0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)))) then 
            DataRAM_ce0 <= grp_apply_bit_reverse_fu_384_x_ce0;
        else 
            DataRAM_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_ce1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_ce1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_ce1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_ce1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_ce1, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_ce1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_ce1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_ce1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_ce1;
        else 
            DataRAM_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_d0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_d0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_d0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_d0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_d0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_d0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_d0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_d0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_d0;
        else 
            DataRAM_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_d1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_d1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_d1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_d1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_d1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_d1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_d1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_d1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_d1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_d1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_d1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_d1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_d1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_d1;
        else 
            DataRAM_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_we0, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_we0, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_we0, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_we0, grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_we0, grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_we0, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state4, ap_CS_fsm_state71, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_DataRAM_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_DataRAM_we0;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_we0;
        else 
            DataRAM_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_we1_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_we1, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_we1, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_we1, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_we1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_we1, ap_CS_fsm_state26, ap_CS_fsm_state96, ap_CS_fsm_state141)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            DataRAM_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_DataRAM_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_DataRAM_we1;
        elsif (((ap_const_lv32_8 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_we1 <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_DataRAM_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_lv32_0 = OP_read_reg_1370))) then 
            DataRAM_we1 <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_DataRAM_we1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_we1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_DataRAM_we1;
        elsif (((ap_const_lv32_2 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            DataRAM_we1 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_DataRAM_we1;
        else 
            DataRAM_we1 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_1_address0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_address0, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_address0, ap_CS_fsm_state48, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            INTTTWiddleRAM_1_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            INTTTWiddleRAM_1_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_address0;
        else 
            INTTTWiddleRAM_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_1_ce0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_ce0, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_ce0, ap_CS_fsm_state48, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            INTTTWiddleRAM_1_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            INTTTWiddleRAM_1_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_ce0;
        else 
            INTTTWiddleRAM_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_1_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_ce1, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            INTTTWiddleRAM_1_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_INTTTWiddleRAM_1_ce1;
        else 
            INTTTWiddleRAM_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_1_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_we0, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            INTTTWiddleRAM_1_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTWiddleRAM_1_we0;
        else 
            INTTTWiddleRAM_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_2_address0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_address0, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_address0, ap_CS_fsm_state70, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            INTTTWiddleRAM_2_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            INTTTWiddleRAM_2_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_address0;
        else 
            INTTTWiddleRAM_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_2_ce0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_ce0, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_ce0, ap_CS_fsm_state70, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            INTTTWiddleRAM_2_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            INTTTWiddleRAM_2_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_ce0;
        else 
            INTTTWiddleRAM_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_2_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_ce1, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            INTTTWiddleRAM_2_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_INTTTWiddleRAM_2_ce1;
        else 
            INTTTWiddleRAM_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_2_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_we0, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            INTTTWiddleRAM_2_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTWiddleRAM_2_we0;
        else 
            INTTTWiddleRAM_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_address0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_address0, ap_CS_fsm_state26, ap_CS_fsm_state142)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            INTTTWiddleRAM_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            INTTTWiddleRAM_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_address0;
        else 
            INTTTWiddleRAM_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_ce0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_ce0, ap_CS_fsm_state26, ap_CS_fsm_state142)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            INTTTWiddleRAM_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            INTTTWiddleRAM_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_ce0;
        else 
            INTTTWiddleRAM_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_ce1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            INTTTWiddleRAM_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_INTTTWiddleRAM_ce1;
        else 
            INTTTWiddleRAM_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_we0, ap_CS_fsm_state142)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            INTTTWiddleRAM_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTWiddleRAM_we0;
        else 
            INTTTWiddleRAM_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTwiddleIn_address0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTwiddleIn_address0, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTwiddleIn_address0, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTwiddleIn_address0, ap_CS_fsm_state142, ap_CS_fsm_state144, ap_CS_fsm_state146)
    begin
        if ((ap_const_lv32_7 = OP_read_reg_1370)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
                INTTTwiddleIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTwiddleIn_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state144)) then 
                INTTTwiddleIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTwiddleIn_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state142)) then 
                INTTTwiddleIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTwiddleIn_address0;
            else 
                INTTTwiddleIn_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            INTTTwiddleIn_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    INTTTwiddleIn_ce0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTwiddleIn_ce0, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTwiddleIn_ce0, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTwiddleIn_ce0, ap_CS_fsm_state142, ap_CS_fsm_state144, ap_CS_fsm_state146)
    begin
        if ((ap_const_lv32_7 = OP_read_reg_1370)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
                INTTTwiddleIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_INTTTwiddleIn_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state144)) then 
                INTTTwiddleIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_INTTTwiddleIn_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state142)) then 
                INTTTwiddleIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_INTTTwiddleIn_ce0;
            else 
                INTTTwiddleIn_ce0 <= ap_const_logic_0;
            end if;
        else 
            INTTTwiddleIn_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_1_address0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_address0, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_address0, ap_CS_fsm_state118, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            NTTTWiddleRAM_1_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            NTTTWiddleRAM_1_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_address0;
        else 
            NTTTWiddleRAM_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_1_ce0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_ce0, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_ce0, ap_CS_fsm_state118, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            NTTTWiddleRAM_1_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            NTTTWiddleRAM_1_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_ce0;
        else 
            NTTTWiddleRAM_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_1_ce1_assign_proc : process(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_ce1, ap_CS_fsm_state118)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            NTTTWiddleRAM_1_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_NTTTWiddleRAM_1_ce1;
        else 
            NTTTWiddleRAM_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_1_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_we0, ap_CS_fsm_state144)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            NTTTWiddleRAM_1_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTWiddleRAM_1_we0;
        else 
            NTTTWiddleRAM_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_2_address0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_address0, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_address0, ap_CS_fsm_state140, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            NTTTWiddleRAM_2_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            NTTTWiddleRAM_2_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_address0;
        else 
            NTTTWiddleRAM_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_2_ce0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_ce0, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_ce0, ap_CS_fsm_state140, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            NTTTWiddleRAM_2_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            NTTTWiddleRAM_2_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_ce0;
        else 
            NTTTWiddleRAM_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_2_ce1_assign_proc : process(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_ce1, ap_CS_fsm_state140)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            NTTTWiddleRAM_2_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_NTTTWiddleRAM_2_ce1;
        else 
            NTTTWiddleRAM_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_2_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_we0, ap_CS_fsm_state146)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            NTTTWiddleRAM_2_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTWiddleRAM_2_we0;
        else 
            NTTTWiddleRAM_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_address0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_address0, ap_CS_fsm_state96, ap_CS_fsm_state142)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            NTTTWiddleRAM_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            NTTTWiddleRAM_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_address0;
        else 
            NTTTWiddleRAM_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_ce0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_ce0, ap_CS_fsm_state96, ap_CS_fsm_state142)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            NTTTWiddleRAM_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            NTTTWiddleRAM_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_ce0;
        else 
            NTTTWiddleRAM_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_ce1_assign_proc : process(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_ce1, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            NTTTWiddleRAM_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_NTTTWiddleRAM_ce1;
        else 
            NTTTWiddleRAM_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_we0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_we0, ap_CS_fsm_state142)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1370) and (ap_const_logic_1 = ap_CS_fsm_state142))) then 
            NTTTWiddleRAM_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTWiddleRAM_we0;
        else 
            NTTTWiddleRAM_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTwiddleIn_address0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTwiddleIn_address0, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTwiddleIn_address0, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTwiddleIn_address0, ap_CS_fsm_state142, ap_CS_fsm_state144, ap_CS_fsm_state146)
    begin
        if ((ap_const_lv32_7 = OP_read_reg_1370)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
                NTTTwiddleIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTwiddleIn_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state144)) then 
                NTTTwiddleIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTwiddleIn_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state142)) then 
                NTTTwiddleIn_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTwiddleIn_address0;
            else 
                NTTTwiddleIn_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            NTTTwiddleIn_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    NTTTwiddleIn_ce0_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTwiddleIn_ce0, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTwiddleIn_ce0, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTwiddleIn_ce0, ap_CS_fsm_state142, ap_CS_fsm_state144, ap_CS_fsm_state146)
    begin
        if ((ap_const_lv32_7 = OP_read_reg_1370)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
                NTTTwiddleIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_NTTTwiddleIn_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state144)) then 
                NTTTwiddleIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_NTTTwiddleIn_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state142)) then 
                NTTTwiddleIn_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_NTTTwiddleIn_ce0;
            else 
                NTTTwiddleIn_ce0 <= ap_const_logic_0;
            end if;
        else 
            NTTTwiddleIn_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    OP_read_read_fu_300_p2 <= OP;
    add_ln178_1_fu_1280_p2 <= std_logic_vector(signed(sext_ln178_1_reg_1643) + signed(j_22_reg_362));
    add_ln178_2_fu_1355_p2 <= std_logic_vector(signed(sext_ln178_2_reg_1682) + signed(j_24_reg_373));
    add_ln178_fu_1200_p2 <= std_logic_vector(signed(sext_ln178_reg_1597) + signed(j_reg_351));
    add_ln223_1_fu_1040_p2 <= std_logic_vector(signed(sext_ln223_1_reg_1505) + signed(j_23_reg_329));
    add_ln223_2_fu_1115_p2 <= std_logic_vector(signed(sext_ln223_2_reg_1544) + signed(j_25_reg_340));
    add_ln223_fu_960_p2 <= std_logic_vector(signed(sext_ln223_reg_1459) + signed(j_21_reg_318));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state115 <= ap_CS_fsm(114);
    ap_CS_fsm_state116 <= ap_CS_fsm(115);
    ap_CS_fsm_state117 <= ap_CS_fsm(116);
    ap_CS_fsm_state118 <= ap_CS_fsm(117);
    ap_CS_fsm_state119 <= ap_CS_fsm(118);
    ap_CS_fsm_state137 <= ap_CS_fsm(136);
    ap_CS_fsm_state138 <= ap_CS_fsm(137);
    ap_CS_fsm_state139 <= ap_CS_fsm(138);
    ap_CS_fsm_state140 <= ap_CS_fsm(139);
    ap_CS_fsm_state141 <= ap_CS_fsm(140);
    ap_CS_fsm_state142 <= ap_CS_fsm(141);
    ap_CS_fsm_state143 <= ap_CS_fsm(142);
    ap_CS_fsm_state144 <= ap_CS_fsm(143);
    ap_CS_fsm_state145 <= ap_CS_fsm(144);
    ap_CS_fsm_state146 <= ap_CS_fsm(145);
    ap_CS_fsm_state147 <= ap_CS_fsm(146);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state93 <= ap_CS_fsm(92);
    ap_CS_fsm_state94 <= ap_CS_fsm(93);
    ap_CS_fsm_state95 <= ap_CS_fsm(94);
    ap_CS_fsm_state96 <= ap_CS_fsm(95);
    ap_CS_fsm_state97 <= ap_CS_fsm(96);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;
    ap_ST_fsm_state101_blk <= ap_const_logic_0;
    ap_ST_fsm_state102_blk <= ap_const_logic_0;
    ap_ST_fsm_state103_blk <= ap_const_logic_0;
    ap_ST_fsm_state104_blk <= ap_const_logic_0;
    ap_ST_fsm_state105_blk <= ap_const_logic_0;
    ap_ST_fsm_state106_blk <= ap_const_logic_0;
    ap_ST_fsm_state107_blk <= ap_const_logic_0;
    ap_ST_fsm_state108_blk <= ap_const_logic_0;
    ap_ST_fsm_state109_blk <= ap_const_logic_0;
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state110_blk <= ap_const_logic_0;
    ap_ST_fsm_state111_blk <= ap_const_logic_0;
    ap_ST_fsm_state112_blk <= ap_const_logic_0;
    ap_ST_fsm_state113_blk <= ap_const_logic_0;
    ap_ST_fsm_state114_blk <= ap_const_logic_0;
    ap_ST_fsm_state115_blk <= ap_const_logic_0;
    ap_ST_fsm_state116_blk <= ap_const_logic_0;
    ap_ST_fsm_state117_blk <= ap_const_logic_0;

    ap_ST_fsm_state118_blk_assign_proc : process(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_done)
    begin
        if ((grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state118_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state118_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state119_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state120_blk <= ap_const_logic_0;
    ap_ST_fsm_state121_blk <= ap_const_logic_0;
    ap_ST_fsm_state122_blk <= ap_const_logic_0;
    ap_ST_fsm_state123_blk <= ap_const_logic_0;
    ap_ST_fsm_state124_blk <= ap_const_logic_0;
    ap_ST_fsm_state125_blk <= ap_const_logic_0;
    ap_ST_fsm_state126_blk <= ap_const_logic_0;
    ap_ST_fsm_state127_blk <= ap_const_logic_0;
    ap_ST_fsm_state128_blk <= ap_const_logic_0;
    ap_ST_fsm_state129_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state130_blk <= ap_const_logic_0;
    ap_ST_fsm_state131_blk <= ap_const_logic_0;
    ap_ST_fsm_state132_blk <= ap_const_logic_0;
    ap_ST_fsm_state133_blk <= ap_const_logic_0;
    ap_ST_fsm_state134_blk <= ap_const_logic_0;
    ap_ST_fsm_state135_blk <= ap_const_logic_0;
    ap_ST_fsm_state136_blk <= ap_const_logic_0;
    ap_ST_fsm_state137_blk <= ap_const_logic_0;
    ap_ST_fsm_state138_blk <= ap_const_logic_0;
    ap_ST_fsm_state139_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state140_blk_assign_proc : process(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_done)
    begin
        if ((grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state140_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state140_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state141_blk_assign_proc : process(ap_block_state141_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state141_on_subcall_done)) then 
            ap_ST_fsm_state141_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state141_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state142_blk_assign_proc : process(ap_block_state142_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state142_on_subcall_done)) then 
            ap_ST_fsm_state142_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state142_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state143_blk <= ap_const_logic_0;

    ap_ST_fsm_state144_blk_assign_proc : process(ap_block_state144_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state144_on_subcall_done)) then 
            ap_ST_fsm_state144_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state144_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state145_blk <= ap_const_logic_0;

    ap_ST_fsm_state146_blk_assign_proc : process(ap_block_state146_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state146_on_subcall_done)) then 
            ap_ST_fsm_state146_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state146_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state147_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_done)
    begin
        if ((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;

    ap_ST_fsm_state48_blk_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_done)
    begin
        if ((grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state70_blk_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_done)
    begin
        if ((grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state70_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state70_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state71_blk_assign_proc : process(ap_block_state71_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state71_on_subcall_done)) then 
            ap_ST_fsm_state71_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state71_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state72_blk_assign_proc : process(ap_block_state72_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state72_on_subcall_done)) then 
            ap_ST_fsm_state72_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state72_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state73_blk <= ap_const_logic_0;

    ap_ST_fsm_state74_blk_assign_proc : process(ap_block_state74_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state74_on_subcall_done)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;

    ap_ST_fsm_state96_blk_assign_proc : process(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_done)
    begin
        if ((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state96_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state96_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state97_blk <= ap_const_logic_0;
    ap_ST_fsm_state98_blk <= ap_const_logic_0;
    ap_ST_fsm_state99_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state141_on_subcall_done_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_done, grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_done, grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_done, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_done, grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_done, grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_done, grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_done, grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_done, grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_done, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_done, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_done, grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_done)
    begin
                ap_block_state141_on_subcall_done <= (((grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_done = ap_const_logic_0) and (ap_const_lv32_1 = OP_read_reg_1370)) or ((grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_done = ap_const_logic_0) and (ap_const_lv32_1 = OP_read_reg_1370)) or ((grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_done = ap_const_logic_0) and (ap_const_lv32_1 = OP_read_reg_1370)) or ((grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_done = ap_const_logic_0) and (ap_const_lv32_2 = OP_read_reg_1370)) or ((grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_done = ap_const_logic_0) and (ap_const_lv32_2 = OP_read_reg_1370)) or ((grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_done = ap_const_logic_0) and (ap_const_lv32_2 = OP_read_reg_1370)) or ((ap_const_lv32_8 = OP_read_reg_1370) and (grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_done = ap_const_logic_0)) or ((ap_const_lv32_8 = OP_read_reg_1370) and (grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_done = ap_const_logic_0)) or ((ap_const_lv32_8 = OP_read_reg_1370) and (grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_done 
    = ap_const_logic_0)) or ((ap_const_lv32_0 = OP_read_reg_1370) and (grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_done = ap_const_logic_0)) or ((ap_const_lv32_0 = OP_read_reg_1370) and (grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_done = ap_const_logic_0)) or ((ap_const_lv32_0 = OP_read_reg_1370) and (grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state142_on_subcall_done_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_done)
    begin
                ap_block_state142_on_subcall_done <= (((ap_const_lv32_5 = OP_read_reg_1370) and (grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_done = ap_const_logic_0)) or ((ap_const_lv32_6 = OP_read_reg_1370) and (grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_done = ap_const_logic_0)) or ((ap_const_lv32_7 = OP_read_reg_1370) and (grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state144_on_subcall_done_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_done)
    begin
                ap_block_state144_on_subcall_done <= (((ap_const_lv32_5 = OP_read_reg_1370) and (grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_done = ap_const_logic_0)) or ((ap_const_lv32_6 = OP_read_reg_1370) and (grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_done = ap_const_logic_0)) or ((ap_const_lv32_7 = OP_read_reg_1370) and (grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state146_on_subcall_done_assign_proc : process(OP_read_reg_1370, grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_done)
    begin
                ap_block_state146_on_subcall_done <= (((ap_const_lv32_5 = OP_read_reg_1370) and (grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_done = ap_const_logic_0)) or ((ap_const_lv32_6 = OP_read_reg_1370) and (grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_done = ap_const_logic_0)) or ((ap_const_lv32_7 = OP_read_reg_1370) and (grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_384_ap_done, grp_apply_bit_reverse_fu_392_ap_done, grp_apply_bit_reverse_fu_400_ap_done)
    begin
                ap_block_state2_on_subcall_done <= (((grp_apply_bit_reverse_fu_400_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_3)) or ((grp_apply_bit_reverse_fu_400_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_0)) or ((grp_apply_bit_reverse_fu_400_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_1)) or ((grp_apply_bit_reverse_fu_400_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_2)) or ((grp_apply_bit_reverse_fu_392_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_3)) or ((grp_apply_bit_reverse_fu_392_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_0)) or ((grp_apply_bit_reverse_fu_392_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_1)) or ((grp_apply_bit_reverse_fu_392_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_2)) or ((grp_apply_bit_reverse_fu_384_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_3)) or ((grp_apply_bit_reverse_fu_384_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_0)) or ((grp_apply_bit_reverse_fu_384_ap_done 
    = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_1)) or ((grp_apply_bit_reverse_fu_384_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_2)));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_done = ap_const_logic_0) or (grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_done = ap_const_logic_0) or (grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_done = ap_const_logic_0));
    end process;


    ap_block_state71_on_subcall_done_assign_proc : process(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_done, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_done, grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_done)
    begin
                ap_block_state71_on_subcall_done <= ((grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_done = ap_const_logic_0) or (grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_done = ap_const_logic_0) or (grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_done = ap_const_logic_0));
    end process;


    ap_block_state72_on_subcall_done_assign_proc : process(empty_reg_1374, grp_apply_bit_reverse_fu_384_ap_done, grp_apply_bit_reverse_fu_392_ap_done, grp_apply_bit_reverse_fu_400_ap_done)
    begin
                ap_block_state72_on_subcall_done <= (((grp_apply_bit_reverse_fu_400_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_3)) or ((grp_apply_bit_reverse_fu_400_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_0)) or ((grp_apply_bit_reverse_fu_400_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_1)) or ((grp_apply_bit_reverse_fu_400_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_2)) or ((grp_apply_bit_reverse_fu_392_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_3)) or ((grp_apply_bit_reverse_fu_392_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_0)) or ((grp_apply_bit_reverse_fu_392_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_1)) or ((grp_apply_bit_reverse_fu_392_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_2)) or ((grp_apply_bit_reverse_fu_384_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_3)) or ((grp_apply_bit_reverse_fu_384_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_0)) or ((grp_apply_bit_reverse_fu_384_ap_done 
    = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_1)) or ((grp_apply_bit_reverse_fu_384_ap_done = ap_const_logic_0) and (empty_reg_1374 = ap_const_lv2_2)));
    end process;


    ap_block_state74_on_subcall_done_assign_proc : process(grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_done)
    begin
                ap_block_state74_on_subcall_done <= ((grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_done = ap_const_logic_0) or (grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_done = ap_const_logic_0) or (grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    empty_133_fu_877_p1 <= RAMSel1(2 - 1 downto 0);
    empty_fu_859_p1 <= RAMSel(2 - 1 downto 0);

    grp_ADD_MOD_fu_1700_MOD_INDEX_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din3, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din3, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din3, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_ADD_MOD_fu_1700_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_ADD_MOD_fu_1700_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_ADD_MOD_fu_1700_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_ADD_MOD_fu_1700_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_ADD_MOD_fu_1700_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_ADD_MOD_fu_1700_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din3;
        else 
            grp_ADD_MOD_fu_1700_MOD_INDEX <= "XX";
        end if; 
    end process;


    grp_ADD_MOD_fu_1700_input1_val_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din1, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_ADD_MOD_fu_1700_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_ADD_MOD_fu_1700_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_ADD_MOD_fu_1700_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_ADD_MOD_fu_1700_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_ADD_MOD_fu_1700_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_ADD_MOD_fu_1700_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din1;
        else 
            grp_ADD_MOD_fu_1700_input1_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_ADD_MOD_fu_1700_input2_val_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din2, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din2, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din2, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_ADD_MOD_fu_1700_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_ADD_MOD_fu_1700_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_ADD_MOD_fu_1700_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_ADD_MOD_fu_1700_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_ADD_MOD_fu_1700_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_ADD_MOD_fu_1700_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_ADD_MOD_fu_1700_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_ADD_MOD_fu_1700_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_ADD_MOD_fu_1700_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_ADD_MOD_fu_1700_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_ADD_MOD_fu_1700_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_ADD_MOD_fu_1700_p_din2;
        else 
            grp_ADD_MOD_fu_1700_input2_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_start <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_ap_start_reg;
    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_start <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_ap_start_reg;
    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_start <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_ap_start_reg;
    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_start <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_ap_start_reg;
    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_start <= grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_700_ap_start_reg;
    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_start <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_682_ap_start_reg;
    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_start <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_ap_start_reg;
    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_start <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_ap_start_reg;
    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_start <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_ap_start_reg;
    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_start <= grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_515_ap_start_reg;
    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_start <= grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_529_ap_start_reg;
    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_start <= grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_501_ap_start_reg;
    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_start <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_556_ap_start_reg;
    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_start <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_569_ap_start_reg;
    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_start <= grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_543_ap_start_reg;
    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_start <= grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_431_ap_start_reg;
    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_start <= grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_445_ap_start_reg;
    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_start <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_417_ap_start_reg;
    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_start <= grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_473_ap_start_reg;
    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_start <= grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_487_ap_start_reg;
    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_start <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_459_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_165_51_fu_733_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_165_52_fu_743_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_165_5_fu_723_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_210_83_fu_634_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_210_84_fu_644_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_210_8_fu_624_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_61_17_fu_816_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_61_18_fu_848_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_61_1_fu_609_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_72_210_fu_837_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_72_29_fu_805_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_72_2_fu_594_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_83_311_fu_795_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_83_312_fu_827_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_83_3_fu_582_ap_start_reg;

    grp_MUL_MOD_fu_1706_MOD_INDEX_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din3, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din3, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din3, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din3, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_MUL_MOD_fu_1706_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_MUL_MOD_fu_1706_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_MUL_MOD_fu_1706_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_MUL_MOD_fu_1706_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_MUL_MOD_fu_1706_MOD_INDEX <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_MUL_MOD_fu_1706_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_MUL_MOD_fu_1706_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din3;
        else 
            grp_MUL_MOD_fu_1706_MOD_INDEX <= "XX";
        end if; 
    end process;


    grp_MUL_MOD_fu_1706_ap_ce_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_ce, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_ce, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_ce, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_ce, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_ce, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_ce, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_ce, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_MUL_MOD_fu_1706_ap_ce <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_MUL_MOD_fu_1706_ap_ce <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_MUL_MOD_fu_1706_ap_ce <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_MUL_MOD_fu_1706_ap_ce <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_MUL_MOD_fu_1706_ap_ce <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_MUL_MOD_fu_1706_ap_ce <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_MUL_MOD_fu_1706_ap_ce <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_ce;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            grp_MUL_MOD_fu_1706_ap_ce <= ap_const_logic_0;
        else 
            grp_MUL_MOD_fu_1706_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_MUL_MOD_fu_1706_input1_val_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din1, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din1, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_MUL_MOD_fu_1706_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_MUL_MOD_fu_1706_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_MUL_MOD_fu_1706_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_MUL_MOD_fu_1706_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_MUL_MOD_fu_1706_input1_val <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_MUL_MOD_fu_1706_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_MUL_MOD_fu_1706_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din1;
        else 
            grp_MUL_MOD_fu_1706_input1_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_MUL_MOD_fu_1706_input2_val_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din2, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din2, grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din2, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din2, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140, ap_CS_fsm_state71)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_MUL_MOD_fu_1706_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_MUL_MOD_fu_1706_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_MUL_MOD_fu_1706_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_MUL_MOD_fu_1706_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_MUL_MOD_fu_1706_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_MUL_MOD_fu_1706_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_MUL_MOD_fu_1706_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_MUL_MOD_fu_1706_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_MUL_MOD_fu_1706_input2_val <= grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_691_grp_MUL_MOD_fu_1706_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_MUL_MOD_fu_1706_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_MUL_MOD_fu_1706_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_MUL_MOD_fu_1706_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_MUL_MOD_fu_1706_p_din2;
        else 
            grp_MUL_MOD_fu_1706_input2_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_SUB_MOD_fu_1712_MOD_INDEX_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din3, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din3, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din3, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_SUB_MOD_fu_1712_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_SUB_MOD_fu_1712_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_SUB_MOD_fu_1712_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_SUB_MOD_fu_1712_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_SUB_MOD_fu_1712_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_SUB_MOD_fu_1712_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din3;
        else 
            grp_SUB_MOD_fu_1712_MOD_INDEX <= "XX";
        end if; 
    end process;


    grp_SUB_MOD_fu_1712_input1_val_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din1, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din1, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din1, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_SUB_MOD_fu_1712_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_SUB_MOD_fu_1712_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_SUB_MOD_fu_1712_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_SUB_MOD_fu_1712_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_SUB_MOD_fu_1712_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_SUB_MOD_fu_1712_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din1;
        else 
            grp_SUB_MOD_fu_1712_input1_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_SUB_MOD_fu_1712_input2_val_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din2, grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din2, grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din2, ap_CS_fsm_state26, ap_CS_fsm_state48, ap_CS_fsm_state70, ap_CS_fsm_state96, ap_CS_fsm_state118, ap_CS_fsm_state140)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            grp_SUB_MOD_fu_1712_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_781_grp_SUB_MOD_fu_1712_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            grp_SUB_MOD_fu_1712_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_767_grp_SUB_MOD_fu_1712_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            grp_SUB_MOD_fu_1712_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_753_grp_SUB_MOD_fu_1712_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_SUB_MOD_fu_1712_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_709_grp_SUB_MOD_fu_1712_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_SUB_MOD_fu_1712_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_668_grp_SUB_MOD_fu_1712_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_SUB_MOD_fu_1712_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_654_grp_SUB_MOD_fu_1712_p_din2;
        else 
            grp_SUB_MOD_fu_1712_input2_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_apply_bit_reverse_fu_384_ap_start <= grp_apply_bit_reverse_fu_384_ap_start_reg;

    grp_apply_bit_reverse_fu_384_x_q0_assign_proc : process(empty_reg_1374, DataRAM_q0, DataRAM_3_q0, DataRAM_6_q0, DataRAM_9_q0, ap_CS_fsm_state2, ap_CS_fsm_state72)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)))) then 
            grp_apply_bit_reverse_fu_384_x_q0 <= DataRAM_9_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)))) then 
            grp_apply_bit_reverse_fu_384_x_q0 <= DataRAM_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)))) then 
            grp_apply_bit_reverse_fu_384_x_q0 <= DataRAM_3_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            grp_apply_bit_reverse_fu_384_x_q0 <= DataRAM_6_q0;
        else 
            grp_apply_bit_reverse_fu_384_x_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_apply_bit_reverse_fu_392_ap_start <= grp_apply_bit_reverse_fu_392_ap_start_reg;

    grp_apply_bit_reverse_fu_392_x_q0_assign_proc : process(empty_reg_1374, DataRAM_1_q0, DataRAM_4_q0, DataRAM_7_q0, DataRAM_10_q0, ap_CS_fsm_state2, ap_CS_fsm_state72)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)))) then 
            grp_apply_bit_reverse_fu_392_x_q0 <= DataRAM_10_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)))) then 
            grp_apply_bit_reverse_fu_392_x_q0 <= DataRAM_1_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)))) then 
            grp_apply_bit_reverse_fu_392_x_q0 <= DataRAM_4_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            grp_apply_bit_reverse_fu_392_x_q0 <= DataRAM_7_q0;
        else 
            grp_apply_bit_reverse_fu_392_x_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_apply_bit_reverse_fu_400_ap_start <= grp_apply_bit_reverse_fu_400_ap_start_reg;

    grp_apply_bit_reverse_fu_400_x_q0_assign_proc : process(empty_reg_1374, DataRAM_2_q0, DataRAM_5_q0, DataRAM_8_q0, DataRAM_11_q0, ap_CS_fsm_state2, ap_CS_fsm_state72)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_3)))) then 
            grp_apply_bit_reverse_fu_400_x_q0 <= DataRAM_11_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_0)))) then 
            grp_apply_bit_reverse_fu_400_x_q0 <= DataRAM_2_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_1)))) then 
            grp_apply_bit_reverse_fu_400_x_q0 <= DataRAM_5_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state72) and (empty_reg_1374 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (empty_reg_1374 = ap_const_lv2_2)))) then 
            grp_apply_bit_reverse_fu_400_x_q0 <= DataRAM_8_q0;
        else 
            grp_apply_bit_reverse_fu_400_x_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1064_ap_start_assign_proc : process(ap_CS_fsm_state49, icmp_ln219_2_fu_1058_p2)
    begin
        if (((icmp_ln219_2_fu_1058_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            grp_fu_1064_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1064_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1064_p0 <= ap_const_lv32_1000(15 - 1 downto 0);

    grp_fu_1144_ap_start_assign_proc : process(ap_CS_fsm_state75, icmp_ln174_fu_1138_p2)
    begin
        if (((icmp_ln174_fu_1138_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            grp_fu_1144_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1144_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1144_p0 <= ap_const_lv32_1000(15 - 1 downto 0);

    grp_fu_1224_ap_start_assign_proc : process(ap_CS_fsm_state97, icmp_ln174_1_fu_1218_p2)
    begin
        if (((icmp_ln174_1_fu_1218_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state97))) then 
            grp_fu_1224_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1224_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1224_p0 <= ap_const_lv32_1000(15 - 1 downto 0);

    grp_fu_1304_ap_start_assign_proc : process(ap_CS_fsm_state119, icmp_ln174_2_fu_1298_p2)
    begin
        if (((icmp_ln174_2_fu_1298_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state119))) then 
            grp_fu_1304_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1304_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1304_p0 <= ap_const_lv32_1000(15 - 1 downto 0);

    grp_fu_904_ap_start_assign_proc : process(ap_CS_fsm_state5, icmp_ln219_fu_898_p2)
    begin
        if (((icmp_ln219_fu_898_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_904_ap_start <= ap_const_logic_1;
        else 
            grp_fu_904_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_904_p0 <= ap_const_lv32_1000(15 - 1 downto 0);

    grp_fu_984_ap_start_assign_proc : process(ap_CS_fsm_state27, icmp_ln219_1_fu_978_p2)
    begin
        if (((icmp_ln219_1_fu_978_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_984_ap_start <= ap_const_logic_1;
        else 
            grp_fu_984_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_984_p0 <= ap_const_lv32_1000(15 - 1 downto 0);
    h_10_fu_965_p0 <= h_1_fu_276;
    h_10_fu_965_p2 <= std_logic_vector(shift_left(unsigned(h_10_fu_965_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    h_12_fu_1285_p0 <= h_2_fu_292;
    h_12_fu_1285_p2 <= std_logic_vector(shift_left(unsigned(h_12_fu_1285_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    h_14_fu_1045_p0 <= h_3_fu_280;
    h_14_fu_1045_p2 <= std_logic_vector(shift_left(unsigned(h_14_fu_1045_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    h_16_fu_1360_p0 <= h_6_fu_296;
    h_16_fu_1360_p2 <= std_logic_vector(shift_left(unsigned(h_16_fu_1360_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    h_17_fu_1120_p0 <= h_7_fu_284;
    h_17_fu_1120_p2 <= std_logic_vector(shift_left(unsigned(h_17_fu_1120_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    h_8_fu_1205_p0 <= h_fu_288;
    h_8_fu_1205_p2 <= std_logic_vector(shift_left(unsigned(h_8_fu_1205_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    hf_1_fu_915_p1 <= h_1_fu_276;
    hf_2_fu_1235_p1 <= h_2_fu_292;
    hf_3_fu_995_p1 <= h_3_fu_280;
    hf_4_fu_1310_p1 <= h_6_fu_296;
    hf_5_fu_1070_p1 <= h_7_fu_284;
    hf_fu_1155_p1 <= h_fu_288;
    icmp_ln174_1_fu_1218_p0 <= h_2_fu_292;
    icmp_ln174_1_fu_1218_p2 <= "1" when (signed(icmp_ln174_1_fu_1218_p0) < signed(ap_const_lv32_1001)) else "0";
    icmp_ln174_2_fu_1298_p0 <= h_6_fu_296;
    icmp_ln174_2_fu_1298_p2 <= "1" when (signed(icmp_ln174_2_fu_1298_p0) < signed(ap_const_lv32_1001)) else "0";
    icmp_ln174_fu_1138_p0 <= h_fu_288;
    icmp_ln174_fu_1138_p2 <= "1" when (signed(icmp_ln174_fu_1138_p0) < signed(ap_const_lv32_1001)) else "0";
    icmp_ln178_1_fu_1270_p2 <= "1" when (signed(tmp_19_fu_1260_p4) < signed(ap_const_lv52_1)) else "0";
    icmp_ln178_2_fu_1345_p2 <= "1" when (signed(tmp_21_fu_1335_p4) < signed(ap_const_lv52_1)) else "0";
    icmp_ln178_fu_1190_p2 <= "1" when (signed(tmp_fu_1180_p4) < signed(ap_const_lv52_1)) else "0";
    icmp_ln219_1_fu_978_p0 <= h_3_fu_280;
    icmp_ln219_1_fu_978_p2 <= "1" when (signed(icmp_ln219_1_fu_978_p0) < signed(ap_const_lv32_1001)) else "0";
    icmp_ln219_2_fu_1058_p0 <= h_7_fu_284;
    icmp_ln219_2_fu_1058_p2 <= "1" when (signed(icmp_ln219_2_fu_1058_p0) < signed(ap_const_lv32_1001)) else "0";
    icmp_ln219_fu_898_p0 <= h_1_fu_276;
    icmp_ln219_fu_898_p2 <= "1" when (signed(icmp_ln219_fu_898_p0) < signed(ap_const_lv32_1001)) else "0";
    icmp_ln223_1_fu_1030_p2 <= "1" when (signed(tmp_20_fu_1020_p4) < signed(ap_const_lv52_1)) else "0";
    icmp_ln223_2_fu_1105_p2 <= "1" when (signed(tmp_22_fu_1095_p4) < signed(ap_const_lv52_1)) else "0";
    icmp_ln223_fu_950_p2 <= "1" when (signed(tmp_18_fu_940_p4) < signed(ap_const_lv52_1)) else "0";
    sext_ln178_1_fu_1257_p0 <= h_2_fu_292;
        sext_ln178_1_fu_1257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln178_1_fu_1257_p0),64));

    sext_ln178_2_fu_1332_p0 <= h_6_fu_296;
        sext_ln178_2_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln178_2_fu_1332_p0),64));

    sext_ln178_fu_1177_p0 <= h_fu_288;
        sext_ln178_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln178_fu_1177_p0),64));

    sext_ln223_1_fu_1017_p0 <= h_3_fu_280;
        sext_ln223_1_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln223_1_fu_1017_p0),64));

    sext_ln223_2_fu_1092_p0 <= h_7_fu_284;
        sext_ln223_2_fu_1092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln223_2_fu_1092_p0),64));

    sext_ln223_fu_937_p0 <= h_1_fu_276;
        sext_ln223_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln223_fu_937_p0),64));

    tmp_18_fu_940_p4 <= j_21_reg_318(63 downto 12);
    tmp_19_fu_1260_p4 <= j_22_reg_362(63 downto 12);
    tmp_20_fu_1020_p4 <= j_23_reg_329(63 downto 12);
    tmp_21_fu_1335_p4 <= j_24_reg_373(63 downto 12);
    tmp_22_fu_1095_p4 <= j_25_reg_340(63 downto 12);
    tmp_fu_1180_p4 <= j_reg_351(63 downto 12);
    trunc_ln178_1_fu_1196_p1 <= j_reg_351(12 - 1 downto 0);
    trunc_ln178_2_fu_1253_p1 <= grp_fu_1224_p2(11 - 1 downto 0);
    trunc_ln178_3_fu_1276_p1 <= j_22_reg_362(12 - 1 downto 0);
    trunc_ln178_4_fu_1244_p1 <= h_2_fu_292;
    trunc_ln178_5_fu_1328_p1 <= grp_fu_1304_p2(11 - 1 downto 0);
    trunc_ln178_6_fu_1351_p1 <= j_24_reg_373(12 - 1 downto 0);
    trunc_ln178_8_fu_1319_p1 <= h_6_fu_296;
    trunc_ln178_fu_1173_p1 <= grp_fu_1144_p2(11 - 1 downto 0);
    trunc_ln1_fu_924_p1 <= h_1_fu_276;
    trunc_ln223_1_fu_956_p1 <= j_21_reg_318(12 - 1 downto 0);
    trunc_ln223_2_fu_1013_p1 <= grp_fu_984_p2(11 - 1 downto 0);
    trunc_ln223_3_fu_1036_p1 <= j_23_reg_329(12 - 1 downto 0);
    trunc_ln223_4_fu_1004_p1 <= h_3_fu_280;
    trunc_ln223_5_fu_1088_p1 <= grp_fu_1064_p2(11 - 1 downto 0);
    trunc_ln223_6_fu_1111_p1 <= j_25_reg_340(12 - 1 downto 0);
    trunc_ln223_8_fu_1079_p1 <= h_7_fu_284;
    trunc_ln223_fu_933_p1 <= grp_fu_904_p2(11 - 1 downto 0);
    trunc_ln_fu_1164_p1 <= h_fu_288;
end behav;
