
stm32f446_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000724  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080008e8  080008f0  000108f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080008e8  080008e8  000108f0  2**0
                  CONTENTS
  4 .ARM          00000000  080008e8  080008e8  000108f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080008e8  080008f0  000108f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080008e8  080008e8  000108e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080008ec  080008ec  000108ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000108f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080008f0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080008f0  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000108f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000980  00000000  00000000  0001091a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000225  00000000  00000000  0001129a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000c0  00000000  00000000  000114c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000098  00000000  00000000  00011580  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000016bd  00000000  00000000  00011618  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000ab2  00000000  00000000  00012cd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00005563  00000000  00000000  00013787  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00018cea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000024c  00000000  00000000  00018d68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080008d0 	.word	0x080008d0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	080008d0 	.word	0x080008d0

08000204 <delay>:
 *      Author: robert
 */

#include "stm32f446re.h"

void delay(void){
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000; i++){
 800020a:	2300      	movs	r3, #0
 800020c:	607b      	str	r3, [r7, #4]
 800020e:	e002      	b.n	8000216 <delay+0x12>
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	3301      	adds	r3, #1
 8000214:	607b      	str	r3, [r7, #4]
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a03      	ldr	r2, [pc, #12]	; (8000228 <delay+0x24>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d9f8      	bls.n	8000210 <delay+0xc>

	}
}
 800021e:	bf00      	nop
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr
 8000228:	0007a11f 	.word	0x0007a11f

0800022c <main>:

int main(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b086      	sub	sp, #24
 8000230:	af00      	add	r7, sp, #0
	GPIO_handle_t gpio_led;
	gpio_led.pGPIOx = GPIOA;
 8000232:	4b1a      	ldr	r3, [pc, #104]	; (800029c <main+0x70>)
 8000234:	60fb      	str	r3, [r7, #12]
	gpio_led.GPIO_pin_config.GPIO_pin_num = GPIO_PIN_NO_10;
 8000236:	230a      	movs	r3, #10
 8000238:	743b      	strb	r3, [r7, #16]
	gpio_led.GPIO_pin_config.GPIO_pin_mode = GPIO_MODE_OUT;
 800023a:	2301      	movs	r3, #1
 800023c:	747b      	strb	r3, [r7, #17]
	gpio_led.GPIO_pin_config.GPIO_pin_speed = GPIO_OP_SPEED_FAST;
 800023e:	2302      	movs	r3, #2
 8000240:	74bb      	strb	r3, [r7, #18]
	gpio_led.GPIO_pin_config.GPIO_pin_op_type = GPIO_OP_TYPE_PP;
 8000242:	2300      	movs	r3, #0
 8000244:	753b      	strb	r3, [r7, #20]
	gpio_led.GPIO_pin_config.GPIO_pin_pu_pd = GPIO_PIN_NO_PUPD;
 8000246:	2300      	movs	r3, #0
 8000248:	74fb      	strb	r3, [r7, #19]

	GPIO_handle_t gpio_button;
	gpio_button.pGPIOx = GPIOB;
 800024a:	4b15      	ldr	r3, [pc, #84]	; (80002a0 <main+0x74>)
 800024c:	603b      	str	r3, [r7, #0]
	gpio_button.GPIO_pin_config.GPIO_pin_num = GPIO_PIN_NO_12;
 800024e:	230c      	movs	r3, #12
 8000250:	713b      	strb	r3, [r7, #4]
	gpio_button.GPIO_pin_config.GPIO_pin_mode = GPIO_MODE_IN;
 8000252:	2300      	movs	r3, #0
 8000254:	717b      	strb	r3, [r7, #5]
	gpio_button.GPIO_pin_config.GPIO_pin_speed = GPIO_OP_SPEED_FAST;
 8000256:	2302      	movs	r3, #2
 8000258:	71bb      	strb	r3, [r7, #6]
	gpio_button.GPIO_pin_config.GPIO_pin_pu_pd = GPIO_PIN_PU;
 800025a:	2301      	movs	r3, #1
 800025c:	71fb      	strb	r3, [r7, #7]


	GPIO_peri_clock_control(GPIOA, ENABLE);
 800025e:	2101      	movs	r1, #1
 8000260:	480e      	ldr	r0, [pc, #56]	; (800029c <main+0x70>)
 8000262:	f000 f849 	bl	80002f8 <GPIO_peri_clock_control>
	GPIO_peri_clock_control(GPIOB, ENABLE);
 8000266:	2101      	movs	r1, #1
 8000268:	480d      	ldr	r0, [pc, #52]	; (80002a0 <main+0x74>)
 800026a:	f000 f845 	bl	80002f8 <GPIO_peri_clock_control>

	GPIO_init(&gpio_led);
 800026e:	f107 030c 	add.w	r3, r7, #12
 8000272:	4618      	mov	r0, r3
 8000274:	f000 f910 	bl	8000498 <GPIO_init>
	GPIO_init(&gpio_button);
 8000278:	463b      	mov	r3, r7
 800027a:	4618      	mov	r0, r3
 800027c:	f000 f90c 	bl	8000498 <GPIO_init>

	while(1){
		if(GPIO_read_input_pin(GPIOB, GPIO_PIN_NO_12) == LOW){
 8000280:	210c      	movs	r1, #12
 8000282:	4807      	ldr	r0, [pc, #28]	; (80002a0 <main+0x74>)
 8000284:	f000 fad6 	bl	8000834 <GPIO_read_input_pin>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d1f8      	bne.n	8000280 <main+0x54>
			delay();
 800028e:	f7ff ffb9 	bl	8000204 <delay>
			GPIO_toggle_output_pin(GPIOA, GPIO_PIN_NO_10);
 8000292:	210a      	movs	r1, #10
 8000294:	4801      	ldr	r0, [pc, #4]	; (800029c <main+0x70>)
 8000296:	f000 fae2 	bl	800085e <GPIO_toggle_output_pin>
		if(GPIO_read_input_pin(GPIOB, GPIO_PIN_NO_12) == LOW){
 800029a:	e7f1      	b.n	8000280 <main+0x54>
 800029c:	40020000 	.word	0x40020000
 80002a0:	40020400 	.word	0x40020400

080002a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002a4:	480d      	ldr	r0, [pc, #52]	; (80002dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002a8:	480d      	ldr	r0, [pc, #52]	; (80002e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80002aa:	490e      	ldr	r1, [pc, #56]	; (80002e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002ac:	4a0e      	ldr	r2, [pc, #56]	; (80002e8 <LoopForever+0xe>)
  movs r3, #0
 80002ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002b0:	e002      	b.n	80002b8 <LoopCopyDataInit>

080002b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002b6:	3304      	adds	r3, #4

080002b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002bc:	d3f9      	bcc.n	80002b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002be:	4a0b      	ldr	r2, [pc, #44]	; (80002ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80002c0:	4c0b      	ldr	r4, [pc, #44]	; (80002f0 <LoopForever+0x16>)
  movs r3, #0
 80002c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002c4:	e001      	b.n	80002ca <LoopFillZerobss>

080002c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002c8:	3204      	adds	r2, #4

080002ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002cc:	d3fb      	bcc.n	80002c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002ce:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80002d2:	f000 fad9 	bl	8000888 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002d6:	f7ff ffa9 	bl	800022c <main>

080002da <LoopForever>:

LoopForever:
    b LoopForever
 80002da:	e7fe      	b.n	80002da <LoopForever>
  ldr   r0, =_estack
 80002dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002e4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002e8:	080008f0 	.word	0x080008f0
  ldr r2, =_sbss
 80002ec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002f0:	2000001c 	.word	0x2000001c

080002f4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002f4:	e7fe      	b.n	80002f4 <ADC_IRQHandler>
	...

080002f8 <GPIO_peri_clock_control>:
 * @return				- none
 *
 * @note				- none
 *
 */
void GPIO_peri_clock_control(GPIO_reg_def_t *pGPIOx, uint8_t en_or_di) {
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
 8000300:	460b      	mov	r3, r1
 8000302:	70fb      	strb	r3, [r7, #3]
	if (en_or_di == ENABLE) {
 8000304:	78fb      	ldrb	r3, [r7, #3]
 8000306:	2b01      	cmp	r3, #1
 8000308:	d157      	bne.n	80003ba <GPIO_peri_clock_control+0xc2>
		if (pGPIOx == GPIOA) {
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	4a59      	ldr	r2, [pc, #356]	; (8000474 <GPIO_peri_clock_control+0x17c>)
 800030e:	4293      	cmp	r3, r2
 8000310:	d106      	bne.n	8000320 <GPIO_peri_clock_control+0x28>
			GPIOA_PCLK_EN();
 8000312:	4b59      	ldr	r3, [pc, #356]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000316:	4a58      	ldr	r2, [pc, #352]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOG_PCLK_DI();
		} else if (pGPIOx == GPIOH) {
			GPIOH_PCLK_DI();
		}
	}
}
 800031e:	e0a3      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOB) {
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	4a56      	ldr	r2, [pc, #344]	; (800047c <GPIO_peri_clock_control+0x184>)
 8000324:	4293      	cmp	r3, r2
 8000326:	d106      	bne.n	8000336 <GPIO_peri_clock_control+0x3e>
			GPIOB_PCLK_EN();
 8000328:	4b53      	ldr	r3, [pc, #332]	; (8000478 <GPIO_peri_clock_control+0x180>)
 800032a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800032c:	4a52      	ldr	r2, [pc, #328]	; (8000478 <GPIO_peri_clock_control+0x180>)
 800032e:	f043 0302 	orr.w	r3, r3, #2
 8000332:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000334:	e098      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOC) {
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	4a51      	ldr	r2, [pc, #324]	; (8000480 <GPIO_peri_clock_control+0x188>)
 800033a:	4293      	cmp	r3, r2
 800033c:	d106      	bne.n	800034c <GPIO_peri_clock_control+0x54>
			GPIOC_PCLK_EN();
 800033e:	4b4e      	ldr	r3, [pc, #312]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000342:	4a4d      	ldr	r2, [pc, #308]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000344:	f043 0304 	orr.w	r3, r3, #4
 8000348:	6313      	str	r3, [r2, #48]	; 0x30
}
 800034a:	e08d      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOD) {
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	4a4d      	ldr	r2, [pc, #308]	; (8000484 <GPIO_peri_clock_control+0x18c>)
 8000350:	4293      	cmp	r3, r2
 8000352:	d106      	bne.n	8000362 <GPIO_peri_clock_control+0x6a>
			GPIOD_PCLK_EN();
 8000354:	4b48      	ldr	r3, [pc, #288]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000358:	4a47      	ldr	r2, [pc, #284]	; (8000478 <GPIO_peri_clock_control+0x180>)
 800035a:	f043 0308 	orr.w	r3, r3, #8
 800035e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000360:	e082      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOE) {
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	4a48      	ldr	r2, [pc, #288]	; (8000488 <GPIO_peri_clock_control+0x190>)
 8000366:	4293      	cmp	r3, r2
 8000368:	d106      	bne.n	8000378 <GPIO_peri_clock_control+0x80>
			GPIOE_PCLK_EN();
 800036a:	4b43      	ldr	r3, [pc, #268]	; (8000478 <GPIO_peri_clock_control+0x180>)
 800036c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800036e:	4a42      	ldr	r2, [pc, #264]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000370:	f043 0310 	orr.w	r3, r3, #16
 8000374:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000376:	e077      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOF) {
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	4a44      	ldr	r2, [pc, #272]	; (800048c <GPIO_peri_clock_control+0x194>)
 800037c:	4293      	cmp	r3, r2
 800037e:	d106      	bne.n	800038e <GPIO_peri_clock_control+0x96>
			GPIOF_PCLK_EN();
 8000380:	4b3d      	ldr	r3, [pc, #244]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000384:	4a3c      	ldr	r2, [pc, #240]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000386:	f043 0320 	orr.w	r3, r3, #32
 800038a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800038c:	e06c      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOG) {
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4a3f      	ldr	r2, [pc, #252]	; (8000490 <GPIO_peri_clock_control+0x198>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d106      	bne.n	80003a4 <GPIO_peri_clock_control+0xac>
			GPIOG_PCLK_EN();
 8000396:	4b38      	ldr	r3, [pc, #224]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039a:	4a37      	ldr	r2, [pc, #220]	; (8000478 <GPIO_peri_clock_control+0x180>)
 800039c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003a0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a2:	e061      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOH) {
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	4a3b      	ldr	r2, [pc, #236]	; (8000494 <GPIO_peri_clock_control+0x19c>)
 80003a8:	4293      	cmp	r3, r2
 80003aa:	d15d      	bne.n	8000468 <GPIO_peri_clock_control+0x170>
			GPIOH_PCLK_EN();
 80003ac:	4b32      	ldr	r3, [pc, #200]	; (8000478 <GPIO_peri_clock_control+0x180>)
 80003ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b0:	4a31      	ldr	r2, [pc, #196]	; (8000478 <GPIO_peri_clock_control+0x180>)
 80003b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003b6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003b8:	e056      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		if (pGPIOx == GPIOA) {
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4a2d      	ldr	r2, [pc, #180]	; (8000474 <GPIO_peri_clock_control+0x17c>)
 80003be:	4293      	cmp	r3, r2
 80003c0:	d106      	bne.n	80003d0 <GPIO_peri_clock_control+0xd8>
			GPIOA_PCLK_DI();
 80003c2:	4b2d      	ldr	r3, [pc, #180]	; (8000478 <GPIO_peri_clock_control+0x180>)
 80003c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c6:	4a2c      	ldr	r2, [pc, #176]	; (8000478 <GPIO_peri_clock_control+0x180>)
 80003c8:	f023 0301 	bic.w	r3, r3, #1
 80003cc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ce:	e04b      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOB) {
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	4a2a      	ldr	r2, [pc, #168]	; (800047c <GPIO_peri_clock_control+0x184>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d106      	bne.n	80003e6 <GPIO_peri_clock_control+0xee>
			GPIOB_PCLK_DI();
 80003d8:	4b27      	ldr	r3, [pc, #156]	; (8000478 <GPIO_peri_clock_control+0x180>)
 80003da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003dc:	4a26      	ldr	r2, [pc, #152]	; (8000478 <GPIO_peri_clock_control+0x180>)
 80003de:	f023 0302 	bic.w	r3, r3, #2
 80003e2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e4:	e040      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOC) {
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	4a25      	ldr	r2, [pc, #148]	; (8000480 <GPIO_peri_clock_control+0x188>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d106      	bne.n	80003fc <GPIO_peri_clock_control+0x104>
			GPIOC_PCLK_DI();
 80003ee:	4b22      	ldr	r3, [pc, #136]	; (8000478 <GPIO_peri_clock_control+0x180>)
 80003f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f2:	4a21      	ldr	r2, [pc, #132]	; (8000478 <GPIO_peri_clock_control+0x180>)
 80003f4:	f023 0304 	bic.w	r3, r3, #4
 80003f8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fa:	e035      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOD) {
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	4a21      	ldr	r2, [pc, #132]	; (8000484 <GPIO_peri_clock_control+0x18c>)
 8000400:	4293      	cmp	r3, r2
 8000402:	d106      	bne.n	8000412 <GPIO_peri_clock_control+0x11a>
			GPIOD_PCLK_DI();
 8000404:	4b1c      	ldr	r3, [pc, #112]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000408:	4a1b      	ldr	r2, [pc, #108]	; (8000478 <GPIO_peri_clock_control+0x180>)
 800040a:	f023 0308 	bic.w	r3, r3, #8
 800040e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000410:	e02a      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOE) {
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4a1c      	ldr	r2, [pc, #112]	; (8000488 <GPIO_peri_clock_control+0x190>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d106      	bne.n	8000428 <GPIO_peri_clock_control+0x130>
			GPIOE_PCLK_DI();
 800041a:	4b17      	ldr	r3, [pc, #92]	; (8000478 <GPIO_peri_clock_control+0x180>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041e:	4a16      	ldr	r2, [pc, #88]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000420:	f023 0310 	bic.w	r3, r3, #16
 8000424:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000426:	e01f      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOF) {
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4a18      	ldr	r2, [pc, #96]	; (800048c <GPIO_peri_clock_control+0x194>)
 800042c:	4293      	cmp	r3, r2
 800042e:	d106      	bne.n	800043e <GPIO_peri_clock_control+0x146>
			GPIOF_PCLK_DI();
 8000430:	4b11      	ldr	r3, [pc, #68]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000434:	4a10      	ldr	r2, [pc, #64]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000436:	f023 0320 	bic.w	r3, r3, #32
 800043a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043c:	e014      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOG) {
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a13      	ldr	r2, [pc, #76]	; (8000490 <GPIO_peri_clock_control+0x198>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d106      	bne.n	8000454 <GPIO_peri_clock_control+0x15c>
			GPIOG_PCLK_DI();
 8000446:	4b0c      	ldr	r3, [pc, #48]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044a:	4a0b      	ldr	r2, [pc, #44]	; (8000478 <GPIO_peri_clock_control+0x180>)
 800044c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000450:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000452:	e009      	b.n	8000468 <GPIO_peri_clock_control+0x170>
		} else if (pGPIOx == GPIOH) {
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4a0f      	ldr	r2, [pc, #60]	; (8000494 <GPIO_peri_clock_control+0x19c>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d105      	bne.n	8000468 <GPIO_peri_clock_control+0x170>
			GPIOH_PCLK_DI();
 800045c:	4b06      	ldr	r3, [pc, #24]	; (8000478 <GPIO_peri_clock_control+0x180>)
 800045e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000460:	4a05      	ldr	r2, [pc, #20]	; (8000478 <GPIO_peri_clock_control+0x180>)
 8000462:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000466:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000468:	bf00      	nop
 800046a:	370c      	adds	r7, #12
 800046c:	46bd      	mov	sp, r7
 800046e:	bc80      	pop	{r7}
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop
 8000474:	40020000 	.word	0x40020000
 8000478:	40023800 	.word	0x40023800
 800047c:	40020400 	.word	0x40020400
 8000480:	40020800 	.word	0x40020800
 8000484:	40020c00 	.word	0x40020c00
 8000488:	40021000 	.word	0x40021000
 800048c:	40021400 	.word	0x40021400
 8000490:	40021800 	.word	0x40021800
 8000494:	40021c00 	.word	0x40021c00

08000498 <GPIO_init>:
 * @return				- none
 *
 * @note				- none
 *
 */
void GPIO_init(GPIO_handle_t *pGPIO_handle) {
 8000498:	b480      	push	{r7}
 800049a:	b087      	sub	sp, #28
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	uint32_t reset = 0;
 80004a0:	2300      	movs	r3, #0
 80004a2:	617b      	str	r3, [r7, #20]
	uint32_t set = 0;
 80004a4:	2300      	movs	r3, #0
 80004a6:	613b      	str	r3, [r7, #16]

	//configure the mode of GPIO pin
	if(pGPIO_handle->GPIO_pin_config.GPIO_pin_mode <= GPIO_MODE_ANALOG){
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	795b      	ldrb	r3, [r3, #5]
 80004ac:	2b03      	cmp	r3, #3
 80004ae:	d825      	bhi.n	80004fc <GPIO_init+0x64>
		//the non interrupt mode
		reset = (11 << (2 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	791b      	ldrb	r3, [r3, #4]
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	220b      	movs	r2, #11
 80004b8:	fa02 f303 	lsl.w	r3, r2, r3
 80004bc:	617b      	str	r3, [r7, #20]
		pGPIO_handle->pGPIOx->MODER &= ~(reset);
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	6819      	ldr	r1, [r3, #0]
 80004c4:	697b      	ldr	r3, [r7, #20]
 80004c6:	43da      	mvns	r2, r3
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	400a      	ands	r2, r1
 80004ce:	601a      	str	r2, [r3, #0]
		reset = 0;
 80004d0:	2300      	movs	r3, #0
 80004d2:	617b      	str	r3, [r7, #20]

		set = (pGPIO_handle->GPIO_pin_config.GPIO_pin_mode << (2 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	795b      	ldrb	r3, [r3, #5]
 80004d8:	461a      	mov	r2, r3
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	791b      	ldrb	r3, [r3, #4]
 80004de:	005b      	lsls	r3, r3, #1
 80004e0:	fa02 f303 	lsl.w	r3, r2, r3
 80004e4:	613b      	str	r3, [r7, #16]
		pGPIO_handle->pGPIOx->MODER |= set;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	6819      	ldr	r1, [r3, #0]
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	693a      	ldr	r2, [r7, #16]
 80004f2:	430a      	orrs	r2, r1
 80004f4:	601a      	str	r2, [r3, #0]
		set = 0;
 80004f6:	2300      	movs	r3, #0
 80004f8:	613b      	str	r3, [r7, #16]
 80004fa:	e0ca      	b.n	8000692 <GPIO_init+0x1fa>
	}else{
		//interrupt mode
		if(pGPIO_handle->GPIO_pin_config.GPIO_pin_mode == GPIO_MODE_IT_FT){
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	795b      	ldrb	r3, [r3, #5]
 8000500:	2b04      	cmp	r3, #4
 8000502:	d117      	bne.n	8000534 <GPIO_init+0x9c>
			//Configure the FTSR
			EXTI->FTSR |= (1 << pGPIO_handle->GPIO_pin_config.GPIO_pin_num);
 8000504:	4b48      	ldr	r3, [pc, #288]	; (8000628 <GPIO_init+0x190>)
 8000506:	68db      	ldr	r3, [r3, #12]
 8000508:	687a      	ldr	r2, [r7, #4]
 800050a:	7912      	ldrb	r2, [r2, #4]
 800050c:	4611      	mov	r1, r2
 800050e:	2201      	movs	r2, #1
 8000510:	408a      	lsls	r2, r1
 8000512:	4611      	mov	r1, r2
 8000514:	4a44      	ldr	r2, [pc, #272]	; (8000628 <GPIO_init+0x190>)
 8000516:	430b      	orrs	r3, r1
 8000518:	60d3      	str	r3, [r2, #12]
			//Clear RTSR
			EXTI->RTSR &= ~(1 << pGPIO_handle->GPIO_pin_config.GPIO_pin_num);
 800051a:	4b43      	ldr	r3, [pc, #268]	; (8000628 <GPIO_init+0x190>)
 800051c:	689b      	ldr	r3, [r3, #8]
 800051e:	687a      	ldr	r2, [r7, #4]
 8000520:	7912      	ldrb	r2, [r2, #4]
 8000522:	4611      	mov	r1, r2
 8000524:	2201      	movs	r2, #1
 8000526:	408a      	lsls	r2, r1
 8000528:	43d2      	mvns	r2, r2
 800052a:	4611      	mov	r1, r2
 800052c:	4a3e      	ldr	r2, [pc, #248]	; (8000628 <GPIO_init+0x190>)
 800052e:	400b      	ands	r3, r1
 8000530:	6093      	str	r3, [r2, #8]
 8000532:	e035      	b.n	80005a0 <GPIO_init+0x108>
		} else if(pGPIO_handle->GPIO_pin_config.GPIO_pin_mode == GPIO_MODE_IT_RT){
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	795b      	ldrb	r3, [r3, #5]
 8000538:	2b05      	cmp	r3, #5
 800053a:	d117      	bne.n	800056c <GPIO_init+0xd4>
			//Configure the RTSR
			EXTI->RTSR |= (1 << pGPIO_handle->GPIO_pin_config.GPIO_pin_num);
 800053c:	4b3a      	ldr	r3, [pc, #232]	; (8000628 <GPIO_init+0x190>)
 800053e:	689b      	ldr	r3, [r3, #8]
 8000540:	687a      	ldr	r2, [r7, #4]
 8000542:	7912      	ldrb	r2, [r2, #4]
 8000544:	4611      	mov	r1, r2
 8000546:	2201      	movs	r2, #1
 8000548:	408a      	lsls	r2, r1
 800054a:	4611      	mov	r1, r2
 800054c:	4a36      	ldr	r2, [pc, #216]	; (8000628 <GPIO_init+0x190>)
 800054e:	430b      	orrs	r3, r1
 8000550:	6093      	str	r3, [r2, #8]
			//Clear FTSR
			EXTI->FTSR &= ~(1 << pGPIO_handle->GPIO_pin_config.GPIO_pin_num);
 8000552:	4b35      	ldr	r3, [pc, #212]	; (8000628 <GPIO_init+0x190>)
 8000554:	68db      	ldr	r3, [r3, #12]
 8000556:	687a      	ldr	r2, [r7, #4]
 8000558:	7912      	ldrb	r2, [r2, #4]
 800055a:	4611      	mov	r1, r2
 800055c:	2201      	movs	r2, #1
 800055e:	408a      	lsls	r2, r1
 8000560:	43d2      	mvns	r2, r2
 8000562:	4611      	mov	r1, r2
 8000564:	4a30      	ldr	r2, [pc, #192]	; (8000628 <GPIO_init+0x190>)
 8000566:	400b      	ands	r3, r1
 8000568:	60d3      	str	r3, [r2, #12]
 800056a:	e019      	b.n	80005a0 <GPIO_init+0x108>
		} else if(pGPIO_handle->GPIO_pin_config.GPIO_pin_mode == GPIO_MODE_IT_RFT){
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	795b      	ldrb	r3, [r3, #5]
 8000570:	2b06      	cmp	r3, #6
 8000572:	d115      	bne.n	80005a0 <GPIO_init+0x108>
			//Configure both the FTSR and RTSR
			EXTI->FTSR |= (1 << pGPIO_handle->GPIO_pin_config.GPIO_pin_num);
 8000574:	4b2c      	ldr	r3, [pc, #176]	; (8000628 <GPIO_init+0x190>)
 8000576:	68db      	ldr	r3, [r3, #12]
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	7912      	ldrb	r2, [r2, #4]
 800057c:	4611      	mov	r1, r2
 800057e:	2201      	movs	r2, #1
 8000580:	408a      	lsls	r2, r1
 8000582:	4611      	mov	r1, r2
 8000584:	4a28      	ldr	r2, [pc, #160]	; (8000628 <GPIO_init+0x190>)
 8000586:	430b      	orrs	r3, r1
 8000588:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIO_handle->GPIO_pin_config.GPIO_pin_num);
 800058a:	4b27      	ldr	r3, [pc, #156]	; (8000628 <GPIO_init+0x190>)
 800058c:	689b      	ldr	r3, [r3, #8]
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	7912      	ldrb	r2, [r2, #4]
 8000592:	4611      	mov	r1, r2
 8000594:	2201      	movs	r2, #1
 8000596:	408a      	lsls	r2, r1
 8000598:	4611      	mov	r1, r2
 800059a:	4a23      	ldr	r2, [pc, #140]	; (8000628 <GPIO_init+0x190>)
 800059c:	430b      	orrs	r3, r1
 800059e:	6093      	str	r3, [r2, #8]
		}

		//Configure GPIO port selection in SYSCFG_EXTICR
		uint8_t EXTI_register = (pGPIO_handle->GPIO_pin_config.GPIO_pin_num / 4);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	791b      	ldrb	r3, [r3, #4]
 80005a4:	089b      	lsrs	r3, r3, #2
 80005a6:	73fb      	strb	r3, [r7, #15]
		uint8_t EXTI_pin_position = ((pGPIO_handle->GPIO_pin_config.GPIO_pin_num % 4) * 4);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	791b      	ldrb	r3, [r3, #4]
 80005ac:	f003 0303 	and.w	r3, r3, #3
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	009b      	lsls	r3, r3, #2
 80005b4:	73bb      	strb	r3, [r7, #14]
		uint8_t portcode = GPIO_EXTI_CODE(pGPIO_handle->pGPIOx);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a1c      	ldr	r2, [pc, #112]	; (800062c <GPIO_init+0x194>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d045      	beq.n	800064c <GPIO_init+0x1b4>
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a1a      	ldr	r2, [pc, #104]	; (8000630 <GPIO_init+0x198>)
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d02b      	beq.n	8000622 <GPIO_init+0x18a>
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	4a19      	ldr	r2, [pc, #100]	; (8000634 <GPIO_init+0x19c>)
 80005d0:	4293      	cmp	r3, r2
 80005d2:	d024      	beq.n	800061e <GPIO_init+0x186>
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a17      	ldr	r2, [pc, #92]	; (8000638 <GPIO_init+0x1a0>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d01d      	beq.n	800061a <GPIO_init+0x182>
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a16      	ldr	r2, [pc, #88]	; (800063c <GPIO_init+0x1a4>)
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d016      	beq.n	8000616 <GPIO_init+0x17e>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a14      	ldr	r2, [pc, #80]	; (8000640 <GPIO_init+0x1a8>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d00f      	beq.n	8000612 <GPIO_init+0x17a>
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a13      	ldr	r2, [pc, #76]	; (8000644 <GPIO_init+0x1ac>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d008      	beq.n	800060e <GPIO_init+0x176>
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a11      	ldr	r2, [pc, #68]	; (8000648 <GPIO_init+0x1b0>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d101      	bne.n	800060a <GPIO_init+0x172>
 8000606:	2307      	movs	r3, #7
 8000608:	e021      	b.n	800064e <GPIO_init+0x1b6>
 800060a:	2300      	movs	r3, #0
 800060c:	e01f      	b.n	800064e <GPIO_init+0x1b6>
 800060e:	2306      	movs	r3, #6
 8000610:	e01d      	b.n	800064e <GPIO_init+0x1b6>
 8000612:	2305      	movs	r3, #5
 8000614:	e01b      	b.n	800064e <GPIO_init+0x1b6>
 8000616:	2304      	movs	r3, #4
 8000618:	e019      	b.n	800064e <GPIO_init+0x1b6>
 800061a:	2303      	movs	r3, #3
 800061c:	e017      	b.n	800064e <GPIO_init+0x1b6>
 800061e:	2302      	movs	r3, #2
 8000620:	e015      	b.n	800064e <GPIO_init+0x1b6>
 8000622:	2301      	movs	r3, #1
 8000624:	e013      	b.n	800064e <GPIO_init+0x1b6>
 8000626:	bf00      	nop
 8000628:	40013c00 	.word	0x40013c00
 800062c:	40020000 	.word	0x40020000
 8000630:	40020400 	.word	0x40020400
 8000634:	40020800 	.word	0x40020800
 8000638:	40020c00 	.word	0x40020c00
 800063c:	40021000 	.word	0x40021000
 8000640:	40021400 	.word	0x40021400
 8000644:	40021800 	.word	0x40021800
 8000648:	40021c00 	.word	0x40021c00
 800064c:	2300      	movs	r3, #0
 800064e:	737b      	strb	r3, [r7, #13]
		SYSCFG_PCLK_EN();
 8000650:	4b75      	ldr	r3, [pc, #468]	; (8000828 <GPIO_init+0x390>)
 8000652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000654:	4a74      	ldr	r2, [pc, #464]	; (8000828 <GPIO_init+0x390>)
 8000656:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800065a:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[EXTI_register] |= (portcode << EXTI_pin_position);
 800065c:	4a73      	ldr	r2, [pc, #460]	; (800082c <GPIO_init+0x394>)
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	3302      	adds	r3, #2
 8000662:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000666:	7b79      	ldrb	r1, [r7, #13]
 8000668:	7bbb      	ldrb	r3, [r7, #14]
 800066a:	fa01 f303 	lsl.w	r3, r1, r3
 800066e:	4618      	mov	r0, r3
 8000670:	496e      	ldr	r1, [pc, #440]	; (800082c <GPIO_init+0x394>)
 8000672:	7bfb      	ldrb	r3, [r7, #15]
 8000674:	4302      	orrs	r2, r0
 8000676:	3302      	adds	r3, #2
 8000678:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


		//Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIO_handle->GPIO_pin_config.GPIO_pin_num);
 800067c:	4b6c      	ldr	r3, [pc, #432]	; (8000830 <GPIO_init+0x398>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	687a      	ldr	r2, [r7, #4]
 8000682:	7912      	ldrb	r2, [r2, #4]
 8000684:	4611      	mov	r1, r2
 8000686:	2201      	movs	r2, #1
 8000688:	408a      	lsls	r2, r1
 800068a:	4611      	mov	r1, r2
 800068c:	4a68      	ldr	r2, [pc, #416]	; (8000830 <GPIO_init+0x398>)
 800068e:	430b      	orrs	r3, r1
 8000690:	6013      	str	r3, [r2, #0]
	}

	//configure the speed of GPIO pin
	reset = (11 << (2 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	791b      	ldrb	r3, [r3, #4]
 8000696:	005b      	lsls	r3, r3, #1
 8000698:	220b      	movs	r2, #11
 800069a:	fa02 f303 	lsl.w	r3, r2, r3
 800069e:	617b      	str	r3, [r7, #20]
	pGPIO_handle->pGPIOx->OSPEEDR &= ~(reset);
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	6899      	ldr	r1, [r3, #8]
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	43da      	mvns	r2, r3
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	400a      	ands	r2, r1
 80006b0:	609a      	str	r2, [r3, #8]
	reset = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]

	set = (pGPIO_handle->GPIO_pin_config.GPIO_pin_speed << (2 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	799b      	ldrb	r3, [r3, #6]
 80006ba:	461a      	mov	r2, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	791b      	ldrb	r3, [r3, #4]
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	fa02 f303 	lsl.w	r3, r2, r3
 80006c6:	613b      	str	r3, [r7, #16]
	pGPIO_handle->pGPIOx->OSPEEDR |= set;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	6899      	ldr	r1, [r3, #8]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	693a      	ldr	r2, [r7, #16]
 80006d4:	430a      	orrs	r2, r1
 80006d6:	609a      	str	r2, [r3, #8]
	set = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	613b      	str	r3, [r7, #16]


	//configure the pull up and pull down resistor of GPIO pin
	reset = (11 << (2 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	791b      	ldrb	r3, [r3, #4]
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	220b      	movs	r2, #11
 80006e4:	fa02 f303 	lsl.w	r3, r2, r3
 80006e8:	617b      	str	r3, [r7, #20]
	pGPIO_handle->pGPIOx->PUPDR &= ~(reset);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	68d9      	ldr	r1, [r3, #12]
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	43da      	mvns	r2, r3
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	400a      	ands	r2, r1
 80006fa:	60da      	str	r2, [r3, #12]
	reset = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	617b      	str	r3, [r7, #20]

	set = (pGPIO_handle->GPIO_pin_config.GPIO_pin_pu_pd << (2 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	79db      	ldrb	r3, [r3, #7]
 8000704:	461a      	mov	r2, r3
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	791b      	ldrb	r3, [r3, #4]
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	fa02 f303 	lsl.w	r3, r2, r3
 8000710:	613b      	str	r3, [r7, #16]
	pGPIO_handle->pGPIOx->PUPDR |= set;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	68d9      	ldr	r1, [r3, #12]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	693a      	ldr	r2, [r7, #16]
 800071e:	430a      	orrs	r2, r1
 8000720:	60da      	str	r2, [r3, #12]
	set = 0;
 8000722:	2300      	movs	r3, #0
 8000724:	613b      	str	r3, [r7, #16]


	//configure the output type register of GPIO pin
	reset = (11 << (2 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	791b      	ldrb	r3, [r3, #4]
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	220b      	movs	r2, #11
 800072e:	fa02 f303 	lsl.w	r3, r2, r3
 8000732:	617b      	str	r3, [r7, #20]
	pGPIO_handle->pGPIOx->OTYPER &= ~(reset);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	6859      	ldr	r1, [r3, #4]
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	43da      	mvns	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	400a      	ands	r2, r1
 8000744:	605a      	str	r2, [r3, #4]
	reset = 0;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]

	set = (pGPIO_handle->GPIO_pin_config.GPIO_pin_op_type << pGPIO_handle->GPIO_pin_config.GPIO_pin_num);
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	7a1b      	ldrb	r3, [r3, #8]
 800074e:	461a      	mov	r2, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	791b      	ldrb	r3, [r3, #4]
 8000754:	fa02 f303 	lsl.w	r3, r2, r3
 8000758:	613b      	str	r3, [r7, #16]
	pGPIO_handle->pGPIOx->OTYPER |= set;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	6859      	ldr	r1, [r3, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	693a      	ldr	r2, [r7, #16]
 8000766:	430a      	orrs	r2, r1
 8000768:	605a      	str	r2, [r3, #4]
	set = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]


	//configure the alternative functionality register of GPIO pin
	if(pGPIO_handle->GPIO_pin_config.GPIO_pin_mode == GPIO_MODE_ALTFN){
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	795b      	ldrb	r3, [r3, #5]
 8000772:	2b02      	cmp	r3, #2
 8000774:	d152      	bne.n	800081c <GPIO_init+0x384>
		if(pGPIO_handle->GPIO_pin_config.GPIO_pin_num <= 7){
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	791b      	ldrb	r3, [r3, #4]
 800077a:	2b07      	cmp	r3, #7
 800077c:	d826      	bhi.n	80007cc <GPIO_init+0x334>
			reset = (1111 << (4 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	791b      	ldrb	r3, [r3, #4]
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	f240 4257 	movw	r2, #1111	; 0x457
 8000788:	fa02 f303 	lsl.w	r3, r2, r3
 800078c:	617b      	str	r3, [r7, #20]
			pGPIO_handle->pGPIOx->AFRLOW &= ~(reset);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	6a19      	ldr	r1, [r3, #32]
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	43da      	mvns	r2, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	400a      	ands	r2, r1
 800079e:	621a      	str	r2, [r3, #32]
			reset = 0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]

			set = (pGPIO_handle->GPIO_pin_config.GPIO_pin_alt_fun_mode << (4 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	7a5b      	ldrb	r3, [r3, #9]
 80007a8:	461a      	mov	r2, r3
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	791b      	ldrb	r3, [r3, #4]
 80007ae:	009b      	lsls	r3, r3, #2
 80007b0:	fa02 f303 	lsl.w	r3, r2, r3
 80007b4:	613b      	str	r3, [r7, #16]
			pGPIO_handle->pGPIOx->AFRLOW |= set;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	6a19      	ldr	r1, [r3, #32]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	693a      	ldr	r2, [r7, #16]
 80007c2:	430a      	orrs	r2, r1
 80007c4:	621a      	str	r2, [r3, #32]
			set = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	613b      	str	r3, [r7, #16]
			set = (pGPIO_handle->GPIO_pin_config.GPIO_pin_alt_fun_mode << (4 * (pGPIO_handle->GPIO_pin_config.GPIO_pin_num % 8)));
			pGPIO_handle->pGPIOx->AFRHIGH |= set;
			set = 0;
		}
	}
}
 80007ca:	e027      	b.n	800081c <GPIO_init+0x384>
			reset = (1111 << (4 * pGPIO_handle->GPIO_pin_config.GPIO_pin_num));
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	791b      	ldrb	r3, [r3, #4]
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	f240 4257 	movw	r2, #1111	; 0x457
 80007d6:	fa02 f303 	lsl.w	r3, r2, r3
 80007da:	617b      	str	r3, [r7, #20]
			pGPIO_handle->pGPIOx->AFRHIGH &= ~(reset);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	43da      	mvns	r2, r3
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	400a      	ands	r2, r1
 80007ec:	625a      	str	r2, [r3, #36]	; 0x24
			reset = 0;
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
			set = (pGPIO_handle->GPIO_pin_config.GPIO_pin_alt_fun_mode << (4 * (pGPIO_handle->GPIO_pin_config.GPIO_pin_num % 8)));
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	7a5b      	ldrb	r3, [r3, #9]
 80007f6:	461a      	mov	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	791b      	ldrb	r3, [r3, #4]
 80007fc:	f003 0307 	and.w	r3, r3, #7
 8000800:	009b      	lsls	r3, r3, #2
 8000802:	fa02 f303 	lsl.w	r3, r2, r3
 8000806:	613b      	str	r3, [r7, #16]
			pGPIO_handle->pGPIOx->AFRHIGH |= set;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	693a      	ldr	r2, [r7, #16]
 8000814:	430a      	orrs	r2, r1
 8000816:	625a      	str	r2, [r3, #36]	; 0x24
			set = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	613b      	str	r3, [r7, #16]
}
 800081c:	bf00      	nop
 800081e:	371c      	adds	r7, #28
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800
 800082c:	40013800 	.word	0x40013800
 8000830:	40013c00 	.word	0x40013c00

08000834 <GPIO_read_input_pin>:
 * @return				- uint8_t value that is read from given pin
 *
 * @note				- none
 *
 */
uint8_t GPIO_read_input_pin(GPIO_reg_def_t *pGPIOx, uint8_t pin_number) {
 8000834:	b480      	push	{r7}
 8000836:	b085      	sub	sp, #20
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	460b      	mov	r3, r1
 800083e:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> pin_number) & 0x00000001);
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	691a      	ldr	r2, [r3, #16]
 8000844:	78fb      	ldrb	r3, [r7, #3]
 8000846:	fa22 f303 	lsr.w	r3, r2, r3
 800084a:	b2db      	uxtb	r3, r3
 800084c:	f003 0301 	and.w	r3, r3, #1
 8000850:	73fb      	strb	r3, [r7, #15]
	return value;
 8000852:	7bfb      	ldrb	r3, [r7, #15]
}
 8000854:	4618      	mov	r0, r3
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr

0800085e <GPIO_toggle_output_pin>:
 * @return				- none
 *
 * @note				- none
 *
 */
void GPIO_toggle_output_pin(GPIO_reg_def_t *pGPIOx, uint8_t pin_number) {
 800085e:	b480      	push	{r7}
 8000860:	b083      	sub	sp, #12
 8000862:	af00      	add	r7, sp, #0
 8000864:	6078      	str	r0, [r7, #4]
 8000866:	460b      	mov	r3, r1
 8000868:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << pin_number);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	695b      	ldr	r3, [r3, #20]
 800086e:	78fa      	ldrb	r2, [r7, #3]
 8000870:	2101      	movs	r1, #1
 8000872:	fa01 f202 	lsl.w	r2, r1, r2
 8000876:	405a      	eors	r2, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	615a      	str	r2, [r3, #20]
}
 800087c:	bf00      	nop
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr
	...

08000888 <__libc_init_array>:
 8000888:	b570      	push	{r4, r5, r6, lr}
 800088a:	4e0d      	ldr	r6, [pc, #52]	; (80008c0 <__libc_init_array+0x38>)
 800088c:	4c0d      	ldr	r4, [pc, #52]	; (80008c4 <__libc_init_array+0x3c>)
 800088e:	1ba4      	subs	r4, r4, r6
 8000890:	10a4      	asrs	r4, r4, #2
 8000892:	2500      	movs	r5, #0
 8000894:	42a5      	cmp	r5, r4
 8000896:	d109      	bne.n	80008ac <__libc_init_array+0x24>
 8000898:	4e0b      	ldr	r6, [pc, #44]	; (80008c8 <__libc_init_array+0x40>)
 800089a:	4c0c      	ldr	r4, [pc, #48]	; (80008cc <__libc_init_array+0x44>)
 800089c:	f000 f818 	bl	80008d0 <_init>
 80008a0:	1ba4      	subs	r4, r4, r6
 80008a2:	10a4      	asrs	r4, r4, #2
 80008a4:	2500      	movs	r5, #0
 80008a6:	42a5      	cmp	r5, r4
 80008a8:	d105      	bne.n	80008b6 <__libc_init_array+0x2e>
 80008aa:	bd70      	pop	{r4, r5, r6, pc}
 80008ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80008b0:	4798      	blx	r3
 80008b2:	3501      	adds	r5, #1
 80008b4:	e7ee      	b.n	8000894 <__libc_init_array+0xc>
 80008b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80008ba:	4798      	blx	r3
 80008bc:	3501      	adds	r5, #1
 80008be:	e7f2      	b.n	80008a6 <__libc_init_array+0x1e>
 80008c0:	080008e8 	.word	0x080008e8
 80008c4:	080008e8 	.word	0x080008e8
 80008c8:	080008e8 	.word	0x080008e8
 80008cc:	080008ec 	.word	0x080008ec

080008d0 <_init>:
 80008d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008d2:	bf00      	nop
 80008d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008d6:	bc08      	pop	{r3}
 80008d8:	469e      	mov	lr, r3
 80008da:	4770      	bx	lr

080008dc <_fini>:
 80008dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008de:	bf00      	nop
 80008e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008e2:	bc08      	pop	{r3}
 80008e4:	469e      	mov	lr, r3
 80008e6:	4770      	bx	lr
