# Chapter 4. Memory mapping in 64bit mode 

## 4.1 The memory mapping register 

Control register 3 or CR3. 

- Page Map Level 4 (PLM4) 


## 4.2 Page map level 4

PML4 index, page directory pointer index, page directory index, page table index, page offset


## 4.3 Page directory pointer table 



## 4.4 Page directory table 


## 4.5 Page table 


## 4.7 CPU support for fast lookups 

Translation lookaside buffer. (TLB) 

Typical miss rate is 0.01% to 1% 


