-- VHDL for IBM SMS ALD page 13.13.01.1
-- Title: COMMON OP DECODE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/23/2020 4:41:03 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_13_01_1_COMMON_OP_DECODE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_8_B:	 in STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B:	 in STD_LOGIC;
		PS_OP_REG_COM_NOT_C_BIT:	 in STD_LOGIC;
		PS_OP_REG_COM_C_BIT:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B:	 in STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B:	 in STD_LOGIC;
		PS_RESET_ADD_OP_CODE:	 out STD_LOGIC;
		MS_RESET_ADD_OP_CODE:	 out STD_LOGIC;
		PS_RESET_SUBT_OP_CODE:	 out STD_LOGIC;
		MS_RESET_SUBT_OP_CODE:	 out STD_LOGIC;
		PS_ADD_OP_CODE:	 out STD_LOGIC;
		MS_ADD_OP_CODE:	 out STD_LOGIC;
		PS_SUBT_OP_CODE:	 out STD_LOGIC;
		MS_SUBT_OP_CODE:	 out STD_LOGIC);
end ALD_13_13_01_1_COMMON_OP_DECODE;

architecture behavioral of ALD_13_13_01_1_COMMON_OP_DECODE is 

	signal OUT_4A_F: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_2C_G: STD_LOGIC;
	signal OUT_4E_E: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;

begin

	OUT_4A_F <= NOT(PS_OP_DCDR_B_DOT_A_DOT_8_B AND PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B AND PS_OP_REG_COM_C_BIT );
	OUT_2A_B <= NOT(OUT_4A_F );
	OUT_4C_D <= NOT(PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B AND PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B AND PS_OP_REG_COM_NOT_C_BIT );
	OUT_2C_G <= NOT(OUT_4C_D );
	OUT_4E_E <= NOT(PS_OP_REG_COM_NOT_C_BIT AND PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B AND PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B );
	OUT_2E_F <= NOT(OUT_4E_E );
	OUT_4G_C <= NOT(PS_OP_REG_COM_C_BIT AND PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B AND PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B );
	OUT_2G_D <= NOT(OUT_4G_C );

	MS_RESET_ADD_OP_CODE <= OUT_4A_F;
	PS_RESET_ADD_OP_CODE <= OUT_2A_B;
	MS_RESET_SUBT_OP_CODE <= OUT_4C_D;
	PS_RESET_SUBT_OP_CODE <= OUT_2C_G;
	MS_ADD_OP_CODE <= OUT_4E_E;
	PS_ADD_OP_CODE <= OUT_2E_F;
	MS_SUBT_OP_CODE <= OUT_4G_C;
	PS_SUBT_OP_CODE <= OUT_2G_D;


end;
