aeMB_regfile
aeMB_core
aeMB_aslu
aeMB_decode
aeMB_control
aeMB_core/input_sys_rst_i
aeMB_control/reg_rRST
aeMB_control/input_sys_rst_i
aeMB_control/always_7/if_1/block_2
aeMB_control/always_7/if_1/block_2/stmt_1
aeMB_control/always_7
aeMB_control/assign_9_prst
aeMB_control/wire_prst
aeMB_control/always_7/if_1
aeMB_core/wire_prst
aeMB_core/inst_control
aeMB_decode/input_prst
aeMB_decode/always_12/if_1/if_1/block_1
aeMB_decode/always_3/if_1/block_1
aeMB_decode/always_3/if_1/block_1/stmt_1
aeMB_decode/wire_fRET
aeMB_core/input_iwb_dat_i
aeMB_decode/wire_wOPC
aeMB_decode/wire_wIREG
aeMB_decode/input_iwb_dat_i
aeMB_decode/assign_1_wIREG
aeMB_decode/assign_34_fRET
aeMB_decode/assign_35_fMISC
aeMB_decode/reg_rBRA
aeMB_decode/assign_2_wOPC
aeMB_decode/assign_6_wIMM
aeMB_decode/always_12
aeMB_decode/always_12/if_1
aeMB_decode/always_12/if_1/if_1
aeMB_decode/always_12/if_1/if_1/block_1/stmt_11
aeMB_decode/always_6/block_1/stmt_1
aeMB_decode/always_6
aeMB_decode/always_6/block_1
aeMB_decode/reg_xMXSRC
aeMB_core/inst_decode
aeMB_decode/wire_wIMM
aeMB_decode/always_1
aeMB_decode/always_1/if_1
aeMB_decode/always_1/if_1/block_1
aeMB_decode/always_9
aeMB_decode/always_9/if_1
aeMB_decode/reg_xBRA
aeMB_decode/input_frun
aeMB_core/wire_frun
aeMB_core/wire_rBRA
aeMB_decode/always_12/if_1/if_1/block_1/stmt_17
aeMB_control/input_rBRA
aeMB_control/always_3
aeMB_control/always_3/case_1
aeMB_control/reg_rNXT
aeMB_control/always_2/if_1/if_1/block_1/stmt_1
aeMB_control/always_2/if_1/if_1/block_1
aeMB_control/always_3/case_1/block_1
aeMB_control/always_3/case_1/block_1/stmt_1
aeMB_control/reg_xRUN
aeMB_control/always_6/block_1/stmt_1
aeMB_control/always_6/block_1
aeMB_control/always_6
aeMB_control/assign_7
aeMB_control/wire_frun
aeMB_control/always_2/if_1
aeMB_control/always_2/if_1/if_1
aeMB_control/always_2
aeMB_control/reg_rFSM
aeMB_control/wire_fXCE
aeMB_control/assign_6_fXCE
aeMB_decode/always_7/block_1/stmt_1
aeMB_decode/always_7/block_1
aeMB_decode/always_7
aeMB_aslu/wire_wSUB
aeMB_core/wire_rREGA
aeMB_core/inst_regfile
aeMB_core/wire_dwb_adr_o
aeMB_decode/reg_xSIMM
aeMB_decode/reg_rSIMM
aeMB_decode/always_12/if_1/if_1/block_1/stmt_14
aeMB_core/wire_rSIMM
aeMB_aslu/input_rSIMM
aeMB_decode/reg_rMXLDST
aeMB_regfile/input_rRA
aeMB_core/wire_rRA
aeMB_decode/reg_rRA
aeMB_regfile/always_5
aeMB_regfile/always_5/if_1/if_1/block_1
aeMB_regfile/always_1/block_1
aeMB_regfile/always_1
aeMB_regfile/always_5/if_1/if_1
aeMB_decode/always_9/if_1/block_1
aeMB_regfile/always_5/if_1
aeMB_regfile/input_rRESULT
aeMB_regfile/assign_9_wDDAT
aeMB_aslu/input_prst
aeMB_aslu/assign_25_dwb_adr_o
aeMB_aslu/wire_dwb_adr_o
aeMB_core/inst_aslu
aeMB_core/wire_rRESULT
aeMB_decode/always_1/if_1/block_1/stmt_1
aeMB_aslu/input_rMXSRC
aeMB_decode/always_12/if_1/if_1/block_1/stmt_2
aeMB_core/wire_rMXSRC
aeMB_decode/reg_rMXSRC
aeMB_decode/reg_xOPC
aeMB_decode/always_12/if_1/if_1/block_1/stmt_6
aeMB_decode/always_2
aeMB_decode/always_2/block_1
aeMB_decode/always_2/block_1/stmt_1
aeMB_core/wire_rOPC
aeMB_decode/reg_rOPC
aeMB_decode/reg_xMXALU
aeMB_decode/reg_rMXALU
aeMB_decode/wire_fMISC
aeMB_decode/wire_fSHIFT
aeMB_decode/assign_31_fBRA
aeMB_decode/assign_32_fSHIFT
aeMB_decode/wire_fBRA
aeMB_aslu/input_rMXALU
aeMB_aslu/input_rOPC
aeMB_regfile/wire_wDDAT
aeMB_core/wire_rMXALU
aeMB_aslu/assign_12
aeMB_aslu/input_rREGA
aeMB_regfile/wire_rREGA
aeMB_aslu/always_9
aeMB_aslu/reg_rRESULT
aeMB_aslu/always_9/if_1
aeMB_aslu/always_1/case_1/stmt_1
aeMB_aslu/always_1/case_1/stmt_3
aeMB_aslu/always_8
aeMB_aslu/reg_xRESULT
aeMB_aslu/always_9/if_1/if_1/block_1
aeMB_aslu/always_9/if_1/if_1/block_1/stmt_1
aeMB_aslu/always_8/block_1/case_1/stmt_1
aeMB_aslu/always_8/block_1
aeMB_aslu/always_8/block_1/case_1
aeMB_aslu/always_1/case_1
aeMB_aslu/always_1
aeMB_aslu/reg_rRES_A
aeMB_aslu/wire_wADD
aeMB_aslu/assign_13
aeMB_decode/always_12/if_1/if_1/block_1/stmt_7
aeMB_decode/reg_xMXBRA
aeMB_decode/reg_rMXBRA
aeMB_decode/always_3/if_1
aeMB_decode/always_3
aeMB_aslu/wire_wOPA
aeMB_aslu/assign_1_wOPA
aeMB_aslu/assign_10_wOPX
aeMB_aslu/wire_wOPX
aeMB_aslu/wire_wOPB
aeMB_aslu/assign_2_wOPB
aeMB_aslu/always_9/if_1/if_1
aeMB_control/always_7/if_1/cond
aeMB_control/always_6/block_1/stmt_1/expr_2
aeMB_control/always_3/case_1/block_1/stmt_1/expr_1
aeMB_decode/always_3/if_1/block_1/stmt_1/expr_1/expr_1
aeMB_decode/always_3/if_1/block_1/stmt_1/expr_1/expr_1/expr_1
aeMB_decode/always_3/if_1/block_1/stmt_1/expr_1
aeMB_decode/always_1/if_1/cond
aeMB_decode/always_2/block_1/stmt_1/expr_1/expr_1/expr_1
aeMB_decode/always_2/block_1/stmt_1/expr_1/expr_1
aeMB_decode/always_2/block_1/stmt_1/expr_1
aeMB_aslu/always_8/block_1/case_1/cond
aeMB_aslu/assign_2_wOPB/expr_1/expr_2/expr_2
aeMB_aslu/assign_1_wOPA/expr_1/expr_2/expr_2/expr_1
aeMB_decode/always_6/block_1/stmt_1/expr_1/expr_2/expr_2
aeMB_decode/always_6/block_1/stmt_1/expr_1/expr_1
aeMB_decode/always_6/block_1/stmt_1/expr_1/expr_2
aeMB_decode/always_6/block_1/stmt_1/expr_1
aeMB_decode/always_2/block_1/stmt_1/expr_1/expr_1/expr_1/expr_1
aeMB_aslu/assign_1_wOPA/expr_1/expr_2/expr_1
aeMB_aslu/always_9/if_1/cond
aeMB_regfile/assign_9_wDDAT/expr_1
aeMB_regfile/assign_9_wDDAT/expr_1/expr_2
aeMB_aslu/assign_10_wOPX/expr_1/expr_1
aeMB_aslu/assign_10_wOPX/expr_1/expr_2
aeMB_aslu/assign_13/expr_1
aeMB_aslu/assign_1_wOPA/expr_1/expr_2/expr_2
aeMB_aslu/assign_1_wOPA/expr_1/expr_2
aeMB_aslu/assign_2_wOPB/expr_1/expr_2
aeMB_control/assign_7/expr_2
aeMB_decode/always_12/if_1/cond
aeMB_aslu/assign_2_wOPB/expr_1
aeMB_aslu/assign_10_wOPX/expr_1
aeMB_aslu/assign_1_wOPA/expr_1
