ips:
  litex_pwm_top:
    file: ipcores/litex_pwm.yml
    module: litex_pwm
  axi_bridge:
    file: axi/axi_axil_adapter.yaml
    module: axi_axil_adapter
  ps7:
    file: ipcores/ps7.yaml
    module: ps7_inst

design:
  parameters:
    axi_bridge:
      AXI_ID_WIDTH: 12

  ports:
    ps7:
      MAXIGP0ACLK: [ps7, FCLK0]
    axi_bridge:
      clk: [ps7, FCLK0]
      rst: [ps7, FCLK_RESET0_N]
    litex_pwm_top:
      sys_clk: [ps7, FCLK0]
      sys_rst: [ps7, FCLK_RESET0_N]
      pwm: pwm
 
  interfaces:
    axi_bridge:
      s_axi: [ps7, M_AXI_GP0]
    litex_pwm_top:
      s_axi: [axi_bridge, m_axi]

external:
  ports:
    out:
      - pwm
