// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_operator_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read13,
        p_read12,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read13;
input  [127:0] p_read12;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] trunc_ln61_fu_223_p1;
reg   [31:0] trunc_ln61_reg_469;
wire   [0:0] icmp_ln61_fu_227_p2;
reg   [0:0] icmp_ln61_reg_476;
wire   [31:0] bitcast_ln61_fu_233_p1;
wire   [0:0] and_ln61_fu_274_p2;
reg   [0:0] and_ln61_reg_485;
wire    ap_CS_fsm_state2;
wire   [31:0] trunc_ln61_2_fu_280_p1;
reg   [31:0] trunc_ln61_2_reg_489;
wire   [0:0] icmp_ln61_9_fu_283_p2;
reg   [0:0] icmp_ln61_9_reg_495;
wire   [31:0] bitcast_ln61_2_fu_289_p1;
wire   [0:0] and_ln61_5_fu_330_p2;
reg   [0:0] and_ln61_5_reg_504;
wire    ap_CS_fsm_state3;
wire   [1:0] trunc_ln138_fu_340_p1;
reg   [1:0] trunc_ln138_reg_508;
wire   [0:0] icmp_ln141_fu_344_p2;
reg   [0:0] icmp_ln141_reg_513;
wire   [0:0] icmp_ln144_fu_350_p2;
reg   [0:0] icmp_ln144_reg_517;
wire   [0:0] tmp_67_fu_356_p3;
reg   [0:0] tmp_67_reg_521;
wire   [1:0] sub_ln149_fu_364_p2;
reg   [1:0] sub_ln149_reg_525;
wire   [31:0] bitcast_ln145_fu_394_p1;
wire    ap_CS_fsm_state7;
wire   [31:0] bitcast_ln145_1_fu_398_p1;
wire   [31:0] bitcast_ln145_2_fu_402_p1;
wire   [31:0] bitcast_ln142_fu_406_p1;
wire    ap_CS_fsm_state8;
wire   [31:0] bitcast_ln142_3_fu_410_p1;
wire   [31:0] bitcast_ln142_4_fu_414_p1;
wire   [31:0] bitcast_ln136_fu_418_p1;
wire    ap_CS_fsm_state9;
wire   [31:0] bitcast_ln136_3_fu_422_p1;
wire   [31:0] bitcast_ln136_4_fu_426_p1;
wire   [31:0] trunc_ln133_fu_430_p1;
wire    ap_CS_fsm_state10;
wire   [31:0] bitcast_ln133_fu_433_p1;
wire   [31:0] bitcast_ln133_1_fu_437_p1;
wire   [31:0] bitcast_ln133_2_fu_441_p1;
wire    grp_p_sum_fu_132_ap_start;
wire    grp_p_sum_fu_132_ap_done;
wire    grp_p_sum_fu_132_ap_idle;
wire    grp_p_sum_fu_132_ap_ready;
reg   [127:0] grp_p_sum_fu_132_p_read13;
reg   [127:0] grp_p_sum_fu_132_p_read24;
reg   [1:0] grp_p_sum_fu_132_diff_p;
wire   [31:0] grp_p_sum_fu_132_ap_return_0;
wire   [31:0] grp_p_sum_fu_132_ap_return_1;
wire   [31:0] grp_p_sum_fu_132_ap_return_2;
wire   [31:0] grp_p_sum_fu_132_ap_return_3;
reg   [31:0] ap_phi_mux_agg_result_1_0_phi_fu_67_p12;
reg   [31:0] agg_result_1_0_reg_64;
wire    ap_CS_fsm_state5;
reg    ap_predicate_op51_call_state5;
reg    ap_predicate_op57_call_state5;
reg    ap_block_state5_on_subcall_done;
reg   [31:0] ap_phi_mux_agg_result_112_0_phi_fu_84_p12;
reg   [31:0] agg_result_112_0_reg_81;
reg   [31:0] ap_phi_mux_agg_result_12_0_phi_fu_101_p12;
reg   [31:0] agg_result_12_0_reg_98;
reg   [31:0] ap_phi_mux_agg_result_01_0_phi_fu_118_p12;
reg   [31:0] agg_result_01_0_reg_115;
reg    grp_p_sum_fu_132_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
reg   [31:0] grp_fu_139_p0;
wire   [31:0] grp_fu_144_p4;
wire   [7:0] tmp_fu_238_p4;
wire   [22:0] trunc_ln61_5_fu_247_p4;
wire   [0:0] icmp_ln61_14_fu_262_p2;
wire   [0:0] icmp_ln61_13_fu_256_p2;
wire   [0:0] or_ln61_fu_268_p2;
wire   [0:0] grp_fu_139_p2;
wire   [31:0] grp_fu_154_p4;
wire   [7:0] tmp_65_fu_294_p4;
wire   [22:0] trunc_ln61_8_fu_303_p4;
wire   [0:0] icmp_ln61_16_fu_318_p2;
wire   [0:0] icmp_ln61_15_fu_312_p2;
wire   [0:0] or_ln61_2_fu_324_p2;
wire   [31:0] diff_p_fu_336_p2;
wire   [31:0] grp_fu_187_p4;
wire   [31:0] grp_fu_196_p4;
wire   [31:0] grp_fu_205_p4;
wire   [31:0] grp_fu_214_p4;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_p_sum_fu_132_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_p_sum grp_p_sum_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_fu_132_ap_start),
    .ap_done(grp_p_sum_fu_132_ap_done),
    .ap_idle(grp_p_sum_fu_132_ap_idle),
    .ap_ready(grp_p_sum_fu_132_ap_ready),
    .p_read13(grp_p_sum_fu_132_p_read13),
    .p_read24(grp_p_sum_fu_132_p_read24),
    .diff_p(grp_p_sum_fu_132_diff_p),
    .ap_return_0(grp_p_sum_fu_132_ap_return_0),
    .ap_return_1(grp_p_sum_fu_132_ap_return_1),
    .ap_return_2(grp_p_sum_fu_132_ap_return_2),
    .ap_return_3(grp_p_sum_fu_132_ap_return_3)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U587(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_139_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_139_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_118_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_phi_fu_67_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_112_0_phi_fu_84_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_12_0_phi_fu_101_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
            grp_p_sum_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_fu_132_ap_ready == 1'b1)) begin
            grp_p_sum_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        agg_result_01_0_reg_115 <= trunc_ln133_fu_430_p1;
    end else if ((((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1)))) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0)))))) begin
        agg_result_01_0_reg_115 <= grp_p_sum_fu_132_ap_return_0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_01_0_reg_115 <= trunc_ln61_2_reg_489;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_01_0_reg_115 <= trunc_ln61_reg_469;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        agg_result_112_0_reg_81 <= bitcast_ln133_1_fu_437_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        agg_result_112_0_reg_81 <= bitcast_ln136_3_fu_422_p1;
    end else if ((((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1)))) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0)))))) begin
        agg_result_112_0_reg_81 <= grp_p_sum_fu_132_ap_return_2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_112_0_reg_81 <= bitcast_ln145_1_fu_398_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        agg_result_112_0_reg_81 <= bitcast_ln142_3_fu_410_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        agg_result_12_0_reg_98 <= bitcast_ln133_2_fu_441_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        agg_result_12_0_reg_98 <= bitcast_ln136_4_fu_426_p1;
    end else if ((((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1)))) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0)))))) begin
        agg_result_12_0_reg_98 <= grp_p_sum_fu_132_ap_return_3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_12_0_reg_98 <= bitcast_ln145_2_fu_402_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        agg_result_12_0_reg_98 <= bitcast_ln142_4_fu_414_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        agg_result_1_0_reg_64 <= bitcast_ln133_fu_433_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        agg_result_1_0_reg_64 <= bitcast_ln136_fu_418_p1;
    end else if ((((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1)))) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0)))))) begin
        agg_result_1_0_reg_64 <= grp_p_sum_fu_132_ap_return_1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_0_reg_64 <= bitcast_ln145_fu_394_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        agg_result_1_0_reg_64 <= bitcast_ln142_fu_406_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln61_9_reg_495 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln61_5_reg_504 <= and_ln61_5_fu_330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln61_reg_476 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln61_reg_485 <= and_ln61_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln61_9_reg_495 == 1'd0) | (1'd0 == and_ln61_5_fu_330_p2)))) begin
        icmp_ln141_reg_513 <= icmp_ln141_fu_344_p2;
        trunc_ln138_reg_508 <= trunc_ln138_fu_340_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln141_fu_344_p2 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0)) | ((icmp_ln141_fu_344_p2 == 1'd0) & (1'd0 == and_ln61_5_fu_330_p2))))) begin
        icmp_ln144_reg_517 <= icmp_ln144_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((1'd0 == and_ln61_fu_274_p2) | (icmp_ln61_reg_476 == 1'd0)))) begin
        icmp_ln61_9_reg_495 <= icmp_ln61_9_fu_283_p2;
        trunc_ln61_2_reg_489 <= trunc_ln61_2_fu_280_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln61_reg_476 <= icmp_ln61_fu_227_p2;
        trunc_ln61_reg_469 <= trunc_ln61_fu_223_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_67_fu_356_p3 == 1'd1) & (icmp_ln144_fu_350_p2 == 1'd0) & (icmp_ln141_fu_344_p2 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0)) | ((tmp_67_fu_356_p3 == 1'd1) & (icmp_ln144_fu_350_p2 == 1'd0) & (icmp_ln141_fu_344_p2 == 1'd0) & (1'd0 == and_ln61_5_fu_330_p2))))) begin
        sub_ln149_reg_525 <= sub_ln149_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln144_fu_350_p2 == 1'd0) & (icmp_ln141_fu_344_p2 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0)) | ((icmp_ln144_fu_350_p2 == 1'd0) & (icmp_ln141_fu_344_p2 == 1'd0) & (1'd0 == and_ln61_5_fu_330_p2))))) begin
        tmp_67_reg_521 <= diff_p_fu_336_p2[32'd31];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0)))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_118_p12 = grp_p_sum_fu_132_ap_return_0;
    end else begin
        ap_phi_mux_agg_result_01_0_phi_fu_118_p12 = agg_result_01_0_reg_115;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0)))))) begin
        ap_phi_mux_agg_result_112_0_phi_fu_84_p12 = grp_p_sum_fu_132_ap_return_2;
    end else begin
        ap_phi_mux_agg_result_112_0_phi_fu_84_p12 = agg_result_112_0_reg_81;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0)))))) begin
        ap_phi_mux_agg_result_12_0_phi_fu_101_p12 = grp_p_sum_fu_132_ap_return_3;
    end else begin
        ap_phi_mux_agg_result_12_0_phi_fu_101_p12 = agg_result_12_0_reg_98;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state5) & (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0)))))) begin
        ap_phi_mux_agg_result_1_0_phi_fu_67_p12 = grp_p_sum_fu_132_ap_return_1;
    end else begin
        ap_phi_mux_agg_result_1_0_phi_fu_67_p12 = agg_result_1_0_reg_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_return_0 = ap_phi_mux_agg_result_01_0_phi_fu_118_p12;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_phi_fu_67_p12;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_return_2 = ap_phi_mux_agg_result_112_0_phi_fu_84_p12;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_return_3 = ap_phi_mux_agg_result_12_0_phi_fu_101_p12;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_139_p0 = bitcast_ln61_2_fu_289_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_139_p0 = bitcast_ln61_fu_233_p1;
    end else begin
        grp_fu_139_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((ap_predicate_op57_call_state5 == 1'b1)) begin
            grp_p_sum_fu_132_diff_p = sub_ln149_reg_525;
        end else if ((ap_predicate_op51_call_state5 == 1'b1)) begin
            grp_p_sum_fu_132_diff_p = trunc_ln138_reg_508;
        end else begin
            grp_p_sum_fu_132_diff_p = 'bx;
        end
    end else begin
        grp_p_sum_fu_132_diff_p = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((ap_predicate_op57_call_state5 == 1'b1)) begin
            grp_p_sum_fu_132_p_read13 = p_read12;
        end else if ((ap_predicate_op51_call_state5 == 1'b1)) begin
            grp_p_sum_fu_132_p_read13 = p_read13;
        end else begin
            grp_p_sum_fu_132_p_read13 = 'bx;
        end
    end else begin
        grp_p_sum_fu_132_p_read13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((ap_predicate_op57_call_state5 == 1'b1)) begin
            grp_p_sum_fu_132_p_read24 = p_read13;
        end else if ((ap_predicate_op51_call_state5 == 1'b1)) begin
            grp_p_sum_fu_132_p_read24 = p_read12;
        end else begin
            grp_p_sum_fu_132_p_read24 = 'bx;
        end
    end else begin
        grp_p_sum_fu_132_p_read24 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((1'd0 == and_ln61_fu_274_p2) | (icmp_ln61_reg_476 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (((tmp_67_fu_356_p3 == 1'd1) & (icmp_ln144_fu_350_p2 == 1'd0) & (icmp_ln141_fu_344_p2 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0)) | ((tmp_67_fu_356_p3 == 1'd1) & (icmp_ln144_fu_350_p2 == 1'd0) & (icmp_ln141_fu_344_p2 == 1'd0) & (1'd0 == and_ln61_5_fu_330_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_67_fu_356_p3 == 1'd0) & (icmp_ln144_fu_350_p2 == 1'd0) & (icmp_ln141_fu_344_p2 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0)) | ((tmp_67_fu_356_p3 == 1'd0) & (icmp_ln144_fu_350_p2 == 1'd0) & (icmp_ln141_fu_344_p2 == 1'd0) & (1'd0 == and_ln61_5_fu_330_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln144_fu_350_p2 == 1'd1) & (icmp_ln141_fu_344_p2 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0)) | ((icmp_ln144_fu_350_p2 == 1'd1) & (icmp_ln141_fu_344_p2 == 1'd0) & (1'd0 == and_ln61_5_fu_330_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln141_fu_344_p2 == 1'd1) & (icmp_ln61_9_reg_495 == 1'd0)) | ((icmp_ln141_fu_344_p2 == 1'd1) & (1'd0 == and_ln61_5_fu_330_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln61_5_fu_330_p2 = (or_ln61_2_fu_324_p2 & grp_fu_139_p2);

assign and_ln61_fu_274_p2 = (or_ln61_fu_268_p2 & grp_fu_139_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state5_on_subcall_done = (((ap_predicate_op57_call_state5 == 1'b1) & (grp_p_sum_fu_132_ap_done == 1'b0)) | ((ap_predicate_op51_call_state5 == 1'b1) & (grp_p_sum_fu_132_ap_done == 1'b0)));
end

always @ (*) begin
    ap_predicate_op51_call_state5 = (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op57_call_state5 = (((((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1)) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (1'd0 == and_ln61_reg_485) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (1'd0 == and_ln61_5_reg_504) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1))) | ((icmp_ln144_reg_517 == 1'd0) & (icmp_ln141_reg_513 == 1'd0) & (icmp_ln61_9_reg_495 == 1'd0) & (icmp_ln61_reg_476 == 1'd0) & (tmp_67_reg_521 == 1'd1)));
end

assign bitcast_ln133_1_fu_437_p1 = grp_fu_187_p4;

assign bitcast_ln133_2_fu_441_p1 = grp_fu_196_p4;

assign bitcast_ln133_fu_433_p1 = grp_fu_154_p4;

assign bitcast_ln136_3_fu_422_p1 = grp_fu_205_p4;

assign bitcast_ln136_4_fu_426_p1 = grp_fu_214_p4;

assign bitcast_ln136_fu_418_p1 = grp_fu_144_p4;

assign bitcast_ln142_3_fu_410_p1 = grp_fu_205_p4;

assign bitcast_ln142_4_fu_414_p1 = grp_fu_214_p4;

assign bitcast_ln142_fu_406_p1 = grp_fu_144_p4;

assign bitcast_ln145_1_fu_398_p1 = grp_fu_187_p4;

assign bitcast_ln145_2_fu_402_p1 = grp_fu_196_p4;

assign bitcast_ln145_fu_394_p1 = grp_fu_154_p4;

assign bitcast_ln61_2_fu_289_p1 = grp_fu_154_p4;

assign bitcast_ln61_fu_233_p1 = grp_fu_144_p4;

assign diff_p_fu_336_p2 = (trunc_ln61_reg_469 - trunc_ln61_2_reg_489);

assign grp_fu_144_p4 = {{p_read13[63:32]}};

assign grp_fu_154_p4 = {{p_read12[63:32]}};

assign grp_fu_187_p4 = {{p_read12[95:64]}};

assign grp_fu_196_p4 = {{p_read12[127:96]}};

assign grp_fu_205_p4 = {{p_read13[95:64]}};

assign grp_fu_214_p4 = {{p_read13[127:96]}};

assign grp_p_sum_fu_132_ap_start = grp_p_sum_fu_132_ap_start_reg;

assign icmp_ln141_fu_344_p2 = (($signed(diff_p_fu_336_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_350_p2 = (($signed(diff_p_fu_336_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign icmp_ln61_13_fu_256_p2 = ((tmp_fu_238_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_14_fu_262_p2 = ((trunc_ln61_5_fu_247_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_15_fu_312_p2 = ((tmp_65_fu_294_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_16_fu_318_p2 = ((trunc_ln61_8_fu_303_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_9_fu_283_p2 = ((trunc_ln61_2_fu_280_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_227_p2 = ((trunc_ln61_fu_223_p1 == 32'd0) ? 1'b1 : 1'b0);

assign or_ln61_2_fu_324_p2 = (icmp_ln61_16_fu_318_p2 | icmp_ln61_15_fu_312_p2);

assign or_ln61_fu_268_p2 = (icmp_ln61_14_fu_262_p2 | icmp_ln61_13_fu_256_p2);

assign sub_ln149_fu_364_p2 = (2'd0 - trunc_ln138_fu_340_p1);

assign tmp_65_fu_294_p4 = {{p_read12[62:55]}};

assign tmp_67_fu_356_p3 = diff_p_fu_336_p2[32'd31];

assign tmp_fu_238_p4 = {{p_read13[62:55]}};

assign trunc_ln133_fu_430_p1 = p_read12[31:0];

assign trunc_ln138_fu_340_p1 = diff_p_fu_336_p2[1:0];

assign trunc_ln61_2_fu_280_p1 = p_read12[31:0];

assign trunc_ln61_5_fu_247_p4 = {{p_read13[54:32]}};

assign trunc_ln61_8_fu_303_p4 = {{p_read12[54:32]}};

assign trunc_ln61_fu_223_p1 = p_read13[31:0];

endmodule //ban_interface_operator_1_s
