{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 11:51:18 2017 " "Info: Processing started: Fri Sep 08 11:51:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Csc21100_Full_adder_4bit -c Csc21100_Full_adder_4bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Csc21100_Full_adder_4bit -c Csc21100_Full_adder_4bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin sum4\[3\] 12.960 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"sum4\[3\]\" is 12.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cin 1 PIN PIN_V2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 7; PIN Node = 'cin'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "Csc21100_Full_adder_4bit.vhd" "" { Text "D:/QuartusII/Csc21100_Full_adder_4bit/Csc21100_Full_adder_4bit.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.518 ns) + CELL(0.416 ns) 7.786 ns Csc21100_Full_adder:Full_adder_4bit0\|cout1~0 2 COMB LCCOMB_X60_Y4_N2 2 " "Info: 2: + IC(6.518 ns) + CELL(0.416 ns) = 7.786 ns; Loc. = LCCOMB_X60_Y4_N2; Fanout = 2; COMB Node = 'Csc21100_Full_adder:Full_adder_4bit0\|cout1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { cin Csc21100_Full_adder:Full_adder_4bit0|cout1~0 } "NODE_NAME" } } { "Csc21100_Full_adder_4bit.vhd" "" { Text "D:/QuartusII/Csc21100_Full_adder_4bit/Csc21100_Full_adder_4bit.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 8.181 ns Csc21100_Full_adder:Full_adder_4bit1\|cout1~0 3 COMB LCCOMB_X60_Y4_N6 2 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 8.181 ns; Loc. = LCCOMB_X60_Y4_N6; Fanout = 2; COMB Node = 'Csc21100_Full_adder:Full_adder_4bit1\|cout1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Csc21100_Full_adder:Full_adder_4bit0|cout1~0 Csc21100_Full_adder:Full_adder_4bit1|cout1~0 } "NODE_NAME" } } { "Csc21100_Full_adder_4bit.vhd" "" { Text "D:/QuartusII/Csc21100_Full_adder_4bit/Csc21100_Full_adder_4bit.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 8.887 ns Csc21100_Full_adder:Full_adder_4bit2\|cout1~0 4 COMB LCCOMB_X60_Y4_N26 2 " "Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 8.887 ns; Loc. = LCCOMB_X60_Y4_N26; Fanout = 2; COMB Node = 'Csc21100_Full_adder:Full_adder_4bit2\|cout1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Csc21100_Full_adder:Full_adder_4bit1|cout1~0 Csc21100_Full_adder:Full_adder_4bit2|cout1~0 } "NODE_NAME" } } { "Csc21100_Full_adder_4bit.vhd" "" { Text "D:/QuartusII/Csc21100_Full_adder_4bit/Csc21100_Full_adder_4bit.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 9.283 ns Csc21100_Full_adder:Full_adder_4bit3\|Csc21100_Half_adder:Full_adder1\|sum~0 5 COMB LCCOMB_X60_Y4_N12 1 " "Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X60_Y4_N12; Fanout = 1; COMB Node = 'Csc21100_Full_adder:Full_adder_4bit3\|Csc21100_Half_adder:Full_adder1\|sum~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Csc21100_Full_adder:Full_adder_4bit2|cout1~0 Csc21100_Full_adder:Full_adder_4bit3|Csc21100_Half_adder:Full_adder1|sum~0 } "NODE_NAME" } } { "Csc21100_Full_adder_4bit.vhd" "" { Text "D:/QuartusII/Csc21100_Full_adder_4bit/Csc21100_Full_adder_4bit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(2.788 ns) 12.960 ns sum4\[3\] 6 PIN PIN_AC22 0 " "Info: 6: + IC(0.889 ns) + CELL(2.788 ns) = 12.960 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'sum4\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.677 ns" { Csc21100_Full_adder:Full_adder_4bit3|Csc21100_Half_adder:Full_adder1|sum~0 sum4[3] } "NODE_NAME" } } { "Csc21100_Full_adder_4bit.vhd" "" { Text "D:/QuartusII/Csc21100_Full_adder_4bit/Csc21100_Full_adder_4bit.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.794 ns ( 36.99 % ) " "Info: Total cell delay = 4.794 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.166 ns ( 63.01 % ) " "Info: Total interconnect delay = 8.166 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.960 ns" { cin Csc21100_Full_adder:Full_adder_4bit0|cout1~0 Csc21100_Full_adder:Full_adder_4bit1|cout1~0 Csc21100_Full_adder:Full_adder_4bit2|cout1~0 Csc21100_Full_adder:Full_adder_4bit3|Csc21100_Half_adder:Full_adder1|sum~0 sum4[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.960 ns" { cin {} cin~combout {} Csc21100_Full_adder:Full_adder_4bit0|cout1~0 {} Csc21100_Full_adder:Full_adder_4bit1|cout1~0 {} Csc21100_Full_adder:Full_adder_4bit2|cout1~0 {} Csc21100_Full_adder:Full_adder_4bit3|Csc21100_Half_adder:Full_adder1|sum~0 {} sum4[3] {} } { 0.000ns 0.000ns 6.518ns 0.245ns 0.268ns 0.246ns 0.889ns } { 0.000ns 0.852ns 0.416ns 0.150ns 0.438ns 0.150ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 11:51:18 2017 " "Info: Processing ended: Fri Sep 08 11:51:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
