// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MbmcModule(
  input         clock,
  input         reset,
  input         w_wen,
  input  [63:0] w_wdata,
  output [63:0] rdata,
  output [57:0] regOut_BMA,
  output        regOut_KEYIDEN,
  output        regOut_BME,
  output        regOut_BCLEAR,
  output        regOut_CMODE
);

  reg [57:0] reg_BMA;
  reg        reg_KEYIDEN;
  reg        reg_BME;
  reg        reg_BCLEAR;
  reg        reg_CMODE;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      reg_BMA <= 58'h0;
      reg_KEYIDEN <= 1'h0;
      reg_BME <= 1'h0;
      reg_BCLEAR <= 1'h0;
      reg_CMODE <= 1'h0;
    end
    else begin
      if (w_wen & ~reg_BME)
        reg_BMA <= w_wdata[63:6];
      if (w_wen) begin
        reg_KEYIDEN <= w_wdata[3];
        reg_CMODE <= w_wdata[0];
      end
      if (w_wen & ~reg_BME)
        reg_BME <= w_wdata[2];
      reg_BCLEAR <= ~reg_BCLEAR & w_wen & w_wdata[1];
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        reg_BMA = {_RANDOM[1'h0], _RANDOM[1'h1][25:0]};
        reg_KEYIDEN = _RANDOM[1'h1][26];
        reg_BME = _RANDOM[1'h1][27];
        reg_BCLEAR = _RANDOM[1'h1][28];
        reg_CMODE = _RANDOM[1'h1][29];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        reg_BMA = 58'h0;
        reg_KEYIDEN = 1'h0;
        reg_BME = 1'h0;
        reg_BCLEAR = 1'h0;
        reg_CMODE = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign rdata = {reg_BMA, 2'h0, reg_KEYIDEN, reg_BME, reg_BCLEAR, reg_CMODE};
  assign regOut_BMA = reg_BMA;
  assign regOut_KEYIDEN = reg_KEYIDEN;
  assign regOut_BME = reg_BME;
  assign regOut_BCLEAR = reg_BCLEAR;
  assign regOut_CMODE = reg_CMODE;
endmodule

