
*** Running vivado
    with args -log digitalClock.vds -m64 -mode batch -messageDb vivado.pb -notrace -source digitalClock.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source digitalClock.tcl -notrace
Command: synth_design -top digitalClock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 277.102 ; gain = 70.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'digitalClock' [C:/Users/marwi/Desktop/Code/361/final_project/final/final.srcs/sources_1/new/digitalClock.v:8]
	Parameter max bound to: 100000000 - type: integer 
	Parameter displayTime bound to: 1'b0 
	Parameter setTime bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'sevenSegment' [C:/Users/marwi/Desktop/Code/361/final_project/final/final.srcs/sources_1/new/sevenSegment.v:8]
	Parameter max bound to: 250000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marwi/Desktop/Code/361/final_project/final/final.srcs/sources_1/new/sevenSegment.v:66]
INFO: [Synth 8-256] done synthesizing module 'sevenSegment' (1#1) [C:/Users/marwi/Desktop/Code/361/final_project/final/final.srcs/sources_1/new/sevenSegment.v:8]
INFO: [Synth 8-256] done synthesizing module 'digitalClock' (2#1) [C:/Users/marwi/Desktop/Code/361/final_project/final/final.srcs/sources_1/new/digitalClock.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 313.477 ; gain = 107.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 313.477 ; gain = 107.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marwi/Desktop/Code/361/final_project/final/final.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/marwi/Desktop/Code/361/final_project/final/final.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marwi/Desktop/Code/361/final_project/final/final.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digitalClock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digitalClock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 621.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 621.371 ; gain = 414.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 621.371 ; gain = 414.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 621.371 ; gain = 414.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "display" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsOnes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsOnes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsOnes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsOnes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsOnes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsTens" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsTens" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsTens" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsTens" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsTens" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrsTens" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 621.371 ; gain = 414.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digitalClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
Module sevenSegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 621.371 ; gain = 414.945
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design digitalClock has port AM_PM_RGB[2] driven by constant 0
WARNING: [Synth 8-3917] design digitalClock has port AM_PM_RGB[0] driven by constant 0
WARNING: [Synth 8-3917] design digitalClock has port modeRGB[1] driven by constant 0
WARNING: [Synth 8-3917] design digitalClock has port modeRGB[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 621.371 ; gain = 414.945
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 621.371 ; gain = 414.945

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\minTens_reg[3] )
INFO: [Synth 8-3886] merging instance 'mode_reg[1]' (FDRE) to 'mode_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mode_reg[2] )
INFO: [Synth 8-3886] merging instance 'PM_reg[1]' (FDRE) to 'PM_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PM_reg[2] )
INFO: [Synth 8-3886] merging instance 'clockDisplay/boardDisplay_reg[2]' (FDE) to 'clockDisplay/sevenSeg_reg[0]'
INFO: [Synth 8-3886] merging instance 'clockDisplay/boardDisplay_reg[5]' (FDE) to 'clockDisplay/sevenSeg_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (clockDisplay/\sevenSeg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (sevenSeg_reg[0]) is unused and will be removed from module sevenSegment.
WARNING: [Synth 8-3332] Sequential element (boardDisplay_reg[2]) is unused and will be removed from module sevenSegment.
WARNING: [Synth 8-3332] Sequential element (boardDisplay_reg[5]) is unused and will be removed from module sevenSegment.
WARNING: [Synth 8-3332] Sequential element (PM_reg[2]) is unused and will be removed from module digitalClock.
WARNING: [Synth 8-3332] Sequential element (PM_reg[1]) is unused and will be removed from module digitalClock.
WARNING: [Synth 8-3332] Sequential element (mode_reg[2]) is unused and will be removed from module digitalClock.
WARNING: [Synth 8-3332] Sequential element (mode_reg[1]) is unused and will be removed from module digitalClock.
WARNING: [Synth 8-3332] Sequential element (minTens_reg[3]) is unused and will be removed from module digitalClock.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\secTens_reg[3] )
WARNING: [Synth 8-3332] Sequential element (secTens_reg[3]) is unused and will be removed from module digitalClock.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 621.371 ; gain = 414.945
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 621.371 ; gain = 414.945

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 621.371 ; gain = 414.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 631.473 ; gain = 425.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 632.996 ; gain = 426.570
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 632.996 ; gain = 426.570

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 632.996 ; gain = 426.570
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 632.996 ; gain = 426.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 632.996 ; gain = 426.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 632.996 ; gain = 426.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 632.996 ; gain = 426.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 632.996 ; gain = 426.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 632.996 ; gain = 426.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   114|
|3     |LUT1   |    69|
|4     |LUT2   |    81|
|5     |LUT3   |   159|
|6     |LUT4   |   250|
|7     |LUT5   |   103|
|8     |LUT6   |   119|
|9     |FDRE   |   104|
|10    |FDSE   |     6|
|11    |IBUF   |     7|
|12    |OBUF   |    29|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |  1042|
|2     |  clockDisplay |sevenSegment |   118|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 632.996 ; gain = 426.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 632.996 ; gain = 118.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 632.996 ; gain = 426.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 632.996 ; gain = 426.570
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 632.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 03 13:40:51 2022...
