Analysis & Synthesis report for main
Wed Oct 29 23:06:28 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |main|FSM_MicroInstr:Controller|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Accumulator_A:AccA
 13. Parameter Settings for User Entity Instance: Accumulator_B:AccB
 14. Parameter Settings for User Entity Instance: Arithmetic_Unit:ALU
 15. Parameter Settings for User Entity Instance: InRegister:InReg
 16. Parameter Settings for User Entity Instance: OutRegister:OutReg
 17. Parameter Settings for User Entity Instance: InstructionReg:InstrReg
 18. Parameter Settings for User Entity Instance: ProgramCounter:ProgCounter
 19. Parameter Settings for User Entity Instance: ROM_Nx8:ROM
 20. Parameter Settings for User Entity Instance: FSM_MicroInstr:Controller
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 29 23:06:28 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; main                                            ;
; Top-level Entity Name              ; main                                            ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 165                                             ;
;     Total combinational functions  ; 157                                             ;
;     Dedicated logic registers      ; 56                                              ;
; Total registers                    ; 56                                              ;
; Total pins                         ; 107                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; main               ; main               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v            ;         ;
; Arithmetic_Unit.v                ; yes             ; User Verilog HDL File        ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/Arithmetic_Unit.v ;         ;
; InRegister.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/InRegister.v      ;         ;
; OutRegister.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/OutRegister.v     ;         ;
; InstructionReg.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/InstructionReg.v  ;         ;
; FSM_MicroInstr.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/FSM_MicroInstr.v  ;         ;
; ROM_Nx8.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ROM_Nx8.v         ;         ;
; ProgramCounter.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ProgramCounter.v  ;         ;
; counter_1s.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/counter_1s.v      ;         ;
; accumulator_a.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/accumulator_a.v   ;         ;
; seg7decoder.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/seg7decoder.v     ;         ;
; accumulator_b.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/accumulator_b.v   ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 165                      ;
;                                             ;                          ;
; Total combinational functions               ; 157                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 92                       ;
;     -- 3 input functions                    ; 24                       ;
;     -- <=2 input functions                  ; 41                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 126                      ;
;     -- arithmetic mode                      ; 31                       ;
;                                             ;                          ;
; Total registers                             ; 56                       ;
;     -- Dedicated logic registers            ; 56                       ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 107                      ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; counter_1s:comb_3|clk_1s ;
; Maximum fan-out                             ; 30                       ;
; Total fan-out                               ; 852                      ;
; Average fan-out                             ; 1.84                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+---------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------+-----------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name              ; Entity Name     ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------+-----------------+--------------+
; |main                           ; 157 (10)            ; 56 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 107  ; 0            ; 0          ; |main                            ; main            ; work         ;
;    |Accumulator_A:AccA|         ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|Accumulator_A:AccA         ; Accumulator_A   ; work         ;
;    |Accumulator_B:AccB|         ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|Accumulator_B:AccB         ; Accumulator_B   ; work         ;
;    |Arithmetic_Unit:ALU|        ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|Arithmetic_Unit:ALU        ; Arithmetic_Unit ; work         ;
;    |FSM_MicroInstr:Controller|  ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|FSM_MicroInstr:Controller  ; FSM_MicroInstr  ; work         ;
;    |InstructionReg:InstrReg|    ; 5 (5)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|InstructionReg:InstrReg    ; InstructionReg  ; work         ;
;    |OutRegister:OutReg|         ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|OutRegister:OutReg         ; OutRegister     ; work         ;
;    |ProgramCounter:ProgCounter| ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ProgramCounter:ProgCounter ; ProgramCounter  ; work         ;
;    |ROM_Nx8:ROM|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ROM_Nx8:ROM                ; ROM_Nx8         ; work         ;
;    |counter_1s:comb_3|          ; 66 (66)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|counter_1s:comb_3          ; counter_1s      ; work         ;
;    |seg7Decoder:SEG0|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|seg7Decoder:SEG0           ; seg7Decoder     ; work         ;
;    |seg7Decoder:SEG1|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|seg7Decoder:SEG1           ; seg7Decoder     ; work         ;
;    |seg7Decoder:SEG2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|seg7Decoder:SEG2           ; seg7Decoder     ; work         ;
;    |seg7Decoder:SEG3|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|seg7Decoder:SEG3           ; seg7Decoder     ; work         ;
;    |seg7Decoder:SEG4|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|seg7Decoder:SEG4           ; seg7Decoder     ; work         ;
;    |seg7Decoder:SEG5|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|seg7Decoder:SEG5           ; seg7Decoder     ; work         ;
+---------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |main|FSM_MicroInstr:Controller|state                                      ;
+---------------+---------------+---------------+---------------+------------+---------------+
; Name          ; state.PHASE_3 ; state.PHASE_2 ; state.PHASE_1 ; state.IDLE ; state.PHASE_4 ;
+---------------+---------------+---------------+---------------+------------+---------------+
; state.IDLE    ; 0             ; 0             ; 0             ; 0          ; 0             ;
; state.PHASE_1 ; 0             ; 0             ; 1             ; 1          ; 0             ;
; state.PHASE_2 ; 0             ; 1             ; 0             ; 1          ; 0             ;
; state.PHASE_3 ; 1             ; 0             ; 0             ; 1          ; 0             ;
; state.PHASE_4 ; 0             ; 0             ; 0             ; 1          ; 1             ;
+---------------+---------------+---------------+---------------+------------+---------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; InstructionReg:InstrReg|ToInstr[3]    ; Stuck at GND due to stuck port data_in ;
; FSM_MicroInstr:Controller|state~2     ; Lost fanout                            ;
; FSM_MicroInstr:Controller|state~3     ; Lost fanout                            ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 56    ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|ProgramCounter:ProgCounter|Counter[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|OutRegister:OutReg|rOut[0]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|Accumulator_A:AccA|AluA[2]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|Accumulator_B:AccB|AluB[0]            ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |main|counter_1s:comb_3|count[16]           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |main|InstructionReg:InstrReg|ToInstr[2]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|w_IB_BUS[2]                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Accumulator_A:AccA ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Accumulator_B:AccB ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arithmetic_Unit:ALU ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InRegister:InReg ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutRegister:OutReg ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionReg:InstrReg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProgramCounter:ProgCounter ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Nx8:ROM ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; N              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_MicroInstr:Controller ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 107                         ;
; cycloneiii_ff         ; 56                          ;
;     ENA               ; 18                          ;
;     ENA SCLR          ; 5                           ;
;     SCLR              ; 1                           ;
;     plain             ; 32                          ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 165                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 5                           ;
;     normal            ; 134                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 92                          ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 3.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Oct 29 23:06:14 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 4
Warning (12019): Can't analyze file -- file output_files/encoder_reader.v is missing
Warning (12019): Can't analyze file -- file rotary_encoder_1x.v is missing
Warning (12019): Can't analyze file -- file Acculumator_A.v is missing
Warning (12019): Can't analyze file -- file Acculumator_B.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file arithmetic_unit.v
    Info (12023): Found entity 1: Arithmetic_Unit File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/Arithmetic_Unit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file inregister.v
    Info (12023): Found entity 1: InRegister File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/InRegister.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file outregister.v
    Info (12023): Found entity 1: OutRegister File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/OutRegister.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file instructionreg.v
    Info (12023): Found entity 1: InstructionReg File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/InstructionReg.v Line: 4
Warning (12019): Can't analyze file -- file output_files/main.v is missing
Warning (12019): Can't analyze file -- file Memory_Nx8.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file fsm_microinstr.v
    Info (12023): Found entity 1: FSM_MicroInstr File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/FSM_MicroInstr.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rom_nx8.v
    Info (12023): Found entity 1: ROM_Nx8 File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ROM_Nx8.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ProgramCounter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file main - copy.v
    Info (12023): Found entity 1: maina File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main - Copy.v Line: 4
Warning (12019): Can't analyze file -- file my_lpm_counter.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file counter_1s.v
    Info (12023): Found entity 1: counter_1s File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/counter_1s.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(26): instance has no name File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 26
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10034): Output port "LEDR[8]" at main.v(9) has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 9
Warning (10034): Output port "LEDR[6..4]" at main.v(9) has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 9
Info (12128): Elaborating entity "counter_1s" for hierarchy "counter_1s:comb_3" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 26
Warning (10230): Verilog HDL assignment warning at counter_1s.v(9): truncated value with size 32 to match size of target (27) File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/counter_1s.v Line: 9
Warning (12125): Using design file accumulator_a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Accumulator_A File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/accumulator_a.v Line: 4
Info (12128): Elaborating entity "Accumulator_A" for hierarchy "Accumulator_A:AccA" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 81
Warning (12125): Using design file seg7decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seg7Decoder File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/seg7decoder.v Line: 4
Info (12128): Elaborating entity "seg7Decoder" for hierarchy "seg7Decoder:SEG1" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 86
Warning (12125): Using design file accumulator_b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Accumulator_B File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/accumulator_b.v Line: 4
Info (12128): Elaborating entity "Accumulator_B" for hierarchy "Accumulator_B:AccB" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 95
Info (12128): Elaborating entity "Arithmetic_Unit" for hierarchy "Arithmetic_Unit:ALU" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 110
Info (12128): Elaborating entity "InRegister" for hierarchy "InRegister:InReg" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 122
Info (12128): Elaborating entity "OutRegister" for hierarchy "OutRegister:OutReg" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 141
Info (12128): Elaborating entity "InstructionReg" for hierarchy "InstructionReg:InstrReg" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 158
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:ProgCounter" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 166
Warning (10230): Verilog HDL assignment warning at ProgramCounter.v(19): truncated value with size 32 to match size of target (4) File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ProgramCounter.v Line: 19
Info (12128): Elaborating entity "ROM_Nx8" for hierarchy "ROM_Nx8:ROM" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 175
Warning (10030): Net "rom.data_a" at ROM_Nx8.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ROM_Nx8.v Line: 13
Warning (10030): Net "rom.waddr_a" at ROM_Nx8.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ROM_Nx8.v Line: 13
Warning (10030): Net "rom.we_a" at ROM_Nx8.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ROM_Nx8.v Line: 13
Info (12128): Elaborating entity "FSM_MicroInstr" for hierarchy "FSM_MicroInstr:Controller" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 195
Warning (10270): Verilog HDL Case Statement warning at FSM_MicroInstr.v(124): incomplete case statement has no default case item File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/FSM_MicroInstr.v Line: 124
Warning (10270): Verilog HDL Case Statement warning at FSM_MicroInstr.v(159): incomplete case statement has no default case item File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/FSM_MicroInstr.v Line: 159
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "w_IB_BUS[3]" into a selector File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/accumulator_a.v Line: 16
    Warning (13048): Converted tri-state node "w_IB_BUS[2]" into a selector File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/accumulator_a.v Line: 16
    Warning (13048): Converted tri-state node "w_IB_BUS[1]" into a selector File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/accumulator_a.v Line: 16
    Warning (13048): Converted tri-state node "w_IB_BUS[0]" into a selector File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/accumulator_a.v Line: 16
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "ROM_Nx8:ROM|rom" is uninferred because MIF is not supported for the selected family File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ROM_Nx8.v Line: 13
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 8
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 9
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 10
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 11
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 12
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 13
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 14
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Golden_Top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 6
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 7
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 7
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 7
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v Line: 7
Info (21057): Implemented 277 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 58 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 170 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Wed Oct 29 23:06:28 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


