<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 3.4 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.55 seconds; current allocated memory: 340.133 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../compute.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../decode.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../disassemble.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../emulate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../execute.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../fetch.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../immediate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../issue.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../mem.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../mem_access.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../multicycle_pipeline_ip.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../new_cycle.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../print.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../type.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../wb.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 36.86 seconds. CPU system time: 7.71 seconds. Elapsed time: 44.63 seconds; current allocated memory: 342.188 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,724 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,389 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 882 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 865 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 858 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,247 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,038 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,038 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,038 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,040 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,040 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,038 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,038 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 976 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,033 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,015 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-415]" key="HLS 214-415" tag="" content="Performing recursive inline in function &apos;multicycle_pipeline_ip&apos; (../../multicycle_pipeline_ip.cpp:68:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_control(unsigned int, decoded_control_s*) (.216)&apos; into &apos;stage_job(ap_uint&lt;13&gt;, unsigned int*, unsigned int*, decoded_control_s*) (.215)&apos; (../../fetch.cpp:23:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_d(ap_uint&lt;13&gt;, unsigned int, decoded_control_s, from_f_to_d_s*) (.213)&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.212)&apos; (../../fetch.cpp:73:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_f(ap_uint&lt;13&gt;, from_f_to_f_s*) (.214)&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.212)&apos; (../../fetch.cpp:72:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;13&gt;, unsigned int*, unsigned int*, decoded_control_s*) (.215)&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.212)&apos; (../../fetch.cpp:64:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_11(ap_uint&lt;3&gt;) (.192)&apos; into &apos;type(ap_uint&lt;5&gt;) (.188)&apos; (../../type.cpp:62:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_10(ap_uint&lt;3&gt;) (.193)&apos; into &apos;type(ap_uint&lt;5&gt;) (.188)&apos; (../../type.cpp:61:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_01(ap_uint&lt;3&gt;) (.194)&apos; into &apos;type(ap_uint&lt;5&gt;) (.188)&apos; (../../type.cpp:60:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_00(ap_uint&lt;3&gt;) (.195)&apos; into &apos;type(ap_uint&lt;5&gt;) (.188)&apos; (../../type.cpp:59:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type(ap_uint&lt;5&gt;) (.188)&apos; into &apos;decode_instruction(unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*) (.187)&apos; (../../decode.cpp:52:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;j_immediate(decoded_immediate_s) (.148)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.146)&apos; (../../decode.cpp:73:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;u_immediate(decoded_immediate_s) (.159)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.146)&apos; (../../decode.cpp:72:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;b_immediate(decoded_immediate_s) (.162)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.146)&apos; (../../decode.cpp:71:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;s_immediate(decoded_immediate_s) (.174)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.146)&apos; (../../decode.cpp:70:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;i_immediate(decoded_immediate_s) (.175)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.146)&apos; (../../decode.cpp:69:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_instruction(unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*) (.187)&apos; into &apos;stage_job(ap_uint&lt;13&gt;, unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*, ap_uint&lt;13&gt;*) (.139)&apos; (../../decode.cpp:85:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.146)&apos; into &apos;stage_job(ap_uint&lt;13&gt;, unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*, ap_uint&lt;13&gt;*) (.139)&apos; (../../decode.cpp:86:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_i(ap_uint&lt;13&gt;, decoded_instruction_s, from_d_to_i_s*) (.137)&apos; into &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*) (.136)&apos; (../../decode.cpp:129:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_f(ap_uint&lt;13&gt;, from_d_to_f_s*) (.138)&apos; into &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*) (.136)&apos; (../../decode.cpp:128:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;13&gt;, unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*, ap_uint&lt;13&gt;*) (.139)&apos; into &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*) (.136)&apos; (../../decode.cpp:119:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_e(ap_uint&lt;13&gt;, decoded_instruction_s, int, int, from_i_to_e_s*) (.133)&apos; into &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*) (.132)&apos; (../../issue.cpp:76:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(decoded_instruction_s, int*, int*, int*) (.134)&apos; into &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*) (.132)&apos; (../../issue.cpp:69:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;save_input_from_d(from_d_to_i_s, i_safe_s*) (.135)&apos; into &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*) (.132)&apos; (../../issue.cpp:57:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_branch_result(int, int, ap_uint&lt;3&gt;) (.131)&apos; into &apos;compute(ap_uint&lt;13&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;13&gt;*) (.104)&apos; (../../execute.cpp:19:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_next_pc(ap_uint&lt;13&gt;, decoded_instruction_s, int) (.105)&apos; into &apos;compute(ap_uint&lt;13&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;13&gt;*) (.104)&apos; (../../execute.cpp:22:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_result(int, ap_uint&lt;13&gt;, decoded_instruction_s) (.117)&apos; into &apos;compute(ap_uint&lt;13&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;13&gt;*) (.104)&apos; (../../execute.cpp:21:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_op_result(int, int, decoded_instruction_s) (.121)&apos; into &apos;compute(ap_uint&lt;13&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;13&gt;*) (.104)&apos; (../../execute.cpp:20:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_m(decoded_instruction_s, int, int, ap_uint&lt;13&gt;, int, ap_uint&lt;13&gt;, from_e_to_m_s*) (.89)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.86)&apos; (../../execute.cpp:110:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_f(ap_uint&lt;13&gt;, from_e_to_f_s*) (.93)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.86)&apos; (../../execute.cpp:109:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;13&gt;, decoded_instruction_s, ap_uint&lt;1&gt;, ap_uint&lt;13&gt;, ap_uint&lt;13&gt;*) (.94)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.86)&apos; (../../execute.cpp:99:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute(ap_uint&lt;13&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;13&gt;*) (.104)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.86)&apos; (../../execute.cpp:96:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_store(ap_uint&lt;2&gt;, ap_uint&lt;1&gt;, int*, int (*) [8192], ap_uint&lt;17&gt;, int, ap_uint&lt;2&gt;) (.29)&apos; into &apos;stage_job(ap_uint&lt;2&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;17&gt;, ap_uint&lt;3&gt;, int*, int (*) [8192], int*) (.28)&apos; (../../mem_access.cpp:25:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_load(ap_uint&lt;2&gt;, ap_uint&lt;1&gt;, int*, int (*) [8192], ap_uint&lt;17&gt;, ap_uint&lt;3&gt;) (.65)&apos; into &apos;stage_job(ap_uint&lt;2&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;17&gt;, ap_uint&lt;3&gt;, int*, int (*) [8192], int*) (.28)&apos; (../../mem_access.cpp:22:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_w(ap_uint&lt;5&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, int, int, from_m_to_w_s*) (.27)&apos; into &apos;mem_access(ap_uint&lt;2&gt;, from_e_to_m_s, int*, int (*) [8192], from_m_to_w_s*) (.26)&apos; (../../mem_access.cpp:79:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;2&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;17&gt;, ap_uint&lt;3&gt;, int*, int (*) [8192], int*) (.28)&apos; into &apos;mem_access(ap_uint&lt;2&gt;, from_e_to_m_s, int*, int (*) [8192], from_m_to_w_s*) (.26)&apos; (../../mem_access.cpp:70:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;1&gt;, ap_uint&lt;5&gt;, ap_uint&lt;1&gt;, int, int, int*) (.25)&apos; into &apos;write_back(from_m_to_w_s, int*, ap_uint&lt;1&gt;*) (.21)&apos; (../../wb.cpp:32:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;running_cond_update(from_m_to_w_s, ap_uint&lt;1&gt;*) (.3)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:144:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;statistic_update(from_m_to_w_s, unsigned int*, ap_uint&lt;32&gt;*) (.8)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:143:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;write_back(from_m_to_w_s, int*, ap_uint&lt;1&gt;*) (.21)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:138:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_access(ap_uint&lt;2&gt;, from_e_to_m_s, int*, int (*) [8192], from_m_to_w_s*) (.26)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:137:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.86)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:124:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*) (.132)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:122:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*) (.136)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:121:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.212)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:119:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;new_cycle(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, from_f_to_d_s, from_d_to_i_s, from_i_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_d_to_f_s*, from_e_to_f_s*, from_f_to_d_s*, from_d_to_i_s*, from_i_to_e_s*, from_e_to_m_s*, from_m_to_w_s*) (.217)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:115:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;init_reg_file(ap_uint&lt;2&gt;, int*, ap_uint&lt;1&gt;*) (.220)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [8192], unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:93:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_26_1&apos; (../../multicycle_pipeline_ip.cpp:26:20) in function &apos;multicycle_pipeline_ip&apos; completely with a factor of 32 (../../multicycle_pipeline_ip.cpp:59:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;reg_file&apos;: Complete partitioning on dimension 1. (../../multicycle_pipeline_ip.cpp:69:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;is_reg_computed&apos;: Complete partitioning on dimension 1. (../../multicycle_pipeline_ip.cpp:71:8)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:21:10)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:23:10)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:24:10)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:83:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:66:7)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:63:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.78 seconds; current allocated memory: 344.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 344.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.215 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 350.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../fetch.cpp:55:56) to (../../decode.cpp:118:9) in function &apos;multicycle_pipeline_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../issue.cpp:62:30) to (../../issue.cpp:68:9) in function &apos;multicycle_pipeline_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../execute.cpp:12:25) to (../../execute.cpp:59:5) in function &apos;multicycle_pipeline_ip&apos;... converting 25 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../decode.cpp:78:21) to (../../decode.cpp:66:3) in function &apos;multicycle_pipeline_ip&apos;... converting 16 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;multicycle_pipeline_ip&apos; (../../mem.cpp:4:7)...4 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 381.234 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 383.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;multicycle_pipeline_ip&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multicycle_pipeline_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_107_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_39" tag="" content="Discarding stage scheduling solution." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 2, Final II = 2, Depth = 14, loop &apos;VITIS_LOOP_107_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (14.172 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;multicycle_pipeline_ip&apos; consists of the following:
	&apos;alloca&apos; operation 17 bit (&apos;address&apos;, ../../mem.cpp:73-&gt;../../mem_access.cpp:25-&gt;../../mem_access.cpp:70-&gt;../../multicycle_pipeline_ip.cpp:137) [113]  (0.000 ns)
	&apos;load&apos; operation 17 bit (&apos;e_to_m.address&apos;, ../../multicycle_pipeline_ip.cpp:108) on local variable &apos;address&apos;, ../../mem.cpp:73-&gt;../../mem_access.cpp:25-&gt;../../mem_access.cpp:70-&gt;../../multicycle_pipeline_ip.cpp:137 [282]  (0.000 ns)
	&apos;add&apos; operation 2 bit (&apos;accessed_ip&apos;, ../../mem_access.cpp:68-&gt;../../multicycle_pipeline_ip.cpp:137) [1404]  (1.565 ns)
	&apos;add&apos; operation 64 bit (&apos;add_ln23&apos;, ../../mem.cpp:23-&gt;../../mem_access.cpp:22-&gt;../../mem_access.cpp:70-&gt;../../multicycle_pipeline_ip.cpp:137) [1527]  (0.000 ns)
	&apos;add&apos; operation 64 bit (&apos;add_ln23_1&apos;, ../../mem.cpp:23-&gt;../../mem_access.cpp:22-&gt;../../mem_access.cpp:70-&gt;../../multicycle_pipeline_ip.cpp:137) [1528]  (5.307 ns)
	&apos;getelementptr&apos; operation 32 bit (&apos;gmem_addr&apos;, ../../mem.cpp:23-&gt;../../mem_access.cpp:22-&gt;../../mem_access.cpp:70-&gt;../../multicycle_pipeline_ip.cpp:137) [1531]  (0.000 ns)
	bus request operation (&apos;w_1_req&apos;, ../../mem.cpp:23-&gt;../../mem_access.cpp:22-&gt;../../mem_access.cpp:70-&gt;../../multicycle_pipeline_ip.cpp:137) on port &apos;gmem&apos; (../../mem.cpp:23-&gt;../../mem_access.cpp:22-&gt;../../mem_access.cpp:70-&gt;../../multicycle_pipeline_ip.cpp:137) [1532]  (7.300 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 18.98 seconds. CPU system time: 0.29 seconds. Elapsed time: 19.28 seconds; current allocated memory: 915.684 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_107_1&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 915.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multicycle_pipeline_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/ip_num&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/start_pc&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/ip_code_ram&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/ip_data_ram&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/data_ram&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/nb_instruction&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/nb_cycle&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;multicycle_pipeline_ip&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multicycle_pipeline_ip&apos; pipeline &apos;VITIS_LOOP_107_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;ip_num&apos;, &apos;start_pc&apos;, &apos;data_ram&apos;, &apos;nb_instruction&apos;, &apos;nb_cycle&apos;, &apos;ip_code_ram&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_13_5_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_15_6_1_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_7_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_65_5_1_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_65_5_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_8_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multicycle_pipeline_ip&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 915.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.09 seconds; current allocated memory: 915.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 915.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for multicycle_pipeline_ip." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for multicycle_pipeline_ip." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 70.56 MHz" resolution=""/>
</Messages>
