<stg><name>dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0</name>


<trans_list>

<trans id="216" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_24_begin:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str99)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24_begin:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:1  %in_index_0_i66 = phi i32 [ 0, %hls_label_24_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="in_index_0_i66"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
rewind_header:2  %w_index65 = phi i11 [ 0, %hls_label_24_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="w_index65"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="11">
<![CDATA[
ReuseLoop_begin:3  %zext_ln139 = zext i11 %w_index65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:4  %outidx4_addr = getelementptr [1152 x i4]* @outidx4, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="outidx4_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="11">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i4* %outidx4_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:80  %w8_V_addr = getelementptr [1152 x i12]* @w8_V, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="w8_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop_begin:81  %w8_V_load = load i12* %w8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w8_V_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop_begin:88  %w_index = add i11 1, %w_index65

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:32  %in_index = add nsw i32 %in_index_0_i66, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:33  %icmp_ln154 = icmp sgt i32 %in_index, 71

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop_end:36  %icmp_ln135 = icmp eq i11 %w_index65, -897

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:17  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="11">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i4* %outidx4_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="32">
<![CDATA[
ReuseLoop_begin:6  %trunc_ln145 = trunc i32 %in_index_0_i66 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:7  %kernel_data_V_4_0_load = load i16* @kernel_data_V_4_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_0_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:8  %kernel_data_V_4_1_load = load i16* @kernel_data_V_4_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_1_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:9  %kernel_data_V_4_2_load = load i16* @kernel_data_V_4_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_2_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:10  %kernel_data_V_4_3_load = load i16* @kernel_data_V_4_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_3_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:11  %kernel_data_V_4_4_load = load i16* @kernel_data_V_4_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_4_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:12  %kernel_data_V_4_5_load = load i16* @kernel_data_V_4_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_5_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:13  %kernel_data_V_4_6_load = load i16* @kernel_data_V_4_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_6_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:14  %kernel_data_V_4_7_load = load i16* @kernel_data_V_4_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_7_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:15  %kernel_data_V_4_8_load = load i16* @kernel_data_V_4_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_8_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:16  %kernel_data_V_4_9_load = load i16* @kernel_data_V_4_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_9_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:17  %kernel_data_V_4_10_load = load i16* @kernel_data_V_4_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_10_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:18  %kernel_data_V_4_11_load = load i16* @kernel_data_V_4_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_11_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:19  %kernel_data_V_4_12_load = load i16* @kernel_data_V_4_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_12_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:20  %kernel_data_V_4_13_load = load i16* @kernel_data_V_4_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_13_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:21  %kernel_data_V_4_14_load = load i16* @kernel_data_V_4_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_14_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:22  %kernel_data_V_4_15_load = load i16* @kernel_data_V_4_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_15_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:23  %kernel_data_V_4_16_load = load i16* @kernel_data_V_4_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_16_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:24  %kernel_data_V_4_17_load = load i16* @kernel_data_V_4_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_17_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:25  %kernel_data_V_4_18_load = load i16* @kernel_data_V_4_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_18_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:26  %kernel_data_V_4_19_load = load i16* @kernel_data_V_4_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_19_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:27  %kernel_data_V_4_20_load = load i16* @kernel_data_V_4_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_20_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:28  %kernel_data_V_4_21_load = load i16* @kernel_data_V_4_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_21_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:29  %kernel_data_V_4_22_load = load i16* @kernel_data_V_4_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_22_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:30  %kernel_data_V_4_23_load = load i16* @kernel_data_V_4_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_23_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:31  %kernel_data_V_4_24_load = load i16* @kernel_data_V_4_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_24_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:32  %kernel_data_V_4_25_load = load i16* @kernel_data_V_4_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_25_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:33  %kernel_data_V_4_26_load = load i16* @kernel_data_V_4_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_26_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:34  %kernel_data_V_4_27_load = load i16* @kernel_data_V_4_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_27_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:35  %kernel_data_V_4_28_load = load i16* @kernel_data_V_4_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_28_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:36  %kernel_data_V_4_29_load = load i16* @kernel_data_V_4_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_29_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:37  %kernel_data_V_4_30_load = load i16* @kernel_data_V_4_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_30_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:38  %kernel_data_V_4_31_load = load i16* @kernel_data_V_4_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_31_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:39  %kernel_data_V_4_32_load = load i16* @kernel_data_V_4_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_32_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:40  %kernel_data_V_4_33_load = load i16* @kernel_data_V_4_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_33_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:41  %kernel_data_V_4_34_load = load i16* @kernel_data_V_4_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_34_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:42  %kernel_data_V_4_35_load = load i16* @kernel_data_V_4_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_35_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:43  %kernel_data_V_4_36_load = load i16* @kernel_data_V_4_36, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_36_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:44  %kernel_data_V_4_37_load = load i16* @kernel_data_V_4_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_37_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:45  %kernel_data_V_4_38_load = load i16* @kernel_data_V_4_38, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_38_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:46  %kernel_data_V_4_39_load = load i16* @kernel_data_V_4_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_39_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:47  %kernel_data_V_4_40_load = load i16* @kernel_data_V_4_40, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_40_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:48  %kernel_data_V_4_41_load = load i16* @kernel_data_V_4_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_41_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:49  %kernel_data_V_4_42_load = load i16* @kernel_data_V_4_42, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_42_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:50  %kernel_data_V_4_43_load = load i16* @kernel_data_V_4_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_43_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:51  %kernel_data_V_4_44_load = load i16* @kernel_data_V_4_44, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_44_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:52  %kernel_data_V_4_45_load = load i16* @kernel_data_V_4_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_45_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:53  %kernel_data_V_4_46_load = load i16* @kernel_data_V_4_46, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_46_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:54  %kernel_data_V_4_47_load = load i16* @kernel_data_V_4_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_47_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:55  %kernel_data_V_4_48_load = load i16* @kernel_data_V_4_48, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_48_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:56  %kernel_data_V_4_49_load = load i16* @kernel_data_V_4_49, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_49_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:57  %kernel_data_V_4_50_load = load i16* @kernel_data_V_4_50, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_50_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:58  %kernel_data_V_4_51_load = load i16* @kernel_data_V_4_51, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_51_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:59  %kernel_data_V_4_52_load = load i16* @kernel_data_V_4_52, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_52_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:60  %kernel_data_V_4_53_load = load i16* @kernel_data_V_4_53, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_53_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:61  %kernel_data_V_4_54_load = load i16* @kernel_data_V_4_54, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_54_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:62  %kernel_data_V_4_55_load = load i16* @kernel_data_V_4_55, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_55_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:63  %kernel_data_V_4_56_load = load i16* @kernel_data_V_4_56, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_56_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:64  %kernel_data_V_4_57_load = load i16* @kernel_data_V_4_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_57_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:65  %kernel_data_V_4_58_load = load i16* @kernel_data_V_4_58, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_58_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:66  %kernel_data_V_4_59_load = load i16* @kernel_data_V_4_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_59_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:67  %kernel_data_V_4_60_load = load i16* @kernel_data_V_4_60, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_60_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:68  %kernel_data_V_4_61_load = load i16* @kernel_data_V_4_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_61_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:69  %kernel_data_V_4_62_load = load i16* @kernel_data_V_4_62, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_62_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:70  %kernel_data_V_4_63_load = load i16* @kernel_data_V_4_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_63_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:71  %kernel_data_V_4_64_load = load i16* @kernel_data_V_4_64, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_64_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:72  %kernel_data_V_4_65_load = load i16* @kernel_data_V_4_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_65_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:73  %kernel_data_V_4_66_load = load i16* @kernel_data_V_4_66, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_66_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:74  %kernel_data_V_4_67_load = load i16* @kernel_data_V_4_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_67_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:75  %kernel_data_V_4_68_load = load i16* @kernel_data_V_4_68, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_68_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:76  %kernel_data_V_4_69_load = load i16* @kernel_data_V_4_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_69_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:77  %kernel_data_V_4_70_load = load i16* @kernel_data_V_4_70, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_70_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:78  %kernel_data_V_4_71_load = load i16* @kernel_data_V_4_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_71_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="7">
<![CDATA[
ReuseLoop_begin:79  %tmp = call i16 @_ssdm_op_Mux.ap_auto.72i16.i7(i16 %kernel_data_V_4_0_load, i16 %kernel_data_V_4_1_load, i16 %kernel_data_V_4_2_load, i16 %kernel_data_V_4_3_load, i16 %kernel_data_V_4_4_load, i16 %kernel_data_V_4_5_load, i16 %kernel_data_V_4_6_load, i16 %kernel_data_V_4_7_load, i16 %kernel_data_V_4_8_load, i16 %kernel_data_V_4_9_load, i16 %kernel_data_V_4_10_load, i16 %kernel_data_V_4_11_load, i16 %kernel_data_V_4_12_load, i16 %kernel_data_V_4_13_load, i16 %kernel_data_V_4_14_load, i16 %kernel_data_V_4_15_load, i16 %kernel_data_V_4_16_load, i16 %kernel_data_V_4_17_load, i16 %kernel_data_V_4_18_load, i16 %kernel_data_V_4_19_load, i16 %kernel_data_V_4_20_load, i16 %kernel_data_V_4_21_load, i16 %kernel_data_V_4_22_load, i16 %kernel_data_V_4_23_load, i16 %kernel_data_V_4_24_load, i16 %kernel_data_V_4_25_load, i16 %kernel_data_V_4_26_load, i16 %kernel_data_V_4_27_load, i16 %kernel_data_V_4_28_load, i16 %kernel_data_V_4_29_load, i16 %kernel_data_V_4_30_load, i16 %kernel_data_V_4_31_load, i16 %kernel_data_V_4_32_load, i16 %kernel_data_V_4_33_load, i16 %kernel_data_V_4_34_load, i16 %kernel_data_V_4_35_load, i16 %kernel_data_V_4_36_load, i16 %kernel_data_V_4_37_load, i16 %kernel_data_V_4_38_load, i16 %kernel_data_V_4_39_load, i16 %kernel_data_V_4_40_load, i16 %kernel_data_V_4_41_load, i16 %kernel_data_V_4_42_load, i16 %kernel_data_V_4_43_load, i16 %kernel_data_V_4_44_load, i16 %kernel_data_V_4_45_load, i16 %kernel_data_V_4_46_load, i16 %kernel_data_V_4_47_load, i16 %kernel_data_V_4_48_load, i16 %kernel_data_V_4_49_load, i16 %kernel_data_V_4_50_load, i16 %kernel_data_V_4_51_load, i16 %kernel_data_V_4_52_load, i16 %kernel_data_V_4_53_load, i16 %kernel_data_V_4_54_load, i16 %kernel_data_V_4_55_load, i16 %kernel_data_V_4_56_load, i16 %kernel_data_V_4_57_load, i16 %kernel_data_V_4_58_load, i16 %kernel_data_V_4_59_load, i16 %kernel_data_V_4_60_load, i16 %kernel_data_V_4_61_load, i16 %kernel_data_V_4_62_load, i16 %kernel_data_V_4_63_load, i16 %kernel_data_V_4_64_load, i16 %kernel_data_V_4_65_load, i16 %kernel_data_V_4_66_load, i16 %kernel_data_V_4_67_load, i16 %kernel_data_V_4_68_load, i16 %kernel_data_V_4_69_load, i16 %kernel_data_V_4_70_load, i16 %kernel_data_V_4_71_load, i7 %trunc_ln145)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop_begin:81  %w8_V_load = load i12* %w8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w8_V_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop_end:34  %select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:82  %sext_ln1116 = sext i16 %tmp to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="12">
<![CDATA[
ReuseLoop_begin:83  %sext_ln1118 = sext i12 %w8_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop_begin:84  %r_V = mul i26 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop_begin:84  %r_V = mul i26 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop_begin:84  %r_V = mul i26 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:19  %acc_0_V_032 = phi i16 [ 166, %hls_label_24_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 166, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_0_V_032"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:20  %acc_1_V_031 = phi i16 [ -92, %hls_label_24_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ -92, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_1_V_031"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:21  %acc_2_V_030 = phi i16 [ -47, %hls_label_24_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ -47, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_2_V_030"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:22  %acc_3_V_029 = phi i16 [ 119, %hls_label_24_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 119, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_3_V_029"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:23  %acc_4_V_028 = phi i16 [ 142, %hls_label_24_begin ], [ %acc_4_V_1, %ReuseLoop_end ], [ 142, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_4_V_028"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:24  %acc_5_V_027 = phi i16 [ 168, %hls_label_24_begin ], [ %acc_5_V_1, %ReuseLoop_end ], [ 168, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_5_V_027"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:25  %acc_6_V_026 = phi i16 [ -33, %hls_label_24_begin ], [ %acc_6_V_1, %ReuseLoop_end ], [ -33, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_6_V_026"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:26  %acc_7_V_025 = phi i16 [ -141, %hls_label_24_begin ], [ %acc_7_V_1, %ReuseLoop_end ], [ -141, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_7_V_025"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:27  %acc_8_V_024 = phi i16 [ -61, %hls_label_24_begin ], [ %acc_8_V_1, %ReuseLoop_end ], [ -61, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_8_V_024"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:28  %acc_9_V_023 = phi i16 [ 37, %hls_label_24_begin ], [ %acc_9_V_1, %ReuseLoop_end ], [ 37, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_9_V_023"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:29  %acc_10_V_022 = phi i16 [ 143, %hls_label_24_begin ], [ %acc_10_V_1, %ReuseLoop_end ], [ 143, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_10_V_022"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:30  %acc_11_V_021 = phi i16 [ 164, %hls_label_24_begin ], [ %acc_11_V_1, %ReuseLoop_end ], [ 164, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_11_V_021"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:31  %acc_12_V_020 = phi i16 [ 73, %hls_label_24_begin ], [ %acc_12_V_1, %ReuseLoop_end ], [ 73, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_12_V_020"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:32  %acc_13_V_019 = phi i16 [ 190, %hls_label_24_begin ], [ %acc_13_V_1, %ReuseLoop_end ], [ 190, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_13_V_019"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:33  %acc_14_V_018 = phi i16 [ -23, %hls_label_24_begin ], [ %acc_14_V_1, %ReuseLoop_end ], [ -23, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_14_V_018"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:34  %acc_15_V_017 = phi i16 [ 138, %hls_label_24_begin ], [ %acc_15_V_1, %ReuseLoop_end ], [ 138, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_15_V_017"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_begin:85  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
ReuseLoop_begin:86  %tmp_s = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %acc_0_V_032, i16 %acc_1_V_031, i16 %acc_2_V_030, i16 %acc_3_V_029, i16 %acc_4_V_028, i16 %acc_5_V_027, i16 %acc_6_V_026, i16 %acc_7_V_025, i16 %acc_8_V_024, i16 %acc_9_V_023, i16 %acc_10_V_022, i16 %acc_11_V_021, i16 %acc_12_V_020, i16 %acc_13_V_019, i16 %acc_14_V_018, i16 %acc_15_V_017, i4 %out_index)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_begin:87  %acc_0_V = add i16 %tmp_s, %trunc_ln4

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %hls_label_24_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:3  %res_0_V_write_assign64 = phi i16 [ 166, %hls_label_24_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 166, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign64"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:4  %res_1_V_write_assign62 = phi i16 [ -92, %hls_label_24_begin ], [ %p_0_16_i, %ReuseLoop_end ], [ -92, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign62"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:5  %res_2_V_write_assign60 = phi i16 [ -47, %hls_label_24_begin ], [ %p_0_28_i, %ReuseLoop_end ], [ -47, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign60"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:6  %res_3_V_write_assign58 = phi i16 [ 119, %hls_label_24_begin ], [ %p_0_310_i, %ReuseLoop_end ], [ 119, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign58"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:7  %res_4_V_write_assign56 = phi i16 [ 142, %hls_label_24_begin ], [ %p_0_412_i, %ReuseLoop_end ], [ 142, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign56"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:8  %res_5_V_write_assign54 = phi i16 [ 168, %hls_label_24_begin ], [ %p_0_514_i, %ReuseLoop_end ], [ 168, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign54"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:9  %res_6_V_write_assign52 = phi i16 [ -33, %hls_label_24_begin ], [ %p_0_616_i, %ReuseLoop_end ], [ -33, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign52"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:10  %res_7_V_write_assign50 = phi i16 [ -141, %hls_label_24_begin ], [ %p_0_718_i, %ReuseLoop_end ], [ -141, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign50"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:11  %res_8_V_write_assign48 = phi i16 [ -61, %hls_label_24_begin ], [ %p_0_820_i, %ReuseLoop_end ], [ -61, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign48"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:12  %res_9_V_write_assign46 = phi i16 [ 37, %hls_label_24_begin ], [ %p_0_922_i, %ReuseLoop_end ], [ 37, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign46"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:13  %res_10_V_write_assign44 = phi i16 [ 143, %hls_label_24_begin ], [ %p_0_1024_i, %ReuseLoop_end ], [ 143, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_10_V_write_assign44"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:14  %res_11_V_write_assign42 = phi i16 [ 164, %hls_label_24_begin ], [ %p_0_1126_i, %ReuseLoop_end ], [ 164, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_11_V_write_assign42"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:15  %res_12_V_write_assign40 = phi i16 [ 73, %hls_label_24_begin ], [ %p_0_1228_i, %ReuseLoop_end ], [ 73, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_12_V_write_assign40"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:16  %res_13_V_write_assign38 = phi i16 [ 190, %hls_label_24_begin ], [ %p_0_1330_i, %ReuseLoop_end ], [ 190, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_13_V_write_assign38"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:17  %res_14_V_write_assign36 = phi i16 [ -23, %hls_label_24_begin ], [ %p_0_1432_i, %ReuseLoop_end ], [ -23, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_14_V_write_assign36"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:18  %res_15_V_write_assign34 = phi i16 [ 138, %hls_label_24_begin ], [ %p_0_1534_i, %ReuseLoop_end ], [ 138, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_15_V_write_assign34"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:35  br i1 %do_init, label %hls_label_24_end, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_24_end:0  call void (...)* @_ssdm_op_SpecMemCore([1152 x i12]* @w8_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="specmemcore_ln107"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_24_end:1  %empty_326 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str99, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24_end:2  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_151_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="tmp_151_i"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
ReuseLoop_begin:89  switch i4 %out_index, label %branch15.i [
    i4 0, label %ReuseLoop_end
    i4 1, label %branch1.i
    i4 2, label %branch2.i
    i4 3, label %branch3.i
    i4 4, label %branch4.i
    i4 5, label %branch5.i
    i4 6, label %branch6.i
    i4 7, label %branch7.i
    i4 -8, label %branch8.i
    i4 -7, label %branch9.i
    i4 -6, label %branch10.i
    i4 -5, label %branch11.i
    i4 -4, label %branch12.i
    i4 -3, label %branch13.i
    i4 -2, label %branch14.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln145"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch14.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch13.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch12.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch11.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch10.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch9.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch8.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch7.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch6.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch5.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch4.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch15.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:0  %acc_15_V_1 = phi i16 [ %acc_0_V, %branch15.i ], [ %acc_15_V_017, %branch14.i ], [ %acc_15_V_017, %branch13.i ], [ %acc_15_V_017, %branch12.i ], [ %acc_15_V_017, %branch11.i ], [ %acc_15_V_017, %branch10.i ], [ %acc_15_V_017, %branch9.i ], [ %acc_15_V_017, %branch8.i ], [ %acc_15_V_017, %branch7.i ], [ %acc_15_V_017, %branch6.i ], [ %acc_15_V_017, %branch5.i ], [ %acc_15_V_017, %branch4.i ], [ %acc_15_V_017, %branch3.i ], [ %acc_15_V_017, %branch2.i ], [ %acc_15_V_017, %branch1.i ], [ %acc_15_V_017, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_15_V_1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:1  %acc_14_V_1 = phi i16 [ %acc_14_V_018, %branch15.i ], [ %acc_0_V, %branch14.i ], [ %acc_14_V_018, %branch13.i ], [ %acc_14_V_018, %branch12.i ], [ %acc_14_V_018, %branch11.i ], [ %acc_14_V_018, %branch10.i ], [ %acc_14_V_018, %branch9.i ], [ %acc_14_V_018, %branch8.i ], [ %acc_14_V_018, %branch7.i ], [ %acc_14_V_018, %branch6.i ], [ %acc_14_V_018, %branch5.i ], [ %acc_14_V_018, %branch4.i ], [ %acc_14_V_018, %branch3.i ], [ %acc_14_V_018, %branch2.i ], [ %acc_14_V_018, %branch1.i ], [ %acc_14_V_018, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_14_V_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:2  %acc_13_V_1 = phi i16 [ %acc_13_V_019, %branch15.i ], [ %acc_13_V_019, %branch14.i ], [ %acc_0_V, %branch13.i ], [ %acc_13_V_019, %branch12.i ], [ %acc_13_V_019, %branch11.i ], [ %acc_13_V_019, %branch10.i ], [ %acc_13_V_019, %branch9.i ], [ %acc_13_V_019, %branch8.i ], [ %acc_13_V_019, %branch7.i ], [ %acc_13_V_019, %branch6.i ], [ %acc_13_V_019, %branch5.i ], [ %acc_13_V_019, %branch4.i ], [ %acc_13_V_019, %branch3.i ], [ %acc_13_V_019, %branch2.i ], [ %acc_13_V_019, %branch1.i ], [ %acc_13_V_019, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_13_V_1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:3  %acc_12_V_1 = phi i16 [ %acc_12_V_020, %branch15.i ], [ %acc_12_V_020, %branch14.i ], [ %acc_12_V_020, %branch13.i ], [ %acc_0_V, %branch12.i ], [ %acc_12_V_020, %branch11.i ], [ %acc_12_V_020, %branch10.i ], [ %acc_12_V_020, %branch9.i ], [ %acc_12_V_020, %branch8.i ], [ %acc_12_V_020, %branch7.i ], [ %acc_12_V_020, %branch6.i ], [ %acc_12_V_020, %branch5.i ], [ %acc_12_V_020, %branch4.i ], [ %acc_12_V_020, %branch3.i ], [ %acc_12_V_020, %branch2.i ], [ %acc_12_V_020, %branch1.i ], [ %acc_12_V_020, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_12_V_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:4  %acc_11_V_1 = phi i16 [ %acc_11_V_021, %branch15.i ], [ %acc_11_V_021, %branch14.i ], [ %acc_11_V_021, %branch13.i ], [ %acc_11_V_021, %branch12.i ], [ %acc_0_V, %branch11.i ], [ %acc_11_V_021, %branch10.i ], [ %acc_11_V_021, %branch9.i ], [ %acc_11_V_021, %branch8.i ], [ %acc_11_V_021, %branch7.i ], [ %acc_11_V_021, %branch6.i ], [ %acc_11_V_021, %branch5.i ], [ %acc_11_V_021, %branch4.i ], [ %acc_11_V_021, %branch3.i ], [ %acc_11_V_021, %branch2.i ], [ %acc_11_V_021, %branch1.i ], [ %acc_11_V_021, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_11_V_1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:5  %acc_10_V_1 = phi i16 [ %acc_10_V_022, %branch15.i ], [ %acc_10_V_022, %branch14.i ], [ %acc_10_V_022, %branch13.i ], [ %acc_10_V_022, %branch12.i ], [ %acc_10_V_022, %branch11.i ], [ %acc_0_V, %branch10.i ], [ %acc_10_V_022, %branch9.i ], [ %acc_10_V_022, %branch8.i ], [ %acc_10_V_022, %branch7.i ], [ %acc_10_V_022, %branch6.i ], [ %acc_10_V_022, %branch5.i ], [ %acc_10_V_022, %branch4.i ], [ %acc_10_V_022, %branch3.i ], [ %acc_10_V_022, %branch2.i ], [ %acc_10_V_022, %branch1.i ], [ %acc_10_V_022, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_10_V_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:6  %acc_9_V_1 = phi i16 [ %acc_9_V_023, %branch15.i ], [ %acc_9_V_023, %branch14.i ], [ %acc_9_V_023, %branch13.i ], [ %acc_9_V_023, %branch12.i ], [ %acc_9_V_023, %branch11.i ], [ %acc_9_V_023, %branch10.i ], [ %acc_0_V, %branch9.i ], [ %acc_9_V_023, %branch8.i ], [ %acc_9_V_023, %branch7.i ], [ %acc_9_V_023, %branch6.i ], [ %acc_9_V_023, %branch5.i ], [ %acc_9_V_023, %branch4.i ], [ %acc_9_V_023, %branch3.i ], [ %acc_9_V_023, %branch2.i ], [ %acc_9_V_023, %branch1.i ], [ %acc_9_V_023, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_9_V_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:7  %acc_8_V_1 = phi i16 [ %acc_8_V_024, %branch15.i ], [ %acc_8_V_024, %branch14.i ], [ %acc_8_V_024, %branch13.i ], [ %acc_8_V_024, %branch12.i ], [ %acc_8_V_024, %branch11.i ], [ %acc_8_V_024, %branch10.i ], [ %acc_8_V_024, %branch9.i ], [ %acc_0_V, %branch8.i ], [ %acc_8_V_024, %branch7.i ], [ %acc_8_V_024, %branch6.i ], [ %acc_8_V_024, %branch5.i ], [ %acc_8_V_024, %branch4.i ], [ %acc_8_V_024, %branch3.i ], [ %acc_8_V_024, %branch2.i ], [ %acc_8_V_024, %branch1.i ], [ %acc_8_V_024, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_8_V_1"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:8  %acc_7_V_1 = phi i16 [ %acc_7_V_025, %branch15.i ], [ %acc_7_V_025, %branch14.i ], [ %acc_7_V_025, %branch13.i ], [ %acc_7_V_025, %branch12.i ], [ %acc_7_V_025, %branch11.i ], [ %acc_7_V_025, %branch10.i ], [ %acc_7_V_025, %branch9.i ], [ %acc_7_V_025, %branch8.i ], [ %acc_0_V, %branch7.i ], [ %acc_7_V_025, %branch6.i ], [ %acc_7_V_025, %branch5.i ], [ %acc_7_V_025, %branch4.i ], [ %acc_7_V_025, %branch3.i ], [ %acc_7_V_025, %branch2.i ], [ %acc_7_V_025, %branch1.i ], [ %acc_7_V_025, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_7_V_1"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:9  %acc_6_V_1 = phi i16 [ %acc_6_V_026, %branch15.i ], [ %acc_6_V_026, %branch14.i ], [ %acc_6_V_026, %branch13.i ], [ %acc_6_V_026, %branch12.i ], [ %acc_6_V_026, %branch11.i ], [ %acc_6_V_026, %branch10.i ], [ %acc_6_V_026, %branch9.i ], [ %acc_6_V_026, %branch8.i ], [ %acc_6_V_026, %branch7.i ], [ %acc_0_V, %branch6.i ], [ %acc_6_V_026, %branch5.i ], [ %acc_6_V_026, %branch4.i ], [ %acc_6_V_026, %branch3.i ], [ %acc_6_V_026, %branch2.i ], [ %acc_6_V_026, %branch1.i ], [ %acc_6_V_026, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_6_V_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:10  %acc_5_V_1 = phi i16 [ %acc_5_V_027, %branch15.i ], [ %acc_5_V_027, %branch14.i ], [ %acc_5_V_027, %branch13.i ], [ %acc_5_V_027, %branch12.i ], [ %acc_5_V_027, %branch11.i ], [ %acc_5_V_027, %branch10.i ], [ %acc_5_V_027, %branch9.i ], [ %acc_5_V_027, %branch8.i ], [ %acc_5_V_027, %branch7.i ], [ %acc_5_V_027, %branch6.i ], [ %acc_0_V, %branch5.i ], [ %acc_5_V_027, %branch4.i ], [ %acc_5_V_027, %branch3.i ], [ %acc_5_V_027, %branch2.i ], [ %acc_5_V_027, %branch1.i ], [ %acc_5_V_027, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_5_V_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:11  %acc_4_V_1 = phi i16 [ %acc_4_V_028, %branch15.i ], [ %acc_4_V_028, %branch14.i ], [ %acc_4_V_028, %branch13.i ], [ %acc_4_V_028, %branch12.i ], [ %acc_4_V_028, %branch11.i ], [ %acc_4_V_028, %branch10.i ], [ %acc_4_V_028, %branch9.i ], [ %acc_4_V_028, %branch8.i ], [ %acc_4_V_028, %branch7.i ], [ %acc_4_V_028, %branch6.i ], [ %acc_4_V_028, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %acc_4_V_028, %branch3.i ], [ %acc_4_V_028, %branch2.i ], [ %acc_4_V_028, %branch1.i ], [ %acc_4_V_028, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_4_V_1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:12  %acc_3_V_1 = phi i16 [ %acc_3_V_029, %branch15.i ], [ %acc_3_V_029, %branch14.i ], [ %acc_3_V_029, %branch13.i ], [ %acc_3_V_029, %branch12.i ], [ %acc_3_V_029, %branch11.i ], [ %acc_3_V_029, %branch10.i ], [ %acc_3_V_029, %branch9.i ], [ %acc_3_V_029, %branch8.i ], [ %acc_3_V_029, %branch7.i ], [ %acc_3_V_029, %branch6.i ], [ %acc_3_V_029, %branch5.i ], [ %acc_3_V_029, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %acc_3_V_029, %branch2.i ], [ %acc_3_V_029, %branch1.i ], [ %acc_3_V_029, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_3_V_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:13  %acc_2_V_1 = phi i16 [ %acc_2_V_030, %branch15.i ], [ %acc_2_V_030, %branch14.i ], [ %acc_2_V_030, %branch13.i ], [ %acc_2_V_030, %branch12.i ], [ %acc_2_V_030, %branch11.i ], [ %acc_2_V_030, %branch10.i ], [ %acc_2_V_030, %branch9.i ], [ %acc_2_V_030, %branch8.i ], [ %acc_2_V_030, %branch7.i ], [ %acc_2_V_030, %branch6.i ], [ %acc_2_V_030, %branch5.i ], [ %acc_2_V_030, %branch4.i ], [ %acc_2_V_030, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_030, %branch1.i ], [ %acc_2_V_030, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_2_V_1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:14  %acc_1_V_1 = phi i16 [ %acc_1_V_031, %branch15.i ], [ %acc_1_V_031, %branch14.i ], [ %acc_1_V_031, %branch13.i ], [ %acc_1_V_031, %branch12.i ], [ %acc_1_V_031, %branch11.i ], [ %acc_1_V_031, %branch10.i ], [ %acc_1_V_031, %branch9.i ], [ %acc_1_V_031, %branch8.i ], [ %acc_1_V_031, %branch7.i ], [ %acc_1_V_031, %branch6.i ], [ %acc_1_V_031, %branch5.i ], [ %acc_1_V_031, %branch4.i ], [ %acc_1_V_031, %branch3.i ], [ %acc_1_V_031, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_031, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_1_V_1"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:15  %acc_0_V_1 = phi i16 [ %acc_0_V_032, %branch15.i ], [ %acc_0_V_032, %branch14.i ], [ %acc_0_V_032, %branch13.i ], [ %acc_0_V_032, %branch12.i ], [ %acc_0_V_032, %branch11.i ], [ %acc_0_V_032, %branch10.i ], [ %acc_0_V_032, %branch9.i ], [ %acc_0_V_032, %branch8.i ], [ %acc_0_V_032, %branch7.i ], [ %acc_0_V_032, %branch6.i ], [ %acc_0_V_032, %branch5.i ], [ %acc_0_V_032, %branch4.i ], [ %acc_0_V_032, %branch3.i ], [ %acc_0_V_032, %branch2.i ], [ %acc_0_V_032, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_0_V_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:16  %p_0_1534_i = phi i16 [ %acc_0_V, %branch15.i ], [ %res_15_V_write_assign34, %branch14.i ], [ %res_15_V_write_assign34, %branch13.i ], [ %res_15_V_write_assign34, %branch12.i ], [ %res_15_V_write_assign34, %branch11.i ], [ %res_15_V_write_assign34, %branch10.i ], [ %res_15_V_write_assign34, %branch9.i ], [ %res_15_V_write_assign34, %branch8.i ], [ %res_15_V_write_assign34, %branch7.i ], [ %res_15_V_write_assign34, %branch6.i ], [ %res_15_V_write_assign34, %branch5.i ], [ %res_15_V_write_assign34, %branch4.i ], [ %res_15_V_write_assign34, %branch3.i ], [ %res_15_V_write_assign34, %branch2.i ], [ %res_15_V_write_assign34, %branch1.i ], [ %res_15_V_write_assign34, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_1534_i"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:17  %p_0_1432_i = phi i16 [ %res_14_V_write_assign36, %branch15.i ], [ %acc_0_V, %branch14.i ], [ %res_14_V_write_assign36, %branch13.i ], [ %res_14_V_write_assign36, %branch12.i ], [ %res_14_V_write_assign36, %branch11.i ], [ %res_14_V_write_assign36, %branch10.i ], [ %res_14_V_write_assign36, %branch9.i ], [ %res_14_V_write_assign36, %branch8.i ], [ %res_14_V_write_assign36, %branch7.i ], [ %res_14_V_write_assign36, %branch6.i ], [ %res_14_V_write_assign36, %branch5.i ], [ %res_14_V_write_assign36, %branch4.i ], [ %res_14_V_write_assign36, %branch3.i ], [ %res_14_V_write_assign36, %branch2.i ], [ %res_14_V_write_assign36, %branch1.i ], [ %res_14_V_write_assign36, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_1432_i"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:18  %p_0_1330_i = phi i16 [ %res_13_V_write_assign38, %branch15.i ], [ %res_13_V_write_assign38, %branch14.i ], [ %acc_0_V, %branch13.i ], [ %res_13_V_write_assign38, %branch12.i ], [ %res_13_V_write_assign38, %branch11.i ], [ %res_13_V_write_assign38, %branch10.i ], [ %res_13_V_write_assign38, %branch9.i ], [ %res_13_V_write_assign38, %branch8.i ], [ %res_13_V_write_assign38, %branch7.i ], [ %res_13_V_write_assign38, %branch6.i ], [ %res_13_V_write_assign38, %branch5.i ], [ %res_13_V_write_assign38, %branch4.i ], [ %res_13_V_write_assign38, %branch3.i ], [ %res_13_V_write_assign38, %branch2.i ], [ %res_13_V_write_assign38, %branch1.i ], [ %res_13_V_write_assign38, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_1330_i"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:19  %p_0_1228_i = phi i16 [ %res_12_V_write_assign40, %branch15.i ], [ %res_12_V_write_assign40, %branch14.i ], [ %res_12_V_write_assign40, %branch13.i ], [ %acc_0_V, %branch12.i ], [ %res_12_V_write_assign40, %branch11.i ], [ %res_12_V_write_assign40, %branch10.i ], [ %res_12_V_write_assign40, %branch9.i ], [ %res_12_V_write_assign40, %branch8.i ], [ %res_12_V_write_assign40, %branch7.i ], [ %res_12_V_write_assign40, %branch6.i ], [ %res_12_V_write_assign40, %branch5.i ], [ %res_12_V_write_assign40, %branch4.i ], [ %res_12_V_write_assign40, %branch3.i ], [ %res_12_V_write_assign40, %branch2.i ], [ %res_12_V_write_assign40, %branch1.i ], [ %res_12_V_write_assign40, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_1228_i"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:20  %p_0_1126_i = phi i16 [ %res_11_V_write_assign42, %branch15.i ], [ %res_11_V_write_assign42, %branch14.i ], [ %res_11_V_write_assign42, %branch13.i ], [ %res_11_V_write_assign42, %branch12.i ], [ %acc_0_V, %branch11.i ], [ %res_11_V_write_assign42, %branch10.i ], [ %res_11_V_write_assign42, %branch9.i ], [ %res_11_V_write_assign42, %branch8.i ], [ %res_11_V_write_assign42, %branch7.i ], [ %res_11_V_write_assign42, %branch6.i ], [ %res_11_V_write_assign42, %branch5.i ], [ %res_11_V_write_assign42, %branch4.i ], [ %res_11_V_write_assign42, %branch3.i ], [ %res_11_V_write_assign42, %branch2.i ], [ %res_11_V_write_assign42, %branch1.i ], [ %res_11_V_write_assign42, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_1126_i"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:21  %p_0_1024_i = phi i16 [ %res_10_V_write_assign44, %branch15.i ], [ %res_10_V_write_assign44, %branch14.i ], [ %res_10_V_write_assign44, %branch13.i ], [ %res_10_V_write_assign44, %branch12.i ], [ %res_10_V_write_assign44, %branch11.i ], [ %acc_0_V, %branch10.i ], [ %res_10_V_write_assign44, %branch9.i ], [ %res_10_V_write_assign44, %branch8.i ], [ %res_10_V_write_assign44, %branch7.i ], [ %res_10_V_write_assign44, %branch6.i ], [ %res_10_V_write_assign44, %branch5.i ], [ %res_10_V_write_assign44, %branch4.i ], [ %res_10_V_write_assign44, %branch3.i ], [ %res_10_V_write_assign44, %branch2.i ], [ %res_10_V_write_assign44, %branch1.i ], [ %res_10_V_write_assign44, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_1024_i"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:22  %p_0_922_i = phi i16 [ %res_9_V_write_assign46, %branch15.i ], [ %res_9_V_write_assign46, %branch14.i ], [ %res_9_V_write_assign46, %branch13.i ], [ %res_9_V_write_assign46, %branch12.i ], [ %res_9_V_write_assign46, %branch11.i ], [ %res_9_V_write_assign46, %branch10.i ], [ %acc_0_V, %branch9.i ], [ %res_9_V_write_assign46, %branch8.i ], [ %res_9_V_write_assign46, %branch7.i ], [ %res_9_V_write_assign46, %branch6.i ], [ %res_9_V_write_assign46, %branch5.i ], [ %res_9_V_write_assign46, %branch4.i ], [ %res_9_V_write_assign46, %branch3.i ], [ %res_9_V_write_assign46, %branch2.i ], [ %res_9_V_write_assign46, %branch1.i ], [ %res_9_V_write_assign46, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_922_i"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:23  %p_0_820_i = phi i16 [ %res_8_V_write_assign48, %branch15.i ], [ %res_8_V_write_assign48, %branch14.i ], [ %res_8_V_write_assign48, %branch13.i ], [ %res_8_V_write_assign48, %branch12.i ], [ %res_8_V_write_assign48, %branch11.i ], [ %res_8_V_write_assign48, %branch10.i ], [ %res_8_V_write_assign48, %branch9.i ], [ %acc_0_V, %branch8.i ], [ %res_8_V_write_assign48, %branch7.i ], [ %res_8_V_write_assign48, %branch6.i ], [ %res_8_V_write_assign48, %branch5.i ], [ %res_8_V_write_assign48, %branch4.i ], [ %res_8_V_write_assign48, %branch3.i ], [ %res_8_V_write_assign48, %branch2.i ], [ %res_8_V_write_assign48, %branch1.i ], [ %res_8_V_write_assign48, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_820_i"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:24  %p_0_718_i = phi i16 [ %res_7_V_write_assign50, %branch15.i ], [ %res_7_V_write_assign50, %branch14.i ], [ %res_7_V_write_assign50, %branch13.i ], [ %res_7_V_write_assign50, %branch12.i ], [ %res_7_V_write_assign50, %branch11.i ], [ %res_7_V_write_assign50, %branch10.i ], [ %res_7_V_write_assign50, %branch9.i ], [ %res_7_V_write_assign50, %branch8.i ], [ %acc_0_V, %branch7.i ], [ %res_7_V_write_assign50, %branch6.i ], [ %res_7_V_write_assign50, %branch5.i ], [ %res_7_V_write_assign50, %branch4.i ], [ %res_7_V_write_assign50, %branch3.i ], [ %res_7_V_write_assign50, %branch2.i ], [ %res_7_V_write_assign50, %branch1.i ], [ %res_7_V_write_assign50, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_718_i"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:25  %p_0_616_i = phi i16 [ %res_6_V_write_assign52, %branch15.i ], [ %res_6_V_write_assign52, %branch14.i ], [ %res_6_V_write_assign52, %branch13.i ], [ %res_6_V_write_assign52, %branch12.i ], [ %res_6_V_write_assign52, %branch11.i ], [ %res_6_V_write_assign52, %branch10.i ], [ %res_6_V_write_assign52, %branch9.i ], [ %res_6_V_write_assign52, %branch8.i ], [ %res_6_V_write_assign52, %branch7.i ], [ %acc_0_V, %branch6.i ], [ %res_6_V_write_assign52, %branch5.i ], [ %res_6_V_write_assign52, %branch4.i ], [ %res_6_V_write_assign52, %branch3.i ], [ %res_6_V_write_assign52, %branch2.i ], [ %res_6_V_write_assign52, %branch1.i ], [ %res_6_V_write_assign52, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_616_i"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:26  %p_0_514_i = phi i16 [ %res_5_V_write_assign54, %branch15.i ], [ %res_5_V_write_assign54, %branch14.i ], [ %res_5_V_write_assign54, %branch13.i ], [ %res_5_V_write_assign54, %branch12.i ], [ %res_5_V_write_assign54, %branch11.i ], [ %res_5_V_write_assign54, %branch10.i ], [ %res_5_V_write_assign54, %branch9.i ], [ %res_5_V_write_assign54, %branch8.i ], [ %res_5_V_write_assign54, %branch7.i ], [ %res_5_V_write_assign54, %branch6.i ], [ %acc_0_V, %branch5.i ], [ %res_5_V_write_assign54, %branch4.i ], [ %res_5_V_write_assign54, %branch3.i ], [ %res_5_V_write_assign54, %branch2.i ], [ %res_5_V_write_assign54, %branch1.i ], [ %res_5_V_write_assign54, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_514_i"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:27  %p_0_412_i = phi i16 [ %res_4_V_write_assign56, %branch15.i ], [ %res_4_V_write_assign56, %branch14.i ], [ %res_4_V_write_assign56, %branch13.i ], [ %res_4_V_write_assign56, %branch12.i ], [ %res_4_V_write_assign56, %branch11.i ], [ %res_4_V_write_assign56, %branch10.i ], [ %res_4_V_write_assign56, %branch9.i ], [ %res_4_V_write_assign56, %branch8.i ], [ %res_4_V_write_assign56, %branch7.i ], [ %res_4_V_write_assign56, %branch6.i ], [ %res_4_V_write_assign56, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %res_4_V_write_assign56, %branch3.i ], [ %res_4_V_write_assign56, %branch2.i ], [ %res_4_V_write_assign56, %branch1.i ], [ %res_4_V_write_assign56, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_412_i"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:28  %p_0_310_i = phi i16 [ %res_3_V_write_assign58, %branch15.i ], [ %res_3_V_write_assign58, %branch14.i ], [ %res_3_V_write_assign58, %branch13.i ], [ %res_3_V_write_assign58, %branch12.i ], [ %res_3_V_write_assign58, %branch11.i ], [ %res_3_V_write_assign58, %branch10.i ], [ %res_3_V_write_assign58, %branch9.i ], [ %res_3_V_write_assign58, %branch8.i ], [ %res_3_V_write_assign58, %branch7.i ], [ %res_3_V_write_assign58, %branch6.i ], [ %res_3_V_write_assign58, %branch5.i ], [ %res_3_V_write_assign58, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign58, %branch2.i ], [ %res_3_V_write_assign58, %branch1.i ], [ %res_3_V_write_assign58, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_310_i"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:29  %p_0_28_i = phi i16 [ %res_2_V_write_assign60, %branch15.i ], [ %res_2_V_write_assign60, %branch14.i ], [ %res_2_V_write_assign60, %branch13.i ], [ %res_2_V_write_assign60, %branch12.i ], [ %res_2_V_write_assign60, %branch11.i ], [ %res_2_V_write_assign60, %branch10.i ], [ %res_2_V_write_assign60, %branch9.i ], [ %res_2_V_write_assign60, %branch8.i ], [ %res_2_V_write_assign60, %branch7.i ], [ %res_2_V_write_assign60, %branch6.i ], [ %res_2_V_write_assign60, %branch5.i ], [ %res_2_V_write_assign60, %branch4.i ], [ %res_2_V_write_assign60, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign60, %branch1.i ], [ %res_2_V_write_assign60, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_28_i"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:30  %p_0_16_i = phi i16 [ %res_1_V_write_assign62, %branch15.i ], [ %res_1_V_write_assign62, %branch14.i ], [ %res_1_V_write_assign62, %branch13.i ], [ %res_1_V_write_assign62, %branch12.i ], [ %res_1_V_write_assign62, %branch11.i ], [ %res_1_V_write_assign62, %branch10.i ], [ %res_1_V_write_assign62, %branch9.i ], [ %res_1_V_write_assign62, %branch8.i ], [ %res_1_V_write_assign62, %branch7.i ], [ %res_1_V_write_assign62, %branch6.i ], [ %res_1_V_write_assign62, %branch5.i ], [ %res_1_V_write_assign62, %branch4.i ], [ %res_1_V_write_assign62, %branch3.i ], [ %res_1_V_write_assign62, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign62, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_16_i"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
ReuseLoop_end:31  %p_0_01_i = phi i16 [ %res_0_V_write_assign64, %branch15.i ], [ %res_0_V_write_assign64, %branch14.i ], [ %res_0_V_write_assign64, %branch13.i ], [ %res_0_V_write_assign64, %branch12.i ], [ %res_0_V_write_assign64, %branch11.i ], [ %res_0_V_write_assign64, %branch10.i ], [ %res_0_V_write_assign64, %branch9.i ], [ %res_0_V_write_assign64, %branch8.i ], [ %res_0_V_write_assign64, %branch7.i ], [ %res_0_V_write_assign64, %branch6.i ], [ %res_0_V_write_assign64, %branch5.i ], [ %res_0_V_write_assign64, %branch4.i ], [ %res_0_V_write_assign64, %branch3.i ], [ %res_0_V_write_assign64, %branch2.i ], [ %res_0_V_write_assign64, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_01_i"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:35  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_151_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:37  %empty_325 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1152, i64 1152, i64 1152)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:38  br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:0  %mrv_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %p_0_01_i, 0

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:1  %mrv_1_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_i, i16 %p_0_16_i, 1

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:2  %mrv_2_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1_i, i16 %p_0_28_i, 2

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:3  %mrv_3_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2_i, i16 %p_0_310_i, 3

]]></Node>
<StgValue><ssdm name="mrv_3_i"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:4  %mrv_4_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3_i, i16 %p_0_412_i, 4

]]></Node>
<StgValue><ssdm name="mrv_4_i"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:5  %mrv_5_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4_i, i16 %p_0_514_i, 5

]]></Node>
<StgValue><ssdm name="mrv_5_i"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:6  %mrv_6_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5_i, i16 %p_0_616_i, 6

]]></Node>
<StgValue><ssdm name="mrv_6_i"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:7  %mrv_7_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6_i, i16 %p_0_718_i, 7

]]></Node>
<StgValue><ssdm name="mrv_7_i"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:8  %mrv_8_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7_i, i16 %p_0_820_i, 8

]]></Node>
<StgValue><ssdm name="mrv_8_i"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:9  %mrv_9_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8_i, i16 %p_0_922_i, 9

]]></Node>
<StgValue><ssdm name="mrv_9_i"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:10  %mrv_10_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9_i, i16 %p_0_1024_i, 10

]]></Node>
<StgValue><ssdm name="mrv_10_i"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:11  %mrv_11_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10_i, i16 %p_0_1126_i, 11

]]></Node>
<StgValue><ssdm name="mrv_11_i"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:12  %mrv_12_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11_i, i16 %p_0_1228_i, 12

]]></Node>
<StgValue><ssdm name="mrv_12_i"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:13  %mrv_13_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12_i, i16 %p_0_1330_i, 13

]]></Node>
<StgValue><ssdm name="mrv_13_i"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:14  %mrv_14_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13_i, i16 %p_0_1432_i, 14

]]></Node>
<StgValue><ssdm name="mrv_14_i"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:15  %mrv_15_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14_i, i16 %p_0_1534_i, 15

]]></Node>
<StgValue><ssdm name="mrv_15_i"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit:16  call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15_i)

]]></Node>
<StgValue><ssdm name="return_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
