<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Tasks\PocketLab-RTL\impl\gwsynthesis\PocketLab-RTL.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Tasks\PocketLab-RTL\src\main.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Tasks\PocketLab-RTL\src\main.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.08</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 24 17:23:26 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2965</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2328</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>633</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>10</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>spi_clk</td>
<td>Base</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td></td>
<td></td>
<td>spi_clk </td>
</tr>
<tr>
<td>osc_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>osc_27m_ibuf/I </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n541_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n592_11</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n592_s6/F </td>
</tr>
<tr>
<td>n464_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F </td>
</tr>
<tr>
<td>n575_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/n575_s5/F </td>
</tr>
<tr>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s4/F </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>spi_clk</td>
<td>36.000(MHz)</td>
<td>177.627(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>n575_9</td>
<td>100.000(MHz)</td>
<td>1197.647(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
<td>100.000(MHz)</td>
<td>502.092(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>117.575(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.071(MHz)</td>
<td>225.606(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc_27m!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n454_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n478_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n502_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n517_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n541_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n592_11!</h4>
<h4>No timing paths to get frequency of n464_9!</h4>
<h4>No timing paths to get frequency of spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n592_11</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n592_11</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n464_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n464_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n575_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n575_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.386</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_0_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n592_11:[F]</td>
<td>10.000</td>
<td>0.409</td>
<td>4.135</td>
</tr>
<tr>
<td>2</td>
<td>4.004</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n478_s0/I1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/D</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val:[R]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val:[F]</td>
<td>5.000</td>
<td>-0.941</td>
<td>1.902</td>
</tr>
<tr>
<td>3</td>
<td>8.097</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_2_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_2_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>0.122</td>
<td>1.712</td>
</tr>
<tr>
<td>4</td>
<td>8.225</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_0_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_0_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>0.137</td>
<td>1.568</td>
</tr>
<tr>
<td>5</td>
<td>8.301</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_6_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_6_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>0.137</td>
<td>1.491</td>
</tr>
<tr>
<td>6</td>
<td>8.425</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_5_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_5_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>0.137</td>
<td>1.367</td>
</tr>
<tr>
<td>7</td>
<td>8.437</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_1_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>0.137</td>
<td>1.355</td>
</tr>
<tr>
<td>8</td>
<td>8.585</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_5_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_5_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.137</td>
<td>1.482</td>
</tr>
<tr>
<td>9</td>
<td>8.601</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_3_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_3_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>0.129</td>
<td>1.200</td>
</tr>
<tr>
<td>10</td>
<td>8.617</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_4_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_4_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>0.129</td>
<td>1.183</td>
</tr>
<tr>
<td>11</td>
<td>8.645</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_7_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_7_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.137</td>
<td>1.423</td>
</tr>
<tr>
<td>12</td>
<td>8.773</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_6_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_6_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.137</td>
<td>1.294</td>
</tr>
<tr>
<td>13</td>
<td>8.831</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_7_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_7_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>0.122</td>
<td>0.978</td>
</tr>
<tr>
<td>14</td>
<td>8.883</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_2_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_2_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.137</td>
<td>1.185</td>
</tr>
<tr>
<td>15</td>
<td>8.884</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_1_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.137</td>
<td>1.183</td>
</tr>
<tr>
<td>16</td>
<td>8.885</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_0_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_0_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.137</td>
<td>1.183</td>
</tr>
<tr>
<td>17</td>
<td>8.885</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_4_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.137</td>
<td>1.183</td>
</tr>
<tr>
<td>18</td>
<td>9.035</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_3_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_3_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.137</td>
<td>1.033</td>
</tr>
<tr>
<td>19</td>
<td>4.583</td>
<td>ccu_inst/ccu_pack_inst/n461_s0/I1</td>
<td>ccu_inst/ccu_pack_inst/pack_busy_s0/D</td>
<td>n575_9:[R]</td>
<td>n575_9:[F]</td>
<td>5.000</td>
<td>-1.329</td>
<td>1.711</td>
</tr>
<tr>
<td>20</td>
<td>9.525</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_8_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.812</td>
<td>1.217</td>
</tr>
<tr>
<td>21</td>
<td>9.537</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_9_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.812</td>
<td>1.205</td>
</tr>
<tr>
<td>22</td>
<td>9.699</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_10_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-1.039</td>
<td>1.270</td>
</tr>
<tr>
<td>23</td>
<td>9.723</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_14_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-1.049</td>
<td>1.256</td>
</tr>
<tr>
<td>24</td>
<td>9.724</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-1.050</td>
<td>1.256</td>
</tr>
<tr>
<td>25</td>
<td>9.755</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_12_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
<td>n464_9:[F]</td>
<td>10.000</td>
<td>-0.782</td>
<td>0.957</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.384</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_4_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_4_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.893</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.326</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_3_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_3_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.893</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.187</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_9_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_9_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.754</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.186</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_2_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_2_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.893</td>
<td>0.752</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.176</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_15_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_15_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.743</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.129</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_5_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_5_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.750</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.102</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_11_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_11_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.743</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.094</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_6_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_6_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.742</td>
<td>0.694</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.047</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_8_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_8_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.754</td>
<td>0.752</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.036</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_0_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_0_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.742</td>
<td>0.752</td>
</tr>
<tr>
<td>11</td>
<td>0.010</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_7_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_7_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.750</td>
<td>0.806</td>
</tr>
<tr>
<td>12</td>
<td>0.017</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_12_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_12_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.743</td>
<td>0.806</td>
</tr>
<tr>
<td>13</td>
<td>0.017</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_13_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_13_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.743</td>
<td>0.806</td>
</tr>
<tr>
<td>14</td>
<td>0.026</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_10_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_10_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.743</td>
<td>0.815</td>
</tr>
<tr>
<td>15</td>
<td>0.037</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_11_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_11_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.746</td>
<td>0.829</td>
</tr>
<tr>
<td>16</td>
<td>0.040</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_10_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.733</td>
<td>0.819</td>
</tr>
<tr>
<td>17</td>
<td>0.072</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_12_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.556</td>
<td>0.673</td>
</tr>
<tr>
<td>18</td>
<td>0.087</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_14_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.743</td>
<td>0.876</td>
</tr>
<tr>
<td>19</td>
<td>0.087</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.742</td>
<td>0.876</td>
</tr>
<tr>
<td>20</td>
<td>0.166</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_9_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.597</td>
<td>0.809</td>
</tr>
<tr>
<td>21</td>
<td>0.185</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_8_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
<td>n464_9:[F]</td>
<td>0.000</td>
<td>-0.597</td>
<td>0.828</td>
</tr>
<tr>
<td>22</td>
<td>0.321</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_0_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>23</td>
<td>0.333</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_12_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s/ADA[13]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>24</td>
<td>0.333</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_10_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s/ADA[11]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>25</td>
<td>0.333</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_6_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s/ADA[7]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.094</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>2</td>
<td>8.492</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.426</td>
</tr>
<tr>
<td>3</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>4</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>5</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>6</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>7</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>8</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>9</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>10</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>11</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>12</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>13</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>14</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>15</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>16</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>17</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>18</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>19</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>20</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>21</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>22</td>
<td>8.497</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.422</td>
</tr>
<tr>
<td>23</td>
<td>8.735</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.184</td>
</tr>
<tr>
<td>24</td>
<td>9.257</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>0.661</td>
</tr>
<tr>
<td>25</td>
<td>9.257</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>0.661</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.059</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.070</td>
</tr>
<tr>
<td>2</td>
<td>1.181</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.192</td>
</tr>
<tr>
<td>3</td>
<td>10.304</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>10.436</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.465</td>
</tr>
<tr>
<td>5</td>
<td>10.436</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.465</td>
</tr>
<tr>
<td>6</td>
<td>10.436</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.465</td>
</tr>
<tr>
<td>7</td>
<td>10.436</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.465</td>
</tr>
<tr>
<td>8</td>
<td>10.436</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.465</td>
</tr>
<tr>
<td>9</td>
<td>10.437</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>10</td>
<td>10.437</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>11</td>
<td>10.441</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.470</td>
</tr>
<tr>
<td>12</td>
<td>10.441</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.470</td>
</tr>
<tr>
<td>13</td>
<td>10.441</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.470</td>
</tr>
<tr>
<td>14</td>
<td>10.918</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>15</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>16</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>17</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>18</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>19</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>20</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>21</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>22</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>23</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>24</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>25</td>
<td>10.919</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.948</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_11_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/state_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_pack_inst/data_recv_ct_12_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_16</td>
</tr>
<tr>
<td>9</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_15</td>
</tr>
<tr>
<td>10</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_pack_inst/state_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n592_11:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R33C30[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_0_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C29[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_0_s0/Q</td>
</tr>
<tr>
<td>8.314</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s26/CIN</td>
</tr>
<tr>
<td>8.349</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s26/COUT</td>
</tr>
<tr>
<td>8.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C27[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s27/CIN</td>
</tr>
<tr>
<td>8.384</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s27/COUT</td>
</tr>
<tr>
<td>8.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C27[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s28/CIN</td>
</tr>
<tr>
<td>8.419</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s28/COUT</td>
</tr>
<tr>
<td>8.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C27[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s29/CIN</td>
</tr>
<tr>
<td>8.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s29/COUT</td>
</tr>
<tr>
<td>8.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s30/CIN</td>
</tr>
<tr>
<td>8.490</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s30/COUT</td>
</tr>
<tr>
<td>8.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s31/CIN</td>
</tr>
<tr>
<td>8.525</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s31/COUT</td>
</tr>
<tr>
<td>8.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C28[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s32/CIN</td>
</tr>
<tr>
<td>8.560</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s32/COUT</td>
</tr>
<tr>
<td>8.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C28[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s33/CIN</td>
</tr>
<tr>
<td>8.595</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s33/COUT</td>
</tr>
<tr>
<td>8.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C28[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s34/CIN</td>
</tr>
<tr>
<td>8.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s34/COUT</td>
</tr>
<tr>
<td>8.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C28[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s35/CIN</td>
</tr>
<tr>
<td>8.666</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s35/COUT</td>
</tr>
<tr>
<td>8.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C28[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s36/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s36/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C28[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s37/CIN</td>
</tr>
<tr>
<td>8.736</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s37/COUT</td>
</tr>
<tr>
<td>8.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/n83_s38/CIN</td>
</tr>
<tr>
<td>8.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C29[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n83_s38/COUT</td>
</tr>
<tr>
<td>9.421</td>
<td>0.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/state_next_3_s7/I1</td>
</tr>
<tr>
<td>9.991</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/state_next_3_s7/F</td>
</tr>
<tr>
<td>10.165</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n591_s7/I3</td>
</tr>
<tr>
<td>10.735</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n591_s7/F</td>
</tr>
<tr>
<td>10.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n592_11</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R31C30[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n592_s6/F</td>
</tr>
<tr>
<td>16.191</td>
<td>1.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0/G</td>
</tr>
<tr>
<td>16.156</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0</td>
</tr>
<tr>
<td>16.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.409</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.598, 38.634%; route: 2.306, 55.755%; tC2Q: 0.232, 5.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.191, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n478_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R27C35[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n478_s0/I1</td>
</tr>
<tr>
<td>1.356</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C35[3][A]</td>
<td style=" background: #97FFFF;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n478_s0/F</td>
</tr>
<tr>
<td>1.902</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R27C35[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>5.906</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 19.507%; route: 0.546, 28.699%; tC2Q: 0.985, 51.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R33C30[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_2_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R33C32[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_2_s0/Q</td>
</tr>
<tr>
<td>7.741</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/n541_s6/I0</td>
</tr>
<tr>
<td>8.311</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n541_s6/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_2_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_2_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 33.298%; route: 0.910, 53.150%; tC2Q: 0.232, 13.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R33C30[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_0_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C29[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_0_s0/Q</td>
</tr>
<tr>
<td>7.598</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>ccu_inst/ccu_pack_inst/n547_s6/I0</td>
</tr>
<tr>
<td>8.168</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n547_s6/F</td>
</tr>
<tr>
<td>8.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.462</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_0_s0/G</td>
</tr>
<tr>
<td>16.427</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_0_s0</td>
</tr>
<tr>
<td>16.392</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 36.348%; route: 0.766, 48.858%; tC2Q: 0.232, 14.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.462, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R33C30[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_6_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R32C32[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_6_s0/Q</td>
</tr>
<tr>
<td>7.521</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n529_s6/I0</td>
</tr>
<tr>
<td>8.091</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n529_s6/F</td>
</tr>
<tr>
<td>8.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.462</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_6_s0/G</td>
</tr>
<tr>
<td>16.427</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_6_s0</td>
</tr>
<tr>
<td>16.392</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 38.217%; route: 0.689, 46.229%; tC2Q: 0.232, 15.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.462, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R33C30[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_5_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C30[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_5_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n532_s6/I0</td>
</tr>
<tr>
<td>7.967</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n532_s6/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.462</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_5_s0/G</td>
</tr>
<tr>
<td>16.427</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_5_s0</td>
</tr>
<tr>
<td>16.392</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 33.789%; route: 0.673, 49.243%; tC2Q: 0.232, 16.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.462, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R33C30[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_1_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_1_s0/Q</td>
</tr>
<tr>
<td>7.493</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n544_s6/I0</td>
</tr>
<tr>
<td>7.955</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n544_s6/F</td>
</tr>
<tr>
<td>7.955</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.462</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_1_s0/G</td>
</tr>
<tr>
<td>16.427</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_1_s0</td>
</tr>
<tr>
<td>16.392</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 34.087%; route: 0.661, 48.795%; tC2Q: 0.232, 17.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.462, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n541_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_5_s0/G</td>
</tr>
<tr>
<td>6.573</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_5_s0/Q</td>
</tr>
<tr>
<td>7.253</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>ccu_inst/ccu_pack_inst/n556_s6/I0</td>
</tr>
<tr>
<td>7.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n556_s6/F</td>
</tr>
<tr>
<td>7.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_type_b_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_5_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_5_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 38.453%; route: 0.680, 45.896%; tC2Q: 0.232, 15.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R33C30[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_3_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C27[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_3_s0/Q</td>
</tr>
<tr>
<td>7.250</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>ccu_inst/ccu_pack_inst/n538_s6/I0</td>
</tr>
<tr>
<td>7.799</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n538_s6/F</td>
</tr>
<tr>
<td>7.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.470</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_3_s0/G</td>
</tr>
<tr>
<td>16.435</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_3_s0</td>
</tr>
<tr>
<td>16.400</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 45.765%; route: 0.419, 34.896%; tC2Q: 0.232, 19.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R33C30[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_4_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_4_s0/Q</td>
</tr>
<tr>
<td>7.234</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n535_s6/I0</td>
</tr>
<tr>
<td>7.783</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n535_s6/F</td>
</tr>
<tr>
<td>7.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.470</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_4_s0/G</td>
</tr>
<tr>
<td>16.435</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_4_s0</td>
</tr>
<tr>
<td>16.400</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 46.391%; route: 0.402, 34.004%; tC2Q: 0.232, 19.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n541_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_7_s0/G</td>
</tr>
<tr>
<td>6.573</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_7_s0/Q</td>
</tr>
<tr>
<td>7.214</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>ccu_inst/ccu_pack_inst/n550_s6/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n550_s6/F</td>
</tr>
<tr>
<td>7.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_type_b_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_7_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_7_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 38.584%; route: 0.642, 45.111%; tC2Q: 0.232, 16.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n541_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_6_s0/G</td>
</tr>
<tr>
<td>6.573</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_6_s0/Q</td>
</tr>
<tr>
<td>7.065</td>
<td>0.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n553_s6/I0</td>
</tr>
<tr>
<td>7.635</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n553_s6/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_type_b_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_6_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_6_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 44.049%; route: 0.492, 38.022%; tC2Q: 0.232, 17.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n517_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n517_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R33C30[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/n517_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_7_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_7_s0/Q</td>
</tr>
<tr>
<td>7.007</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>ccu_inst/ccu_pack_inst/n526_s6/I0</td>
</tr>
<tr>
<td>7.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n526_s6/F</td>
</tr>
<tr>
<td>7.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_7_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_7_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 58.289%; route: 0.176, 17.986%; tC2Q: 0.232, 23.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n541_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_2_s0/G</td>
</tr>
<tr>
<td>6.573</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R32C31[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_2_s0/Q</td>
</tr>
<tr>
<td>6.976</td>
<td>0.404</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n565_s6/I0</td>
</tr>
<tr>
<td>7.525</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n565_s6/F</td>
</tr>
<tr>
<td>7.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_type_b_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_2_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_2_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 46.341%; route: 0.404, 34.076%; tC2Q: 0.232, 19.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n541_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_1_s0/G</td>
</tr>
<tr>
<td>6.573</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R32C30[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_1_s0/Q</td>
</tr>
<tr>
<td>6.975</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>ccu_inst/ccu_pack_inst/n568_s6/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n568_s6/F</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_type_b_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_1_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_1_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 46.391%; route: 0.402, 34.004%; tC2Q: 0.232, 19.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n541_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_0_s0/G</td>
</tr>
<tr>
<td>6.573</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R32C31[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_0_s0/Q</td>
</tr>
<tr>
<td>6.974</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>ccu_inst/ccu_pack_inst/n571_s6/I0</td>
</tr>
<tr>
<td>7.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n571_s6/F</td>
</tr>
<tr>
<td>7.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_type_b_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_0_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_0_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 46.424%; route: 0.402, 33.958%; tC2Q: 0.232, 19.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n541_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.573</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R32C31[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
</tr>
<tr>
<td>6.974</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>ccu_inst/ccu_pack_inst/n559_s6/I0</td>
</tr>
<tr>
<td>7.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n559_s6/F</td>
</tr>
<tr>
<td>7.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_type_b_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_4_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_4_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 46.424%; route: 0.402, 33.958%; tC2Q: 0.232, 19.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n541_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n541_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n541_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_3_s0/G</td>
</tr>
<tr>
<td>6.573</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_3_s0/Q</td>
</tr>
<tr>
<td>6.824</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>ccu_inst/ccu_pack_inst/n562_s6/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n562_s6/F</td>
</tr>
<tr>
<td>7.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_type_b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_3_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_3_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_type_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 53.160%; route: 0.252, 24.376%; tC2Q: 0.232, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/n461_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_busy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n575_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n575_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n575_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n575_s5/F</td>
</tr>
<tr>
<td>1.340</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/n461_s0/I1</td>
</tr>
<tr>
<td>1.711</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n461_s0/F</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_busy_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n575_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R22C26[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n575_s5/F</td>
</tr>
<tr>
<td>6.329</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_busy_s0/G</td>
</tr>
<tr>
<td>6.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_busy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 21.683%; route: 0.000, 0.000%; tC2Q: 1.340, 78.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.329, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R33C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_8_s0/G</td>
</tr>
<tr>
<td>5.898</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_8_s0/Q</td>
</tr>
<tr>
<td>6.313</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n523_s6/I0</td>
</tr>
<tr>
<td>6.883</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n523_s6/F</td>
</tr>
<tr>
<td>6.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.666, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 46.824%; route: 0.415, 34.118%; tC2Q: 0.232, 19.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R33C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_9_s0/G</td>
</tr>
<tr>
<td>5.898</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_9_s0/Q</td>
</tr>
<tr>
<td>6.322</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>ccu_inst/ccu_pack_inst/n520_s6/I0</td>
</tr>
<tr>
<td>6.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n520_s6/F</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.666, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 45.546%; route: 0.424, 35.207%; tC2Q: 0.232, 19.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R33C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F</td>
</tr>
<tr>
<td>5.423</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_10_s0/G</td>
</tr>
<tr>
<td>5.655</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R33C29[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_10_s0/Q</td>
</tr>
<tr>
<td>6.322</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/n517_s6/I0</td>
</tr>
<tr>
<td>6.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n517_s6/F</td>
</tr>
<tr>
<td>6.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.462</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0/G</td>
</tr>
<tr>
<td>16.427</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0</td>
</tr>
<tr>
<td>16.392</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 29.210%; route: 0.667, 52.524%; tC2Q: 0.232, 18.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.462, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C30[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_14_s0/G</td>
</tr>
<tr>
<td>5.661</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_14_s0/Q</td>
</tr>
<tr>
<td>6.223</td>
<td>0.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>ccu_inst/ccu_pack_inst/n466_s6/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n466_s6/F</td>
</tr>
<tr>
<td>6.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 36.786%; route: 0.562, 44.741%; tC2Q: 0.232, 18.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C32[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F</td>
</tr>
<tr>
<td>5.428</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_1_s0/G</td>
</tr>
<tr>
<td>5.660</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_1_s0/Q</td>
</tr>
<tr>
<td>6.222</td>
<td>0.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n505_s6/I0</td>
</tr>
<tr>
<td>6.684</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n505_s6/F</td>
</tr>
<tr>
<td>6.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.478</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0/G</td>
</tr>
<tr>
<td>16.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0</td>
</tr>
<tr>
<td>16.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.428, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 36.786%; route: 0.562, 44.741%; tC2Q: 0.232, 18.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R33C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_12_s0/G</td>
</tr>
<tr>
<td>5.920</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_12_s0/Q</td>
</tr>
<tr>
<td>6.096</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/n511_s6/I0</td>
</tr>
<tr>
<td>6.645</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n511_s6/F</td>
</tr>
<tr>
<td>6.645</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>16.470</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0/G</td>
</tr>
<tr>
<td>16.435</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0</td>
</tr>
<tr>
<td>16.400</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 57.374%; route: 0.176, 18.381%; tC2Q: 0.232, 24.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C32[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_4_s0/G</td>
</tr>
<tr>
<td>5.332</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_4_s0/Q</td>
</tr>
<tr>
<td>5.454</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td>ccu_inst/ccu_pack_inst/n496_s6/I0</td>
</tr>
<tr>
<td>5.686</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n496_s6/F</td>
</tr>
<tr>
<td>5.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_4_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_4_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C32[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_3_s0/G</td>
</tr>
<tr>
<td>5.332</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_3_s0/Q</td>
</tr>
<tr>
<td>5.454</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n499_s6/I0</td>
</tr>
<tr>
<td>5.744</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n499_s6/F</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_3_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_3_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C30[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F</td>
</tr>
<tr>
<td>5.270</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_9_s0/G</td>
</tr>
<tr>
<td>5.471</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_9_s0/Q</td>
</tr>
<tr>
<td>5.593</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n481_s6/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n481_s6/F</td>
</tr>
<tr>
<td>5.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_9_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_9_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C32[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_2_s0/G</td>
</tr>
<tr>
<td>5.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_2_s0/Q</td>
</tr>
<tr>
<td>5.593</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>ccu_inst/ccu_pack_inst/n502_s6/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n502_s6/F</td>
</tr>
<tr>
<td>5.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_2_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_2_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.544%; route: 0.260, 34.608%; tC2Q: 0.202, 26.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C30[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_15_s0/G</td>
</tr>
<tr>
<td>5.482</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_15_s0/Q</td>
</tr>
<tr>
<td>5.603</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>ccu_inst/ccu_pack_inst/n463_s6/I0</td>
</tr>
<tr>
<td>5.893</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n463_s6/F</td>
</tr>
<tr>
<td>5.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_15_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_15_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C32[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_5_s0/G</td>
</tr>
<tr>
<td>5.474</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_5_s0/Q</td>
</tr>
<tr>
<td>5.596</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n493_s6/I0</td>
</tr>
<tr>
<td>5.940</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n493_s6/F</td>
</tr>
<tr>
<td>5.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_5_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_5_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.750</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C30[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_11_s0/G</td>
</tr>
<tr>
<td>5.482</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_11_s0/Q</td>
</tr>
<tr>
<td>5.603</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n475_s6/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n475_s6/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_11_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_11_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C32[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_6_s0/G</td>
</tr>
<tr>
<td>5.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_6_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>ccu_inst/ccu_pack_inst/n490_s6/I0</td>
</tr>
<tr>
<td>5.975</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n490_s6/F</td>
</tr>
<tr>
<td>5.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_6_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_6_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.742</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.411%; route: 0.260, 37.499%; tC2Q: 0.202, 29.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C30[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F</td>
</tr>
<tr>
<td>5.270</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_8_s0/G</td>
</tr>
<tr>
<td>5.472</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_8_s0/Q</td>
</tr>
<tr>
<td>5.732</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>ccu_inst/ccu_pack_inst/n484_s6/I0</td>
</tr>
<tr>
<td>6.022</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n484_s6/F</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_8_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_8_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.544%; route: 0.260, 34.608%; tC2Q: 0.202, 26.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C32[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_0_s0/G</td>
</tr>
<tr>
<td>5.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>ccu_inst/ccu_pack_inst/n508_s6/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n508_s6/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_0_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_0_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.742</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.544%; route: 0.260, 34.608%; tC2Q: 0.202, 26.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C32[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_7_s0/G</td>
</tr>
<tr>
<td>5.475</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_7_s0/Q</td>
</tr>
<tr>
<td>5.736</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>ccu_inst/ccu_pack_inst/n487_s6/I0</td>
</tr>
<tr>
<td>6.080</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n487_s6/F</td>
</tr>
<tr>
<td>6.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_7_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_7_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.750</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 42.659%; route: 0.260, 32.291%; tC2Q: 0.202, 25.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C30[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_12_s0/G</td>
</tr>
<tr>
<td>5.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_12_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>ccu_inst/ccu_pack_inst/n472_s6/I0</td>
</tr>
<tr>
<td>6.087</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n472_s6/F</td>
</tr>
<tr>
<td>6.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_12_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_12_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 42.659%; route: 0.260, 32.291%; tC2Q: 0.202, 25.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C30[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_13_s0/G</td>
</tr>
<tr>
<td>5.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_13_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n469_s6/I0</td>
</tr>
<tr>
<td>6.087</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n469_s6/F</td>
</tr>
<tr>
<td>6.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_13_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_13_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 42.659%; route: 0.260, 32.291%; tC2Q: 0.202, 25.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C30[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_10_s0/G</td>
</tr>
<tr>
<td>5.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_10_s0/Q</td>
</tr>
<tr>
<td>5.732</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>ccu_inst/ccu_pack_inst/n478_s6/I0</td>
</tr>
<tr>
<td>6.096</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n478_s6/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_10_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_10_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.652%; route: 0.249, 30.568%; tC2Q: 0.202, 24.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R33C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F</td>
</tr>
<tr>
<td>5.278</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_11_s0/G</td>
</tr>
<tr>
<td>5.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R33C29[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_11_s0/Q</td>
</tr>
<tr>
<td>5.742</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n514_s6/I0</td>
</tr>
<tr>
<td>6.106</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n514_s6/F</td>
</tr>
<tr>
<td>6.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_11_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_11_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 43.917%; route: 0.263, 31.711%; tC2Q: 0.202, 24.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.056</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R33C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F</td>
</tr>
<tr>
<td>5.278</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_10_s0/G</td>
</tr>
<tr>
<td>5.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R33C29[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_10_s0/Q</td>
</tr>
<tr>
<td>5.864</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/n517_s6/I0</td>
</tr>
<tr>
<td>6.096</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n517_s6/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.010</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0/G</td>
</tr>
<tr>
<td>6.045</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0</td>
</tr>
<tr>
<td>6.056</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 28.335%; route: 0.385, 46.994%; tC2Q: 0.202, 24.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R33C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_12_s0/G</td>
</tr>
<tr>
<td>5.662</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_12_s0/Q</td>
</tr>
<tr>
<td>5.791</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/n511_s6/I0</td>
</tr>
<tr>
<td>6.135</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n511_s6/F</td>
</tr>
<tr>
<td>6.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.017</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0/G</td>
</tr>
<tr>
<td>6.052</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0</td>
</tr>
<tr>
<td>6.063</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.080%; route: 0.128, 19.074%; tC2Q: 0.201, 29.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n454_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n454_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C30[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n454_s5/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_14_s0/G</td>
</tr>
<tr>
<td>5.482</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_14_s0/Q</td>
</tr>
<tr>
<td>5.866</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>ccu_inst/ccu_pack_inst/n466_s6/I0</td>
</tr>
<tr>
<td>6.156</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n466_s6/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 33.122%; route: 0.385, 43.921%; tC2Q: 0.201, 22.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n478_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n478_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R31C32[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n478_s5/F</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_id_1_s0/G</td>
</tr>
<tr>
<td>5.482</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_id_1_s0/Q</td>
</tr>
<tr>
<td>5.867</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n505_s6/I0</td>
</tr>
<tr>
<td>6.157</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n505_s6/F</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_id_b_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_id_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.742</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 33.122%; route: 0.385, 43.921%; tC2Q: 0.201, 22.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R33C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F</td>
</tr>
<tr>
<td>5.427</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_9_s0/G</td>
</tr>
<tr>
<td>5.629</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_9_s0/Q</td>
</tr>
<tr>
<td>5.891</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>ccu_inst/ccu_pack_inst/n520_s6/I0</td>
</tr>
<tr>
<td>6.235</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n520_s6/F</td>
</tr>
<tr>
<td>6.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 42.533%; route: 0.263, 32.491%; tC2Q: 0.202, 24.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n502_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n464_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n502_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R33C32[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n502_s5/F</td>
</tr>
<tr>
<td>5.427</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_8_s0/G</td>
</tr>
<tr>
<td>5.629</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_8_s0/Q</td>
</tr>
<tr>
<td>5.890</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>ccu_inst/ccu_pack_inst/n523_s6/I0</td>
</tr>
<tr>
<td>6.254</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/n523_s6/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/pack_length_b_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n464_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>R30C27[1][B]</td>
<td>ccu_inst/ccu_pack_inst/n464_s5/F</td>
</tr>
<tr>
<td>6.024</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0/G</td>
</tr>
<tr>
<td>6.059</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0</td>
</tr>
<tr>
<td>6.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>ccu_inst/ccu_pack_inst/pack_length_b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 43.982%; route: 0.262, 31.610%; tC2Q: 0.202, 24.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>dac_inst/buffer_rd_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>dac_inst/buffer_rd_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.090%; tC2Q: 0.202, 60.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_12_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C24[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_12_s0/Q</td>
</tr>
<tr>
<td>1.614</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.200%; tC2Q: 0.202, 44.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_10_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C23[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_10_s0/Q</td>
</tr>
<tr>
<td>1.614</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.200%; tC2Q: 0.202, 44.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_6_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C23[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_6_s0/Q</td>
</tr>
<tr>
<td>1.614</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.200%; tC2Q: 0.202, 44.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.727</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.866</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n453_s0/I0</td>
</tr>
<tr>
<td>12.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n453_s0/F</td>
</tr>
<tr>
<td>12.638</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 26.012%; route: 0.823, 57.721%; tC2Q: 0.232, 16.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C35[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C35[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.634</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 83.680%; tC2Q: 0.232, 16.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.866</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n453_s0/I0</td>
</tr>
<tr>
<td>12.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n453_s0/F</td>
</tr>
<tr>
<td>12.395</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 31.347%; route: 0.581, 49.050%; tC2Q: 0.232, 19.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.873</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.429, 64.914%; tC2Q: 0.232, 35.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.873</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.429, 64.914%; tC2Q: 0.232, 35.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/Q</td>
</tr>
<tr>
<td>1.502</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s1/I0</td>
</tr>
<tr>
<td>1.792</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>1.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n453_s0/I3</td>
</tr>
<tr>
<td>2.105</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n453_s0/F</td>
</tr>
<tr>
<td>2.234</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 56.056%; route: 0.269, 25.165%; tC2Q: 0.201, 18.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/Q</td>
</tr>
<tr>
<td>1.502</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s1/I0</td>
</tr>
<tr>
<td>1.792</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>1.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n453_s0/I3</td>
</tr>
<tr>
<td>2.105</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n453_s0/F</td>
</tr>
<tr>
<td>2.356</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 50.320%; route: 0.391, 32.822%; tC2Q: 0.201, 16.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.478</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.610</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.540%; tC2Q: 0.202, 43.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.610</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.540%; tC2Q: 0.202, 43.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.610</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.540%; tC2Q: 0.202, 43.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.610</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.540%; tC2Q: 0.202, 43.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.610</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.540%; tC2Q: 0.202, 43.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.611</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.611</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.615</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.000%; tC2Q: 0.202, 43.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.615</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.000%; tC2Q: 0.202, 43.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.615</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.000%; tC2Q: 0.202, 43.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.175</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C35[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C35[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq2_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>21</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>226</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_11_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/state_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_pack_inst/data_recv_ct_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_pack_inst/data_recv_ct_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_pack_inst/data_recv_ct_12_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_16</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_16/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_16/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_15</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_15/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_15/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_pack_inst/state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_pack_inst/state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_pack_inst/state_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>226</td>
<td>sys_clk</td>
<td>8.094</td>
<td>0.631</td>
</tr>
<tr>
<td>68</td>
<td>buffer_rd_dv</td>
<td>16.280</td>
<td>0.956</td>
</tr>
<tr>
<td>55</td>
<td>state_12[1]</td>
<td>12.175</td>
<td>1.441</td>
</tr>
<tr>
<td>55</td>
<td>state_12[2]</td>
<td>11.731</td>
<td>0.970</td>
</tr>
<tr>
<td>53</td>
<td>state_12[3]</td>
<td>12.047</td>
<td>0.913</td>
</tr>
<tr>
<td>45</td>
<td>spi_clk_d</td>
<td>11.209</td>
<td>2.128</td>
</tr>
<tr>
<td>43</td>
<td>state_14[1]</td>
<td>12.551</td>
<td>0.974</td>
</tr>
<tr>
<td>38</td>
<td>state[3]</td>
<td>11.438</td>
<td>0.712</td>
</tr>
<tr>
<td>37</td>
<td>state[1]</td>
<td>11.537</td>
<td>0.996</td>
</tr>
<tr>
<td>37</td>
<td>state[2]</td>
<td>11.711</td>
<td>0.898</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R30C31</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C29</td>
<td>84.72%</td>
</tr>
<tr>
<td>R25C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R30C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R33C30</td>
<td>83.33%</td>
</tr>
<tr>
<td>R31C23</td>
<td>81.94%</td>
</tr>
<tr>
<td>R25C22</td>
<td>80.56%</td>
</tr>
<tr>
<td>R26C30</td>
<td>80.56%</td>
</tr>
<tr>
<td>R33C31</td>
<td>80.56%</td>
</tr>
<tr>
<td>R31C26</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name spi_clk -period 27.778 -waveform {0 13.889} [get_ports {spi_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
