

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1'
================================================================
* Date:           Thu Feb 19 04:13:11 2026

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        convSNN_fc1
* Solution:       xcvu9p-flga2577-2-e (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.353 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sf = alloca i32 1"   --->   Operation 5 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nf = alloca i32 1"   --->   Operation 7 'alloca' 'nf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %in_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 10 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %nf"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %sf"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln147 = icmp_eq  i32 %i_1, i32 %mul_read" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 16 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%i_2 = add i32 %i_1, i32 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 17 'add' 'i_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %.split, void %._crit_edge.loopexit.exitStub" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 18 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%nf_load_1 = load i32 %nf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:150]   --->   Operation 19 'load' 'nf_load_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:139]   --->   Operation 20 'specpipeline' 'specpipeline_ln139' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:139]   --->   Operation 21 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln150 = icmp_eq  i32 %nf_load_1, i32 0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:150]   --->   Operation 22 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %arrayidx.exit, void" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:150]   --->   Operation 23 'br' 'br_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sf_load = load i32 %sf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 24 'load' 'sf_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.88ns)   --->   "%sf_1 = add i32 %sf_load, i32 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 25 'add' 'sf_1' <Predicate = (!icmp_ln147)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln197 = icmp_eq  i32 %sf_1, i32 20" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 26 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln147)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %arrayidx.exit._ZNK19FixedPointWeightsSpILj16E6ap_intILi32EELj8ELj160EE9TileIndexixEj.exit.713._crit_edge_crit_edge, void %_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 27 'br' 'br_ln197' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln197 = store i32 %sf_1, i32 %sf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 28 'store' 'store_ln197' <Predicate = (!icmp_ln147 & !icmp_ln197)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln197 = br void %_ZNK19FixedPointWeightsSpILj16E6ap_intILi32EELj8ELj160EE9TileIndexixEj.exit.713._crit_edge" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 29 'br' 'br_ln197' <Predicate = (!icmp_ln147 & !icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%nf_load = load i32 %nf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 30 'load' 'nf_load' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.88ns)   --->   "%nf_1 = add i32 %nf_load, i32 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 31 'add' 'nf_1' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln212 = icmp_eq  i32 %nf_1, i32 8" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 32 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.22ns)   --->   "%nf_2 = select i1 %icmp_ln212, i32 0, i32 %nf_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 33 'select' 'nf_2' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln216 = store i32 %nf_2, i32 %nf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 34 'store' 'store_ln216' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln216 = store i32 0, i32 %sf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 35 'store' 'store_ln216' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_2, i32 %i" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 36 'store' 'store_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.39>
ST_3 : Operation 38 [1/1] (1.34ns)   --->   "%p_0 = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %in_r" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'read' 'p_0' <Predicate = (icmp_ln150)> <Delay = 1.34> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = -1> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx.exit" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:154]   --->   Operation 39 'br' 'br_ln154' <Predicate = (icmp_ln150)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.39ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %out_r, i64 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 40 'write' 'write_ln173' <Predicate = (icmp_ln197)> <Delay = 1.39> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = -1> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln216 = br void %_ZNK19FixedPointWeightsSpILj16E6ap_intILi32EELj8ELj160EE9TileIndexixEj.exit.713._crit_edge" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 41 'br' 'br_ln216' <Predicate = (icmp_ln197)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sf                 (alloca       ) [ 0110]
i                  (alloca       ) [ 0110]
nf                 (alloca       ) [ 0110]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
mul_read           (read         ) [ 0110]
store_ln0          (store        ) [ 0000]
store_ln0          (store        ) [ 0000]
store_ln0          (store        ) [ 0000]
br_ln0             (br           ) [ 0000]
i_1                (load         ) [ 0000]
icmp_ln147         (icmp         ) [ 0110]
i_2                (add          ) [ 0000]
br_ln147           (br           ) [ 0000]
nf_load_1          (load         ) [ 0000]
specpipeline_ln139 (specpipeline ) [ 0000]
specloopname_ln139 (specloopname ) [ 0000]
icmp_ln150         (icmp         ) [ 0101]
br_ln150           (br           ) [ 0000]
sf_load            (load         ) [ 0000]
sf_1               (add          ) [ 0000]
icmp_ln197         (icmp         ) [ 0111]
br_ln197           (br           ) [ 0000]
store_ln197        (store        ) [ 0000]
br_ln197           (br           ) [ 0000]
nf_load            (load         ) [ 0000]
nf_1               (add          ) [ 0000]
icmp_ln212         (icmp         ) [ 0000]
nf_2               (select       ) [ 0000]
store_ln216        (store        ) [ 0000]
store_ln216        (store        ) [ 0000]
store_ln147        (store        ) [ 0000]
br_ln0             (br           ) [ 0000]
p_0                (read         ) [ 0000]
br_ln154           (br           ) [ 0000]
write_ln173        (write        ) [ 0000]
br_ln216           (br           ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i320P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="sf_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sf/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="nf_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nf/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mul_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_0_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="320" slack="0"/>
<pin id="54" dir="0" index="1" bw="320" slack="0"/>
<pin id="55" dir="1" index="2" bw="320" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln173_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln0_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_1_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln147_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="nf_load_1_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nf_load_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln150_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sf_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sf_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sf_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln197_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="6" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln197_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="nf_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nf_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="nf_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nf_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln212_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="nf_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nf_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln216_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln216_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln147_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="sf_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sf "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="177" class="1005" name="nf_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nf "/>
</bind>
</comp>

<comp id="185" class="1005" name="mul_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="icmp_ln150_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln150 "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln197_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="81" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="107" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="127" pin="2"/><net_sink comp="139" pin=2"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="89" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="34" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="173"><net_src comp="38" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="180"><net_src comp="42" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="188"><net_src comp="46" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="196"><net_src comp="98" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="113" pin="2"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 }
 - Input state : 
	Port: Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1 : mul | {1 }
	Port: Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1 : in_r | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln147 : 1
		i_2 : 1
		br_ln147 : 2
		icmp_ln150 : 1
		br_ln150 : 2
		sf_1 : 1
		icmp_ln197 : 2
		br_ln197 : 3
		store_ln197 : 2
		nf_1 : 1
		icmp_ln212 : 2
		nf_2 : 3
		store_ln216 : 4
		store_ln147 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        i_2_fu_89        |    0    |    39   |
|    add   |       sf_1_fu_107       |    0    |    39   |
|          |       nf_1_fu_127       |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln147_fu_84    |    0    |    20   |
|   icmp   |     icmp_ln150_fu_98    |    0    |    20   |
|          |    icmp_ln197_fu_113    |    0    |    20   |
|          |    icmp_ln212_fu_133    |    0    |    20   |
|----------|-------------------------|---------|---------|
|  select  |       nf_2_fu_139       |    0    |    32   |
|----------|-------------------------|---------|---------|
|   read   |   mul_read_read_fu_46   |    0    |    0    |
|          |      p_0_read_fu_52     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln173_write_fu_58 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   229   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_170    |   32   |
|icmp_ln150_reg_193|    1   |
|icmp_ln197_reg_197|    1   |
| mul_read_reg_185 |   32   |
|    nf_reg_177    |   32   |
|    sf_reg_162    |   32   |
+------------------+--------+
|       Total      |   130  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   229  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   130  |    -   |
+-----------+--------+--------+
|   Total   |   130  |   229  |
+-----------+--------+--------+
