#include <iostream>
#include <vector>
#include <string>
#include <map>
#include <array>
#include "olc2C02.hpp"
#include "Cartridge.hpp"

using namespace std;
#ifdef LOGMODE
#include <stdio.h>
#endif

class olc6502;
class Bus
{
public:
  Bus();
  ~Bus();

public:
  olc6502 *cpu;
  olc2C02 ppu;
  array<uint8_t, 2*1024> ram;
  //shared_ptr<Cartridge> cart;
  Cartridge *rom;
  uint8_t controller[2];

public:
  void cpuWrite(uint16_t addr, uint8_t data);
  uint8_t cpuRead(uint16_t addr);

public:
  //void insertCartridge(const shared_ptr<Cartridge>& cartridge);
  void connect_ROM(Cartridge*);
  void reset();
  void clock();

private:
  uint32_t nSystemClockCounter = 0;
  uint8_t controller_state[2];
  
private:

	uint8_t dma_page = 0x00;
	uint8_t dma_addr = 0x00;
	uint8_t dma_data = 0x00;

	bool dma_dummy = true;

	bool dma_transfer = false;

};



class olc6502
{
public:
  olc6502();
  ~olc6502();

  void ConnectBus(Bus*);
  //map<uint16_t, std::string> disassemble(uint16_t nStart, uint16_t nStop);
  enum FLAGS6502
{
  C = (1 << 0),	// Carry Bit
  Z = (1 << 1),	// Zero
  I = (1 << 2),	// Disable Interrupts
  D = (1 << 3),	// Decimal Mode (unused in this implementation)
  B = (1 << 4),	// Break
  U = (1 << 5),	// Unused
  V = (1 << 6),	// Overflow
  N = (1 << 7),	// Negative
};

  uint8_t  a      = 0x00;		// Accumulator Register
  uint8_t  x      = 0x00;		// X Register
  uint8_t  y      = 0x00;		// Y Register
  uint8_t  stkp   = 0x00;		// Stack Pointer (points to location on bus)
  uint16_t pc     = 0x0000;	// Program Counter
  uint8_t  status = 0x00;		// Status Register
  uint16_t temp        = 0x0000; // temporary variable

  //Addressing modes
  uint8_t IMP();	uint8_t IMM();
  uint8_t ZP0();	uint8_t ZPX();
  uint8_t ZPY();	uint8_t REL();
  uint8_t ABS();	uint8_t ABX();
  uint8_t ABY();	uint8_t IND();
  uint8_t IZX();	uint8_t IZY();


  //Opcodes
  uint8_t ADC();	uint8_t AND();	uint8_t ASL();	uint8_t BCC();
  uint8_t BCS();	uint8_t BEQ();	uint8_t BIT();	uint8_t BMI();
  uint8_t BNE();	uint8_t BPL();	uint8_t BRK();	uint8_t BVC();
  uint8_t BVS();	uint8_t CLC();	uint8_t CLD();	uint8_t CLI();
  uint8_t CLV();	uint8_t CMP();	uint8_t CPX();	uint8_t CPY();
  uint8_t DEC();	uint8_t DEX();	uint8_t DEY();	uint8_t EOR();
  uint8_t INC();	uint8_t INX();	uint8_t INY();	uint8_t JMP();
  uint8_t JSR();	uint8_t LDA();	uint8_t LDX();	uint8_t LDY();
  uint8_t LSR();	uint8_t NOP();	uint8_t ORA();	uint8_t PHA();
  uint8_t PHP();	uint8_t PLA();	uint8_t PLP();	uint8_t ROL();
  uint8_t ROR();	uint8_t RTI();	uint8_t RTS();	uint8_t SBC();
  uint8_t SEC();	uint8_t SED();	uint8_t SEI();	uint8_t STA();
  uint8_t STX();	uint8_t STY();	uint8_t TAX();	uint8_t TAY();
  uint8_t TSX();	uint8_t TXA();	uint8_t TXS();	uint8_t TYA();

  uint8_t XXX();

  void clock();
  bool complete();
  void reset();
  void irq();
  void nmi();

  uint8_t fetch();
  uint8_t fetched = 0x00;

  uint16_t addr_abs = 0x0000;
  uint16_t addr_rel = 0x00;
  uint8_t opcode = 0x00;
  uint8_t cycles = 0;

private:
  Bus *bus = nullptr;
  uint8_t cpuRead(uint16_t a);
  void cpuWrite(uint16_t a, uint8_t d);

  uint8_t ppuRead(uint16_t a);
  void ppuWrite(uint16_t a, uint8_t d);
  // Convenience functions to access status register
  uint8_t GetFlag(FLAGS6502 f);
  void    SetFlag(FLAGS6502 f, bool v);

  struct INSTRUCTION
{
  string name;
  uint8_t     (olc6502::*operate )(void) = nullptr;
  uint8_t     (olc6502::*addrmode)(void) = nullptr;
  uint8_t     cycles = 0;
};


  vector<INSTRUCTION> lookup;
  #ifdef LOGMODE
private:
	FILE* logfile = nullptr;
  #endif
};

Bus::Bus()
{
  for(auto &i :ram) i = 0x00;
  cpu = new olc6502();
  cpu->ConnectBus(this);
  controller[0] = 0;
	controller[1] = 0;
}

Bus::~Bus()
{
  delete cpu;
}

void Bus::cpuWrite(uint16_t addr, uint8_t data)
{
  
  int i=0;
  
  if (rom->cpuWrite(addr, data)){
     
  }
  else if(addr <= 0x1FFF){
   
    ram[addr & 0x07FF] = data;
  }
  else if(addr >= 0x2000 && addr<= 0x3FFF){
    ppu.cpuWrite(addr & 0x0007, data);
  }
  else if (addr == 0x4014)
	{
		// A write to this address initiates a DMA transfer
		dma_page = data;
		dma_addr = 0x00;
		dma_transfer = true;						
	}
	else if (addr >= 0x4016 && addr <= 0x4017)
	{
		// "Lock In" controller state at this time
		controller_state[addr & 0x0001] = controller[addr & 0x0001];
	}
	
}

uint8_t Bus::cpuRead(uint16_t addr)
{
  uint8_t data=0x00;
  if(rom->cpuRead(addr,data))
  {

  }
  else if(addr>= 0x0000 && addr <= 0x1FFF)
      data = ram[addr & 0x07FF];
    else if(addr>=0x2000 && addr <=0x3FFF){
      data=ppu.cpuRead(addr & 0x0007);
    }
    	else if (addr >= 0x4016 && addr <= 0x4017)
	{
		// Read out the MSB of the controller status word
		data = (controller_state[addr & 0x0001] & 0x80) > 0;
		controller_state[addr & 0x0001] <<= 1;
	}
    return data;
}

/*void Bus::insertCartridge(const std::shared_ptr<Cartridge>& cartridge)
{
  this->cart=cartridge;
  ppu.ConnectCartridge(cartridge);
}
*/
void Bus::connect_ROM(Cartridge* rom)
{
	this->rom = rom;
	ppu.ConnectCartridge(rom);
}
void Bus::reset(){
  cpu->reset();
  rom->reset();
  ppu.reset();
  nSystemClockCounter=0;
}

void Bus::clock(){
 ppu.clock();

	// The CPU runs 3 times slower than the PPU so we only call its
	// clock() function every 3 times this function is called. We
	// have a global counter to keep track of this.
	if (nSystemClockCounter % 3 == 0)
	{
		// Is the system performing a DMA transfer form CPU memory to 
		// OAM memory on PPU?...
		if (dma_transfer)
		{
			// ...Yes! We need to wait until the next even CPU clock cycle
			// before it starts...
			if (dma_dummy)
			{
				// ...So hang around in here each clock until 1 or 2 cycles
				// have elapsed...
				if (nSystemClockCounter % 2 == 1)
				{
					// ...and finally allow DMA to start
					dma_dummy = false;
				}
			}
			else
			{
				// DMA can take place!
				if (nSystemClockCounter % 2 == 0)
				{
					// On even clock cycles, read from CPU bus
					dma_data = cpuRead(dma_page << 8 | dma_addr);
				}
				else
				{
					// On odd clock cycles, write to PPU OAM
					ppu.pOAM[dma_addr] = dma_data;
					// Increment the lo byte of the address
					dma_addr++;
					// If this wraps around, we know that 256
					// bytes have been written, so end the DMA
					// transfer, and proceed as normal
					if (dma_addr == 0x00)
					{
						dma_transfer = false;
						dma_dummy = true;
					}
				}
			}
		}
		else
		{
			// No DMA happening, the CPU is in control of its
			// own destiny. Go forth my friend and calculate
			// awesomeness for many generations to come...
			cpu->clock();
		}		
	}

	// The PPU is capable of emitting an interrupt to indicate the
	// vertical blanking period has been entered. If it has, we need
	// to send that irq to the CPU.
	if (ppu.nmi)
	{
		ppu.nmi = false;
		cpu->nmi();
	}

	nSystemClockCounter++;
}


olc6502::olc6502()
{


  using a = olc6502;
	lookup =
	{
		{ "BRK", &a::BRK, &a::IMM, 7 },{ "ORA", &a::ORA, &a::IZX, 6 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "???", &a::NOP, &a::IMP, 3 },{ "ORA", &a::ORA, &a::ZP0, 3 },{ "ASL", &a::ASL, &a::ZP0, 5 },{ "???", &a::XXX, &a::IMP, 5 },{ "PHP", &a::PHP, &a::IMP, 3 },{ "ORA", &a::ORA, &a::IMM, 2 },{ "ASL", &a::ASL, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::NOP, &a::IMP, 4 },{ "ORA", &a::ORA, &a::ABS, 4 },{ "ASL", &a::ASL, &a::ABS, 6 },{ "???", &a::XXX, &a::IMP, 6 },
		{ "BPL", &a::BPL, &a::REL, 2 },{ "ORA", &a::ORA, &a::IZY, 5 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "???", &a::NOP, &a::IMP, 4 },{ "ORA", &a::ORA, &a::ZPX, 4 },{ "ASL", &a::ASL, &a::ZPX, 6 },{ "???", &a::XXX, &a::IMP, 6 },{ "CLC", &a::CLC, &a::IMP, 2 },{ "ORA", &a::ORA, &a::ABY, 4 },{ "???", &a::NOP, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 7 },{ "???", &a::NOP, &a::IMP, 4 },{ "ORA", &a::ORA, &a::ABX, 4 },{ "ASL", &a::ASL, &a::ABX, 7 },{ "???", &a::XXX, &a::IMP, 7 },
		{ "JSR", &a::JSR, &a::ABS, 6 },{ "AND", &a::AND, &a::IZX, 6 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "BIT", &a::BIT, &a::ZP0, 3 },{ "AND", &a::AND, &a::ZP0, 3 },{ "ROL", &a::ROL, &a::ZP0, 5 },{ "???", &a::XXX, &a::IMP, 5 },{ "PLP", &a::PLP, &a::IMP, 4 },{ "AND", &a::AND, &a::IMM, 2 },{ "ROL", &a::ROL, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 2 },{ "BIT", &a::BIT, &a::ABS, 4 },{ "AND", &a::AND, &a::ABS, 4 },{ "ROL", &a::ROL, &a::ABS, 6 },{ "???", &a::XXX, &a::IMP, 6 },
		{ "BMI", &a::BMI, &a::REL, 2 },{ "AND", &a::AND, &a::IZY, 5 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "???", &a::NOP, &a::IMP, 4 },{ "AND", &a::AND, &a::ZPX, 4 },{ "ROL", &a::ROL, &a::ZPX, 6 },{ "???", &a::XXX, &a::IMP, 6 },{ "SEC", &a::SEC, &a::IMP, 2 },{ "AND", &a::AND, &a::ABY, 4 },{ "???", &a::NOP, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 7 },{ "???", &a::NOP, &a::IMP, 4 },{ "AND", &a::AND, &a::ABX, 4 },{ "ROL", &a::ROL, &a::ABX, 7 },{ "???", &a::XXX, &a::IMP, 7 },
		{ "RTI", &a::RTI, &a::IMP, 6 },{ "EOR", &a::EOR, &a::IZX, 6 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "???", &a::NOP, &a::IMP, 3 },{ "EOR", &a::EOR, &a::ZP0, 3 },{ "LSR", &a::LSR, &a::ZP0, 5 },{ "???", &a::XXX, &a::IMP, 5 },{ "PHA", &a::PHA, &a::IMP, 3 },{ "EOR", &a::EOR, &a::IMM, 2 },{ "LSR", &a::LSR, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 2 },{ "JMP", &a::JMP, &a::ABS, 3 },{ "EOR", &a::EOR, &a::ABS, 4 },{ "LSR", &a::LSR, &a::ABS, 6 },{ "???", &a::XXX, &a::IMP, 6 },
		{ "BVC", &a::BVC, &a::REL, 2 },{ "EOR", &a::EOR, &a::IZY, 5 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "???", &a::NOP, &a::IMP, 4 },{ "EOR", &a::EOR, &a::ZPX, 4 },{ "LSR", &a::LSR, &a::ZPX, 6 },{ "???", &a::XXX, &a::IMP, 6 },{ "CLI", &a::CLI, &a::IMP, 2 },{ "EOR", &a::EOR, &a::ABY, 4 },{ "???", &a::NOP, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 7 },{ "???", &a::NOP, &a::IMP, 4 },{ "EOR", &a::EOR, &a::ABX, 4 },{ "LSR", &a::LSR, &a::ABX, 7 },{ "???", &a::XXX, &a::IMP, 7 },
		{ "RTS", &a::RTS, &a::IMP, 6 },{ "ADC", &a::ADC, &a::IZX, 6 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "???", &a::NOP, &a::IMP, 3 },{ "ADC", &a::ADC, &a::ZP0, 3 },{ "ROR", &a::ROR, &a::ZP0, 5 },{ "???", &a::XXX, &a::IMP, 5 },{ "PLA", &a::PLA, &a::IMP, 4 },{ "ADC", &a::ADC, &a::IMM, 2 },{ "ROR", &a::ROR, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 2 },{ "JMP", &a::JMP, &a::IND, 5 },{ "ADC", &a::ADC, &a::ABS, 4 },{ "ROR", &a::ROR, &a::ABS, 6 },{ "???", &a::XXX, &a::IMP, 6 },
		{ "BVS", &a::BVS, &a::REL, 2 },{ "ADC", &a::ADC, &a::IZY, 5 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "???", &a::NOP, &a::IMP, 4 },{ "ADC", &a::ADC, &a::ZPX, 4 },{ "ROR", &a::ROR, &a::ZPX, 6 },{ "???", &a::XXX, &a::IMP, 6 },{ "SEI", &a::SEI, &a::IMP, 2 },{ "ADC", &a::ADC, &a::ABY, 4 },{ "???", &a::NOP, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 7 },{ "???", &a::NOP, &a::IMP, 4 },{ "ADC", &a::ADC, &a::ABX, 4 },{ "ROR", &a::ROR, &a::ABX, 7 },{ "???", &a::XXX, &a::IMP, 7 },
		{ "???", &a::NOP, &a::IMP, 2 },{ "STA", &a::STA, &a::IZX, 6 },{ "???", &a::NOP, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 6 },{ "STY", &a::STY, &a::ZP0, 3 },{ "STA", &a::STA, &a::ZP0, 3 },{ "STX", &a::STX, &a::ZP0, 3 },{ "???", &a::XXX, &a::IMP, 3 },{ "DEY", &a::DEY, &a::IMP, 2 },{ "???", &a::NOP, &a::IMP, 2 },{ "TXA", &a::TXA, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 2 },{ "STY", &a::STY, &a::ABS, 4 },{ "STA", &a::STA, &a::ABS, 4 },{ "STX", &a::STX, &a::ABS, 4 },{ "???", &a::XXX, &a::IMP, 4 },
		{ "BCC", &a::BCC, &a::REL, 2 },{ "STA", &a::STA, &a::IZY, 6 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 6 },{ "STY", &a::STY, &a::ZPX, 4 },{ "STA", &a::STA, &a::ZPX, 4 },{ "STX", &a::STX, &a::ZPY, 4 },{ "???", &a::XXX, &a::IMP, 4 },{ "TYA", &a::TYA, &a::IMP, 2 },{ "STA", &a::STA, &a::ABY, 5 },{ "TXS", &a::TXS, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 5 },{ "???", &a::NOP, &a::IMP, 5 },{ "STA", &a::STA, &a::ABX, 5 },{ "???", &a::XXX, &a::IMP, 5 },{ "???", &a::XXX, &a::IMP, 5 },
		{ "LDY", &a::LDY, &a::IMM, 2 },{ "LDA", &a::LDA, &a::IZX, 6 },{ "LDX", &a::LDX, &a::IMM, 2 },{ "???", &a::XXX, &a::IMP, 6 },{ "LDY", &a::LDY, &a::ZP0, 3 },{ "LDA", &a::LDA, &a::ZP0, 3 },{ "LDX", &a::LDX, &a::ZP0, 3 },{ "???", &a::XXX, &a::IMP, 3 },{ "TAY", &a::TAY, &a::IMP, 2 },{ "LDA", &a::LDA, &a::IMM, 2 },{ "TAX", &a::TAX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 2 },{ "LDY", &a::LDY, &a::ABS, 4 },{ "LDA", &a::LDA, &a::ABS, 4 },{ "LDX", &a::LDX, &a::ABS, 4 },{ "???", &a::XXX, &a::IMP, 4 },
		{ "BCS", &a::BCS, &a::REL, 2 },{ "LDA", &a::LDA, &a::IZY, 5 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 5 },{ "LDY", &a::LDY, &a::ZPX, 4 },{ "LDA", &a::LDA, &a::ZPX, 4 },{ "LDX", &a::LDX, &a::ZPY, 4 },{ "???", &a::XXX, &a::IMP, 4 },{ "CLV", &a::CLV, &a::IMP, 2 },{ "LDA", &a::LDA, &a::ABY, 4 },{ "TSX", &a::TSX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 4 },{ "LDY", &a::LDY, &a::ABX, 4 },{ "LDA", &a::LDA, &a::ABX, 4 },{ "LDX", &a::LDX, &a::ABY, 4 },{ "???", &a::XXX, &a::IMP, 4 },
		{ "CPY", &a::CPY, &a::IMM, 2 },{ "CMP", &a::CMP, &a::IZX, 6 },{ "???", &a::NOP, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "CPY", &a::CPY, &a::ZP0, 3 },{ "CMP", &a::CMP, &a::ZP0, 3 },{ "DEC", &a::DEC, &a::ZP0, 5 },{ "???", &a::XXX, &a::IMP, 5 },{ "INY", &a::INY, &a::IMP, 2 },{ "CMP", &a::CMP, &a::IMM, 2 },{ "DEX", &a::DEX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 2 },{ "CPY", &a::CPY, &a::ABS, 4 },{ "CMP", &a::CMP, &a::ABS, 4 },{ "DEC", &a::DEC, &a::ABS, 6 },{ "???", &a::XXX, &a::IMP, 6 },
		{ "BNE", &a::BNE, &a::REL, 2 },{ "CMP", &a::CMP, &a::IZY, 5 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "???", &a::NOP, &a::IMP, 4 },{ "CMP", &a::CMP, &a::ZPX, 4 },{ "DEC", &a::DEC, &a::ZPX, 6 },{ "???", &a::XXX, &a::IMP, 6 },{ "CLD", &a::CLD, &a::IMP, 2 },{ "CMP", &a::CMP, &a::ABY, 4 },{ "NOP", &a::NOP, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 7 },{ "???", &a::NOP, &a::IMP, 4 },{ "CMP", &a::CMP, &a::ABX, 4 },{ "DEC", &a::DEC, &a::ABX, 7 },{ "???", &a::XXX, &a::IMP, 7 },
		{ "CPX", &a::CPX, &a::IMM, 2 },{ "SBC", &a::SBC, &a::IZX, 6 },{ "???", &a::NOP, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "CPX", &a::CPX, &a::ZP0, 3 },{ "SBC", &a::SBC, &a::ZP0, 3 },{ "INC", &a::INC, &a::ZP0, 5 },{ "???", &a::XXX, &a::IMP, 5 },{ "INX", &a::INX, &a::IMP, 2 },{ "SBC", &a::SBC, &a::IMM, 2 },{ "NOP", &a::NOP, &a::IMP, 2 },{ "???", &a::SBC, &a::IMP, 2 },{ "CPX", &a::CPX, &a::ABS, 4 },{ "SBC", &a::SBC, &a::ABS, 4 },{ "INC", &a::INC, &a::ABS, 6 },{ "???", &a::XXX, &a::IMP, 6 },
		{ "BEQ", &a::BEQ, &a::REL, 2 },{ "SBC", &a::SBC, &a::IZY, 5 },{ "???", &a::XXX, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 8 },{ "???", &a::NOP, &a::IMP, 4 },{ "SBC", &a::SBC, &a::ZPX, 4 },{ "INC", &a::INC, &a::ZPX, 6 },{ "???", &a::XXX, &a::IMP, 6 },{ "SED", &a::SED, &a::IMP, 2 },{ "SBC", &a::SBC, &a::ABY, 4 },{ "NOP", &a::NOP, &a::IMP, 2 },{ "???", &a::XXX, &a::IMP, 7 },{ "???", &a::NOP, &a::IMP, 4 },{ "SBC", &a::SBC, &a::ABX, 4 },{ "INC", &a::INC, &a::ABX, 7 },{ "???", &a::XXX, &a::IMP, 7 },
	};
}
void olc6502::ConnectBus(Bus* bus)
{
	this->bus = bus;
}
olc6502::~olc6502()
{

}

uint8_t olc6502::cpuRead(uint16_t a){
  return bus->cpuRead(a);
}

void olc6502::cpuWrite(uint16_t a, uint8_t d){
  
   bus->cpuWrite(a, d);
}

void olc6502::clock()
{
  if (!cycles)
  {
    opcode = cpuRead(pc);
    SetFlag(U, 1);
    pc++;
    cycles = lookup[opcode].cycles;
    uint8_t additional_cycles1 = (this->*lookup[opcode].addrmode)();

    uint8_t additional_cycles2 = (this->*lookup[opcode].operate)();

    cycles += (additional_cycles1 & additional_cycles2);
    SetFlag(U, 1);
  }
  cycles--;
}


void olc6502::reset(){
  a=0;
  x=0;
  y=0;
  stkp=0xFD;
  status = 0x00 | U;
  addr_abs = 0xFFFC;
  uint16_t low = cpuRead(addr_abs+0);
  uint16_t high = cpuRead(addr_abs+1);

  pc = (high << 8)| low;
  addr_rel = 0x0000;
  addr_abs = 0x0000;
  fetched = 0x00;
  cycles =8;
}


void olc6502::irq()
{
  if (GetFlag(I) == 0){
    cpuWrite(0x100 + stkp, (pc>>8)& 0xFF);
    stkp--;
    cpuWrite(0x100 + stkp,  pc & 0xFF);
    stkp--;

    SetFlag(B, 0);
    SetFlag(U, 1);
    SetFlag(I, 1);
    cpuWrite(0x100 + stkp, status);
    stkp--;

    addr_abs = 0xFFFE;
    uint16_t low = cpuRead(addr_abs+0);
    uint16_t high = cpuRead(addr_abs+1);
    pc = (high << 8)| low;

    cycles = 7;
  }
}

void olc6502::nmi()
{
    cpuWrite(0x0100 + stkp, (pc>>8)& 0x00FF);
    stkp--;
    cpuWrite(0x0100 + stkp,  pc & 0x00FF);
    stkp--;

    SetFlag(B, 0);
    SetFlag(U, 1);
    SetFlag(I, 1);
    cpuWrite(0x0100 + stkp, status);
    stkp--;

    addr_abs = 0xFFFA;
    uint16_t low = cpuRead(addr_abs+0);
    uint16_t high = cpuRead(addr_abs+1);
    pc = (high << 8)| low;

    cycles = 8;

}

uint8_t olc6502::GetFlag(FLAGS6502 f)
{
	return ((status & f) > 0) ? 1 : 0;
}

// Sets or clears a specific bit of the status register
void olc6502::SetFlag(FLAGS6502 f, bool v)
{
	if (v)
		status |= f;
	else
		status &= ~f;
}

// Addressing modes

uint8_t olc6502::IMP(){
  fetched = a;
  return 0;
}

uint8_t olc6502::IMM(){
  addr_abs = pc;
  pc++;
  return 0;
}

uint8_t olc6502::ZP0(){
  addr_abs = cpuRead(pc);
  pc++;
  addr_abs = addr_abs & 0x00FF;
  return 0;
}

uint8_t olc6502::ZPX(){
  addr_abs = (cpuRead(pc) + x);
  pc++;
  addr_abs = addr_abs & 0x00FF;
  return 0;
}

uint8_t olc6502::ZPY(){
  addr_abs = (cpuRead(pc) + y);
  pc++;
  addr_abs = addr_abs & 0x00FF;
  return 0;
}

uint8_t olc6502::ABS()
{
  uint16_t low =cpuRead(pc);
  pc++;
  uint16_t high = cpuRead(pc);
  pc++;

  addr_abs = (high<<8)| low;
  return 0;
}

uint8_t olc6502::ABX()
{
  uint16_t low =cpuRead(pc);
  pc++;
  uint16_t high = cpuRead(pc);//Why is high reading from a different pc?
  pc++;

  addr_abs = (high<<8)| low;
  addr_abs +=x;
  if ((addr_abs & 0xFF00) != (high << 8 ))
    return 1;
  else
    return 0;
}

uint8_t olc6502::ABY()
{
  uint16_t low =cpuRead(pc);
  pc++;
  uint16_t high = cpuRead(pc);
  pc++;

  addr_abs = (high<<8)| low;
  addr_abs +=y;
  if ((addr_abs & 0xFF00) != (high << 8 ))
    return 1;
  else
    return 0;
}

uint8_t olc6502::IND()
{
  uint16_t ptr_low =cpuRead(pc);
  pc++;
  uint16_t ptr_high = cpuRead(pc);
  pc++;
  uint16_t ptr = (ptr_high<<8)| ptr_low;
  if(ptr_low == 0x00FF){
    addr_abs = (cpuRead(ptr & 0xFF00) << 8) | cpuRead (ptr + 0);
  }
  else {
    addr_abs = (cpuRead(ptr + 1 ) << 8) | cpuRead (ptr + 0);//Why is ptr being incremented?

  }
  return 0;
}

uint8_t olc6502::IZX(){
  uint16_t t = cpuRead(pc);
  pc++;
	uint16_t lo = cpuRead((uint16_t)(t + (uint16_t)x) & 0x00FF);
	uint16_t hi = cpuRead((uint16_t)(t + (uint16_t)x + 1) & 0x00FF);
  addr_abs = (hi << 8) | lo;
  return 0;
}


uint8_t olc6502::IZY(){
  uint16_t t = cpuRead(pc);
  pc++;
  uint16_t low = cpuRead(t & 0x00FF);
  uint16_t high = cpuRead((t+1) & 0x00FF);
 
  addr_abs = (high << 8) | low;
  addr_abs += y;
  if ((addr_abs & 0xFF00) != (high << 8))
    return 1;
  else
    return 0;
}

 uint8_t olc6502::REL()
 {
   addr_rel = cpuRead (pc);
   pc++;
   if (addr_rel & 0x80){
     addr_rel |= 0xFF00;
   }
   return 0; 

 }


 // fetches the address
 uint8_t olc6502::fetch(){
   if(lookup[opcode].addrmode!= &olc6502::IMP){
     fetched = cpuRead(addr_abs);
   }
   return fetched;
 }

 // Instruction codes
 //1.
// perform and operation
 uint8_t olc6502::AND()
 {
   fetch();
   a = a & fetched;
   SetFlag(Z, a==0x00);
   SetFlag(N, a & 0x80);
   return 1;
 }
 //2.
// Add the relative offset to the absolute address if carry flag is set
 uint8_t olc6502::BCS(){
   if(GetFlag(C)==1){
     cycles++;
     addr_abs = pc + addr_rel;
     if((addr_abs & 0xFF00) != (pc & 0xFF00))
        cycles++;
     pc = addr_abs;
   }
   return 0;
 }
 //3.
// Branch if zero bit is set
 uint8_t olc6502::BEQ(){
   if(GetFlag(Z)==1){
     cycles++;
     addr_abs = pc + addr_rel;
     if((addr_abs & 0xFF00) != (pc & 0xFF00))
        cycles++;
     pc = addr_abs;
   }
   return 0;
 }
 //4.
 // Branch if zero bit is not set
 uint8_t olc6502::BNE(){
    if(GetFlag(Z)==0){
      cycles++;
      addr_abs = pc + addr_rel;
      if((addr_abs & 0xFF00) != (pc & 0xFF00))
         cycles++;
      pc = addr_abs;
    }
    return 0;
  }
 //5.
  // Branch if minus bit is set
   uint8_t olc6502::BMI(){
     if(GetFlag(N)==1){
       cycles++;
       addr_abs = pc + addr_rel;
       if((addr_abs & 0xFF00) != (pc & 0xFF00))
          cycles++;
       pc = addr_abs;
     }
     return 0;
   }
 //6.
   // Branch if carry bit is clear
  uint8_t olc6502::BCC(){
    if(GetFlag(C)==0){
      cycles++;
      addr_abs = pc + addr_rel;
      if((addr_abs & 0xFF00) != (pc & 0xFF00))
         cycles++;
      pc = addr_abs;
    }
    return 0;
    }
 //7.
    // Branch if minus bit is clear
 uint8_t olc6502::BPL(){

    if(GetFlag(N)==0){
       cycles++;
     addr_abs = pc + addr_rel;
     if((addr_abs & 0xFF00) != (pc & 0xFF00))
        cycles++;
     pc = addr_abs;
   }
   return 0;
  }
 //8.
// Branch if overflow bit is clear
uint8_t olc6502::BVC(){
  if(GetFlag(V)==0){
     cycles++;
   addr_abs = pc + addr_rel;
   if((addr_abs & 0xFF00) != (pc & 0xFF00))
      cycles++;
   pc = addr_abs;
 }
 return 0;
}
 //9.
// Branch if overflow bit is set
uint8_t olc6502::BVS(){
  if(GetFlag(V)==1){
     cycles++;
   addr_abs = pc + addr_rel;
   if((addr_abs & 0xFF00) != (pc & 0xFF00))
      cycles++;
   pc = addr_abs;
 }
 return 0;
}

 //10.
// Clear the carry bit
 uint8_t olc6502::CLC()
 {
   SetFlag(C, false);
   return 0;
 }


//11.
 // Clear the interrupt bit
  uint8_t olc6502::CLI()
  {
    SetFlag(I, false);
    return 0;
  }

//12.
  // Clear the decimal bit
   uint8_t olc6502::CLD()
   {
     SetFlag(D, false);
     return 0;
   }

//13.
   // Clear the overflow flag
    uint8_t olc6502::CLV()
    {
      SetFlag(V, false);
      return 0;
    }
//14.
    // Set the carry flag
    uint8_t olc6502::SEC()
    {
      SetFlag(C, true);
      return 0;
    }

//15.
    // Set the decimal flag
    uint8_t olc6502::SED()
    {
      SetFlag(D, true);
      return 0;
    }
//16.
    // Set the interrupt flag
    uint8_t olc6502::SEI()
    {
      SetFlag(I, true);
      return 0;
    }

//17.
    //Addition with Carry
    uint8_t olc6502::ADC(){
      fetch();
      temp = (uint16_t)a + (uint16_t)fetched + (uint16_t)GetFlag(C);
      SetFlag(C, temp>255);
      SetFlag(Z, (temp & 0x00FF) == 0);
      SetFlag(N, temp&0x80);
      SetFlag(V, (~((uint16_t)a ^ (uint16_t)fetched) & ((uint16_t)a ^ (uint16_t)temp)) & 0x0080);
      a = temp & 0x00FF;
      return 1;
    }
//18.
    //Subtraction with Carry
    uint8_t olc6502::SBC(){
      fetch();
      uint8_t value = ((uint16_t)fetched ^ 0x00FF);
      uint16_t difference = (uint16_t)a + value + (uint16_t)GetFlag(C);
      temp=difference;
      SetFlag(C, difference>255);
      SetFlag(Z, (difference & 0x00FF) == 0);
      SetFlag(N, difference&0x0080);
      SetFlag(V, (((uint16_t)a ^ difference) & ((uint16_t)a ^ value)) & 0x0080);
      a = difference & 0x00FF;
      return 1;
    }

//19.
    // Push the accumulator to the top of the Stack
    uint8_t olc6502::PHA()
    {
   
      cpuWrite(0x0100 + stkp, a);
      stkp--;
      return 0;
    }

//20.
    // Pops the accumulator to the top of the Stack
    uint8_t olc6502::PLA()
    {
      stkp++;
      a = cpuRead(0x0100 + stkp);
      SetFlag(Z, a == 0x00);
      SetFlag(N, a & 0x80);
      return 0;
    }

//21.
    // Return from the interrupt state
    uint8_t olc6502::RTI()
    {
      stkp++;
      status = cpuRead(0x0100 + stkp);
      status = status & ~B;
      status = status & ~U;
      stkp++;
      pc = (uint16_t)cpuRead(0x0100 + stkp);
      stkp++;
      pc = pc | (uint16_t)cpuRead(0x0100 + stkp)<<8;
      return 0;
    }
//22.
    // Program sourced Interrupt
    uint8_t olc6502::BRK(){
      pc++;
      SetFlag(I, 1);
      cpuWrite(0x0100 + stkp, (pc>>8) & 0x00FF);
      stkp--;
      cpuWrite(0x0100 + stkp, pc & 0x00FF);
      stkp--;
      SetFlag(B, 1);
      cpuWrite(0x0100 + stkp, status);
      stkp--;
      SetFlag(B, 0);
      pc = (uint16_t)cpuRead(0xFFFE)|((uint16_t) cpuRead(0xFFFF) << 8);
      return 0;

    }

    //23.
// Arithmetic Left shift
    uint8_t olc6502::ASL(){
      fetch();
      temp = (uint16_t)fetched << 1;
      SetFlag(C, (temp & 0xFF00)>0);
      
      SetFlag(Z, (temp & 0x00FF)==0x00);
      SetFlag(N, temp & 0x80);
      if (lookup[opcode].addrmode == &olc6502::IMP)
		     a =  temp & 0x00FF;
	    else
		    cpuWrite(addr_abs, temp & 0x00FF);
	    return 0;

    }


  //25.
// Test bits
    uint8_t olc6502::BIT(){
      fetch();
      temp = a & fetched;
      SetFlag(Z, (temp & 0x00FF)==0x00);
      SetFlag(N, fetched & (1<<7) );
      SetFlag(V, fetched & (1<<6) );
      return 0;
    }

  //26.
// Exclusive OR
    uint8_t olc6502::EOR(){
      fetch();
      a = a ^ fetched;
      SetFlag(Z, a==0x00);
      SetFlag(N, a & 0x80);
      return 1;
    }

  //27.
// Decrement y
    uint8_t olc6502::DEY(){
      y--;
      SetFlag(Z, y == 0x00);
      SetFlag(N, y & 0x80);
      return 0;
    }

  //28.
// Decrement x
    uint8_t olc6502::DEX(){
      x--;
      SetFlag(Z, x == 0x00);
      SetFlag(N, x & 0x80);
      return 0;
    }
  //29.
// Increment y
    uint8_t olc6502::INY(){
      y++;
      SetFlag(Z, y == 0x00);
      SetFlag(N, y & 0x80);
      return 0;
    }

    //30. 
  // Increment x
   uint8_t olc6502::INX(){
      x++;
      SetFlag(Z, x == 0x00);
      SetFlag(N, x & 0x80);
      return 0;
    }
    //31
    //Compare functions, compare the value fetched with the value at Accumulator/X/Y reg
    //Sets flags as follows:
    //N - if Accum/X/Y < fetched		C - if Accum/X/Y > fetched		C,Z - if Accum/X/Y = fetched
    uint8_t olc6502::CMP() {
      fetch();
      temp = (uint16_t)a - (uint16_t)fetched;
      SetFlag(C, a >= fetched);
      SetFlag(Z, (temp & 0x00FF) == 0x0000);
      SetFlag(N, temp & 0x0080);
      return 1;
    }
// 32
  uint8_t olc6502::CPX() {
	fetch();
	temp = (uint16_t)x - (uint16_t)fetched;
	SetFlag(C, x >= fetched);
	SetFlag(Z, (temp & 0x00FF) == 0x0000);
	SetFlag(N, temp & 0x0080);
	return 0;
}

// 33
uint8_t olc6502::CPY() {
	fetch();
	temp = (uint16_t)y - (uint16_t)fetched;
	SetFlag(C, y >= fetched);
	SetFlag(Z, (temp & 0x00FF) == 0x0000);
	SetFlag(N, temp & 0x0080);
	return 0;
}
// 34
//Decrementing Functions, decrement the value stored at the memory location/X by 1 and re-write it to the
//same location/X.
//Flags set as follows:
//N - if new value <0		Z - if new value == 0
uint8_t olc6502::DEC() {
	fetch();

	 temp = fetched - 1;
	cpuWrite(addr_abs, temp & 0x00FF);
	SetFlag(N, temp & 0x0080);
	SetFlag(Z, (temp & 0x00FF)==0x0000);
	return 0;
}

// 35
//Incrementing Functions, increment the value stored at the memory location/X by 1 and re-write to the
//same location/X.
//Flags set as follows:
//N - if new value <0		Z - if new value == 0

uint8_t olc6502::INC() {
	fetch();
	temp = fetched + 1;
	cpuWrite(addr_abs, temp& 0x00FF);
	SetFlag(N, temp & 0x0080);
	SetFlag(Z, (temp & 0x00FF)==0x0000);
	return 0;
}
// 36
// Instruction: Jump To Location
// Function:    pc = address
uint8_t olc6502::JMP() {
	pc = addr_abs;
	return 0;
}
// 37 
// Instruction: Jump To Sub-Routine
// Function:    Push current pc to stack, pc = address
uint8_t olc6502::JSR() {
	pc--;
	cpuWrite(0x0100 + stkp, (pc >> 8) & 0x00FF);
	stkp--;
	cpuWrite(0x0100 + stkp, pc & 0x00FF);
	stkp--;

	pc = addr_abs;
	return 0;
}
// 38
// Instruction: Load The Accumulator
// Function:    A = M
// Flags Out:   N, Z
uint8_t olc6502::LDA() {
	fetch();
	a = fetched;
	SetFlag(Z, a == 0x00);
	SetFlag(N, a & 0x80);
	return 1;
}
// 39
// Instruction: Load The X Register
// Function:    X = M
// Flags Out:   N, Z
uint8_t olc6502::LDX() {
	fetch();
	x = fetched;
	SetFlag(Z, x == 0x00);
	SetFlag(N, x & 0x80);
	return 1;
}
// 40
// Instruction: Load The Y Register
// Function:    Y = M
// Flags Out:   N, Z
uint8_t olc6502::LDY() {
	fetch();
	y = fetched;
	SetFlag(Z, y == 0x00);
	SetFlag(N, y & 0x80);
	return 1;
}
// 41
// instruction: logical shift right
// LSR shifts all bits right one position. 0 is shifted into bit 7 and the original bit 0 is shifted into the Carry.
// flages out : Z,N ,C
uint8_t olc6502::LSR() {
  
	fetch();
	SetFlag(C, fetched & 0x0001);
	temp = fetched >> 1;	
	SetFlag(Z, (temp & 0x00FF) == 0x0000);
	SetFlag(N, temp & 0x0080);
	if (lookup[opcode].addrmode == &olc6502::IMP)
		a = temp & 0x00FF;
	else
		cpuWrite(addr_abs, temp & 0x00FF);
	return 0;


}
// 42
//NOP is a mnemonic that stands for No Operation. This instruction does nothing during execution
uint8_t olc6502::NOP() {
	switch (opcode) {
		case 0x1C:
		case 0x3C:
		case 0x5C:
		case 0x7C:
		case 0xDC:
		case 0xFC:
			return 1;
      break;
	}
	return 0;

}
// 43
// Instruction: Bitwise Logic OR
// Function:    A = A | M
// Flags Out:   N, Z
uint8_t olc6502::ORA() {
	fetch();
	a = a | fetched;
	SetFlag(Z, a == 0x00);
	SetFlag(N, a & 0x80);
	return 1;
}
// 44
// Instruction: Push Status Register to Stack
// Function:    status -> stack
// Note:        Break flag is set to 1 before push
uint8_t olc6502::PHP() {
	cpuWrite(0x0100 + stkp, status | B | U);
	SetFlag(B, 0);
	SetFlag(U, 0);
	stkp--;
	return 0;
}
// 45
// Instruction: Pop Status Register off Stack
// Function:    Status <- stack
uint8_t olc6502::PLP() {
	stkp++;
	status = cpuRead(0x0100 + stkp);
	SetFlag(U, 1);
	return 0;
}

// 46
//The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions,
//except for the most-significant bit, which is rotated to the least significant bit location
// set flage : N,Z,C;
uint8_t olc6502::ROL() {
	fetch();
	temp = (uint16_t)(fetched << 1) | GetFlag(C);
	SetFlag(C, temp & 0xFF00);
	SetFlag(Z, (temp & 0x00FF) == 0x0000);
	SetFlag(N, temp & 0x0080);
	if (lookup[opcode].addrmode == &olc6502::IMP)
		a = temp & 0x00FF;
	else
		cpuWrite(addr_abs, temp & 0x00FF);
	return 0;
}
// 47
//The rotate right (ROR) and rotate through carry right (RCR) instructions shift all the bits toward less significant bit positions
// except for the least-significant bit, which is rotated to the most-significant bit location
//set flage : C,N,Z
uint8_t olc6502::ROR() {
 
	fetch();
	temp = (uint16_t)(GetFlag(C) << 7) | (fetched >> 1);
	SetFlag(C, fetched & 0x01);
	SetFlag(Z, (temp & 0x00FF) == 0x00);
	SetFlag(N, temp & 0x0080);
	if (lookup[opcode].addrmode == &olc6502::IMP)
		a = temp & 0x00FF;
	else
		cpuWrite(addr_abs, temp & 0x00FF);
	return 0;
}
// 48
//RTS    ---   RTS stands for Return from Subroutine
//RTS is one of the 6502 Subroutine Operations of 6502 instruction-set.
//The function of RTS is to pulls the top two bytes off the stack (low byte first)
// and transfers program control to that address+1 i.e.return (RTS)  from the calling subroutine
uint8_t olc6502::RTS() {
	stkp++;
	pc = (uint16_t)cpuRead(0x0100 + stkp);
	stkp++;
	pc |= (uint16_t)cpuRead(0x0100 + stkp) << 8;
	
	pc++;
	return 0;
}


// 49
// Instruction: Store Accumulator at Address
// Function:    M = A
uint8_t olc6502::STA() {
	cpuWrite(addr_abs, a);
	return 0;
}
// 50
// Instruction: Store X Register at Address
// Function:    M = X
uint8_t olc6502::STX() {
	cpuWrite(addr_abs, x);
	return 0;
}
// 51
// Instruction: Store Y Register at Address
// Function:    M = Y
uint8_t olc6502::STY() {
	cpuWrite(addr_abs, y);
	return 0;
}
// 52
// Instruction: Transfer Accumulator to X Register
// Function:    X = A
// Flags Out:   N, Z
uint8_t olc6502::TAX() {
	x = a;
	SetFlag(Z, x == 0x00);
	SetFlag(N, x & 0x80);
	return 0;
}
// 53
// Instruction: Transfer Accumulator to Y Register
// Function:    Y = A
// Flags Out:   N, Z
uint8_t olc6502::TAY() {
	y = a;
	SetFlag(Z, y == 0x00);
	SetFlag(N, y & 0x80);
	return 0;
}
// 54
// Instruction: Transfer Stack Pointer to X Register
// Function:    X = stack pointer
// Flags Out:   N, Z
uint8_t olc6502::TSX() {
	x = stkp;
	SetFlag(Z, x == 0x00);
	SetFlag(N, x & 0x80);
	return 0;
}
// 55
// Instruction: Transfer X Register to Accumulator
// Function:    A = X
// Flags Out:   N, Z
uint8_t olc6502::TXA() {
	a = x;
	SetFlag(Z, a == 0x00);
	SetFlag(N, a & 0x80);
	return 0;
}
// 56
// Instruction: Transfer X Register to Stack Pointer
// Function:    stack pointer = X
uint8_t olc6502::TXS() {
	stkp = x;
	return 0;
}
// 57
// Instruction: Transfer Y Register to Accumulator
// Function:    A = Y
// Flags Out:   N, Z
uint8_t olc6502::TYA() {
	a = y;
	SetFlag(Z, a == 0x00);
	SetFlag(N, a & 0x80);
	return 0;
}

// 58
// all illegal opcodes capturing
uint8_t olc6502::XXX() {
	return 0;
}

bool olc6502::complete()
{
	return cycles == 0;
}
/*
std::map<uint16_t, std::string> olc6502::disassemble(uint16_t nStart, uint16_t nStop)
{
	uint32_t addr = nStart;
	uint8_t value = 0x00, lo = 0x00, hi = 0x00;
	std::map<uint16_t, std::string> mapLines;
	uint16_t line_addr = 0;

	// A convenient utility to convert variables into
	// hex strings because "modern C++"'s method with 
	// streams is atrocious
	auto hex = [](uint32_t n, uint8_t d)
	{
		std::string s(d, '0');
		for (int i = d - 1; i >= 0; i--, n >>= 4)
			s[i] = "0123456789ABCDEF"[n & 0xF];
		return s;
	};

	// Starting at the specified address we read an instruction
	// byte, which in turn yields information from the lookup table
	// as to how many additional bytes we need to read and what the
	// addressing mode is. I need this info to assemble human readable
	// syntax, which is different depending upon the addressing mode

	// As the instruction is decoded, a std::string is assembled
	// with the readable output
	while (addr <= (uint32_t)nStop)
	{
		line_addr = addr;

		// Prefix line with instruction address
		std::string sInst = "$" + hex(addr, 4) + ": ";

		// Read instruction, and get its readable name
		uint8_t opcode = bus->cpuRead(addr, true); addr++;
		sInst += lookup[opcode].name + " ";

		// Get oprands from desired locations, and form the
		// instruction based upon its addressing mode. These
		// routines mimmick the actual fetch routine of the
		// 6502 in order to get accurate data as part of the
		// instruction
		if (lookup[opcode].addrmode == &olc6502::IMP)
		{
			sInst += " {IMP}";
		}
		else if (lookup[opcode].addrmode == &olc6502::IMM)
		{
			value = bus->cpuRead(addr, true); addr++;
			sInst += "#$" + hex(value, 2) + " {IMM}";
		}
		else if (lookup[opcode].addrmode == &olc6502::ZP0)
		{
			lo = bus->cpuRead(addr, true); addr++;
			hi = 0x00;												
			sInst += "$" + hex(lo, 2) + " {ZP0}";
		}
		else if (lookup[opcode].addrmode == &olc6502::ZPX)
		{
			lo = bus->cpuRead(addr, true); addr++;
			hi = 0x00;														
			sInst += "$" + hex(lo, 2) + ", X {ZPX}";
		}
		else if (lookup[opcode].addrmode == &olc6502::ZPY)
		{
			lo = bus->cpuRead(addr, true); addr++;
			hi = 0x00;														
			sInst += "$" + hex(lo, 2) + ", Y {ZPY}";
		}
		else if (lookup[opcode].addrmode == &olc6502::IZX)
		{
			lo = bus->cpuRead(addr, true); addr++;
			hi = 0x00;								
			sInst += "($" + hex(lo, 2) + ", X) {IZX}";
		}
		else if (lookup[opcode].addrmode == &olc6502::IZY)
		{
			lo = bus->cpuRead(addr, true); addr++;
			hi = 0x00;								
			sInst += "($" + hex(lo, 2) + "), Y {IZY}";
		}
		else if (lookup[opcode].addrmode == &olc6502::ABS)
		{
			lo = bus->cpuRead(addr, true); addr++;
			hi = bus->cpuRead(addr, true); addr++;
			sInst += "$" + hex((uint16_t)(hi << 8) | lo, 4) + " {ABS}";
		}
		else if (lookup[opcode].addrmode == &olc6502::ABX)
		{
			lo = bus->cpuRead(addr, true); addr++;
			hi = bus->cpuRead(addr, true); addr++;
			sInst += "$" + hex((uint16_t)(hi << 8) | lo, 4) + ", X {ABX}";
		}
		else if (lookup[opcode].addrmode == &olc6502::ABY)
		{
			lo = bus->cpuRead(addr, true); addr++;
			hi = bus->cpuRead(addr, true); addr++;
			sInst += "$" + hex((uint16_t)(hi << 8) | lo, 4) + ", Y {ABY}";
		}
		else if (lookup[opcode].addrmode == &olc6502::IND)
		{
			lo = bus->cpuRead(addr, true); addr++;
			hi = bus->cpuRead(addr, true); addr++;
			sInst += "($" + hex((uint16_t)(hi << 8) | lo, 4) + ") {IND}";
		}
		else if (lookup[opcode].addrmode == &olc6502::REL)
		{
			value = bus->cpuRead(addr, true); addr++;
			sInst += "$" + hex(value, 2) + " [$" + hex(addr + (int8_t)value, 4) + "] {REL}";
		}

		// Add the formed string to a std::map, using the instruction's
		// address as the key. This makes it convenient to look for later
		// as the instructions are variable in length, so a straight up
		// incremental index is not sufficient.
		mapLines[line_addr] = sInst;
	}

	return mapLines;
}*/