### SystemVerilog General Syntax
___
#### Data Types

| Type (Two-state)| Example|
| ------ | ----------- |
| bit   | bit [3:0] a_nibble; |
| byte| byte a, b; |
| shortint    | shortint c, d; |
| int | int i,j; |
| longint | longint lword; |

| Type (Four-state)| Example|
| ------ | ----------- |
| reg| reg [7:0] a_byte; |
| logic| logic [7:0] a_byte; |
| integer| integer i, j, k; |