Five-stage clock domain crossing synchronizer.