
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000014  00800100  00001db2  00001e46  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001db2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000077  00800114  00800114  00001e5a  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00001e5c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00002528  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000260  00000000  00000000  000025b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003a6f  00000000  00000000  00002810  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012b3  00000000  00000000  0000627f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000018e7  00000000  00000000  00007532  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008ec  00000000  00000000  00008e1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b1d  00000000  00000000  00009708  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000017b8  00000000  00000000  0000a225  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 f6 0c 	jmp	0x19ec	; 0x19ec <__vector_12>
      34:	0c 94 27 0d 	jmp	0x1a4e	; 0x1a4e <__vector_13>
      38:	0c 94 58 0d 	jmp	0x1ab0	; 0x1ab0 <__vector_14>
      3c:	0c 94 1c 0e 	jmp	0x1c38	; 0x1c38 <__vector_15>
      40:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      44:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      48:	0c 94 01 01 	jmp	0x202	; 0x202 <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 77 00 	jmp	0xee	; 0xee <__vector_25>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 89 0d 	jmp	0x1b12	; 0x1b12 <__vector_28>
      74:	0c 94 ba 0d 	jmp	0x1b74	; 0x1b74 <__vector_29>
      78:	0c 94 eb 0d 	jmp	0x1bd6	; 0x1bd6 <__vector_30>
      7c:	0c 94 26 0e 	jmp	0x1c4c	; 0x1c4c <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e2 eb       	ldi	r30, 0xB2	; 178
      a8:	fd e1       	ldi	r31, 0x1D	; 29
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 31       	cpi	r26, 0x14	; 20
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	11 e0       	ldi	r17, 0x01	; 1
      be:	a4 e1       	ldi	r26, 0x14	; 20
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	ab 38       	cpi	r26, 0x8B	; 139
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 d7 0e 	jmp	0x1dae	; 0x1dae <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/MyCommon.h"
#include "includes/GlobalIncludes.h"

int main(void){
	
	main_init();
      d8:	0e 94 de 0c 	call	0x19bc	; 0x19bc <main_init>
	
	while(1){
		
		led_state_set(0xFFFF);
      dc:	8f ef       	ldi	r24, 0xFF	; 255
      de:	9f ef       	ldi	r25, 0xFF	; 255
      e0:	0e 94 39 0c 	call	0x1872	; 0x1872 <led_state_set>
		led_state_set(0x0000);
      e4:	80 e0       	ldi	r24, 0x00	; 0
      e6:	90 e0       	ldi	r25, 0x00	; 0
      e8:	0e 94 39 0c 	call	0x1872	; 0x1872 <led_state_set>
      ec:	f7 cf       	rjmp	.-18     	; 0xdc <main+0x4>

000000ee <__vector_25>:
*/
//***********************************************************************************
#include "..\includes\GlobalIncludes.h"
#include "..\includes\adc.h"

ISR(ADC_vect){
      ee:	1f 92       	push	r1
      f0:	0f 92       	push	r0
      f2:	0f b6       	in	r0, 0x3f	; 63
      f4:	0f 92       	push	r0
      f6:	0b b6       	in	r0, 0x3b	; 59
      f8:	0f 92       	push	r0
      fa:	11 24       	eor	r1, r1
      fc:	2f 93       	push	r18
      fe:	3f 93       	push	r19
     100:	4f 93       	push	r20
     102:	5f 93       	push	r21
     104:	6f 93       	push	r22
     106:	7f 93       	push	r23
     108:	8f 93       	push	r24
     10a:	9f 93       	push	r25
     10c:	af 93       	push	r26
     10e:	bf 93       	push	r27
     110:	ef 93       	push	r30
     112:	ff 93       	push	r31
	EventAddEvent(EVENT_ADCDONE);
     114:	87 e0       	ldi	r24, 0x07	; 7
     116:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
	return;
}
     11a:	ff 91       	pop	r31
     11c:	ef 91       	pop	r30
     11e:	bf 91       	pop	r27
     120:	af 91       	pop	r26
     122:	9f 91       	pop	r25
     124:	8f 91       	pop	r24
     126:	7f 91       	pop	r23
     128:	6f 91       	pop	r22
     12a:	5f 91       	pop	r21
     12c:	4f 91       	pop	r20
     12e:	3f 91       	pop	r19
     130:	2f 91       	pop	r18
     132:	0f 90       	pop	r0
     134:	0b be       	out	0x3b, r0	; 59
     136:	0f 90       	pop	r0
     138:	0f be       	out	0x3f, r0	; 63
     13a:	0f 90       	pop	r0
     13c:	1f 90       	pop	r1
     13e:	18 95       	reti

00000140 <ADInit>:

void ADInit(U8 prescaler, Bool digitalInputDisable){
	ADCSRA = (1<<ADEN) | prescaler;
     140:	80 68       	ori	r24, 0x80	; 128
     142:	80 93 7a 00 	sts	0x007A, r24
	ADMUX &= ~((1<<REFS0) | (1<<REFS1) | (1<<ADLAR));
     146:	ec e7       	ldi	r30, 0x7C	; 124
     148:	f0 e0       	ldi	r31, 0x00	; 0
     14a:	80 81       	ld	r24, Z
     14c:	8f 71       	andi	r24, 0x1F	; 31
     14e:	80 83       	st	Z, r24
	//ADMUX |= (1<<REFS0);
	if(digitalInputDisable==TRUE){
     150:	61 30       	cpi	r22, 0x01	; 1
     152:	19 f4       	brne	.+6      	; 0x15a <ADInit+0x1a>
		DIDR0=0x3F; //Digital input disable
     154:	8f e3       	ldi	r24, 0x3F	; 63
     156:	80 93 7e 00 	sts	0x007E, r24
	}
	ADCSRA |= (1<<ADSC); //Start DataSheet:21.5.2
     15a:	ea e7       	ldi	r30, 0x7A	; 122
     15c:	f0 e0       	ldi	r31, 0x00	; 0
     15e:	80 81       	ld	r24, Z
     160:	80 64       	ori	r24, 0x40	; 64
     162:	80 83       	st	Z, r24
	while (ADCSRA & (1<<ADSC)); //Warten
     164:	80 81       	ld	r24, Z
     166:	86 fd       	sbrc	r24, 6
     168:	fd cf       	rjmp	.-6      	; 0x164 <ADInit+0x24>
	ADCSRA |= (1<<ADIE);
     16a:	ea e7       	ldi	r30, 0x7A	; 122
     16c:	f0 e0       	ldi	r31, 0x00	; 0
     16e:	80 81       	ld	r24, Z
     170:	88 60       	ori	r24, 0x08	; 8
     172:	80 83       	st	Z, r24
}
     174:	08 95       	ret

00000176 <ADStart>:

void ADStart(U8 channel){
	if(channel!=(ADMUX&0x07)){
     176:	20 91 7c 00 	lds	r18, 0x007C
     17a:	48 2f       	mov	r20, r24
     17c:	50 e0       	ldi	r21, 0x00	; 0
     17e:	30 e0       	ldi	r19, 0x00	; 0
     180:	27 70       	andi	r18, 0x07	; 7
     182:	30 70       	andi	r19, 0x00	; 0
     184:	42 17       	cp	r20, r18
     186:	53 07       	cpc	r21, r19
     188:	49 f0       	breq	.+18     	; 0x19c <ADStart+0x26>
		ADMUX |= channel;
     18a:	ec e7       	ldi	r30, 0x7C	; 124
     18c:	f0 e0       	ldi	r31, 0x00	; 0
     18e:	90 81       	ld	r25, Z
     190:	98 2b       	or	r25, r24
     192:	90 83       	st	Z, r25
		ADMUX &= ((~0x07)|channel);
     194:	90 81       	ld	r25, Z
     196:	88 6f       	ori	r24, 0xF8	; 248
     198:	89 23       	and	r24, r25
     19a:	80 83       	st	Z, r24
	}
	ADCSRA |= (1<<ADSC); //Start
     19c:	ea e7       	ldi	r30, 0x7A	; 122
     19e:	f0 e0       	ldi	r31, 0x00	; 0
     1a0:	80 81       	ld	r24, Z
     1a2:	80 64       	ori	r24, 0x40	; 64
     1a4:	80 83       	st	Z, r24
}
     1a6:	08 95       	ret

000001a8 <ADGetVal>:

U16 ADGetVal(void){
	return ADC;
     1a8:	80 91 78 00 	lds	r24, 0x0078
     1ac:	90 91 79 00 	lds	r25, 0x0079
	// bei 5V: 1023*4*11/9 = 5001 => 5001mV
}
     1b0:	08 95       	ret

000001b2 <button_init>:
#include "../includes/Button.h"


void button_init( void )
{
	button_pressed=0x00;
     1b2:	10 92 2f 01 	sts	0x012F, r1
     1b6:	10 92 2e 01 	sts	0x012E, r1
	/* ToDo: All pins on tri-state High impedance */
}
     1ba:	08 95       	ret

000001bc <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	BUZZER_DD|=(0x01)<<BUZZER_PIN;
     1bc:	08 9a       	sbi	0x01, 0	; 1
}
     1be:	08 95       	ret

000001c0 <buzzer_on>:

void buzzer_on( void )
{
	BUZZER_PORT|=(0x01)<<BUZZER_PIN;
     1c0:	10 9a       	sbi	0x02, 0	; 2
}
     1c2:	08 95       	ret

000001c4 <buzzer_off>:

void buzzer_off( void )
{
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
     1c4:	10 98       	cbi	0x02, 0	; 2
}
     1c6:	08 95       	ret

000001c8 <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     1c8:	cf 93       	push	r28
     1ca:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     1cc:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     1d0:	8c 2f       	mov	r24, r28
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	44 e6       	ldi	r20, 0x64	; 100
     1d6:	50 e0       	ldi	r21, 0x00	; 0
     1d8:	84 9f       	mul	r24, r20
     1da:	90 01       	movw	r18, r0
     1dc:	85 9f       	mul	r24, r21
     1de:	30 0d       	add	r19, r0
     1e0:	94 9f       	mul	r25, r20
     1e2:	30 0d       	add	r19, r0
     1e4:	11 24       	eor	r1, r1
     1e6:	12 16       	cp	r1, r18
     1e8:	13 06       	cpc	r1, r19
     1ea:	34 f4       	brge	.+12     	; 0x1f8 <buzzer_buzz+0x30>
     1ec:	80 e0       	ldi	r24, 0x00	; 0
     1ee:	90 e0       	ldi	r25, 0x00	; 0
     1f0:	01 96       	adiw	r24, 0x01	; 1
     1f2:	82 17       	cp	r24, r18
     1f4:	93 07       	cpc	r25, r19
     1f6:	e1 f7       	brne	.-8      	; 0x1f0 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     1f8:	0e 94 e2 00 	call	0x1c4	; 0x1c4 <buzzer_off>
}
     1fc:	cf 91       	pop	r28
     1fe:	08 95       	ret

00000200 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     200:	08 95       	ret

00000202 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     202:	1f 92       	push	r1
     204:	0f 92       	push	r0
     206:	0f b6       	in	r0, 0x3f	; 63
     208:	0f 92       	push	r0
     20a:	0b b6       	in	r0, 0x3b	; 59
     20c:	0f 92       	push	r0
     20e:	11 24       	eor	r1, r1
     210:	2f 93       	push	r18
     212:	3f 93       	push	r19
     214:	4f 93       	push	r20
     216:	5f 93       	push	r21
     218:	6f 93       	push	r22
     21a:	7f 93       	push	r23
     21c:	8f 93       	push	r24
     21e:	9f 93       	push	r25
     220:	af 93       	push	r26
     222:	bf 93       	push	r27
     224:	cf 93       	push	r28
     226:	ef 93       	push	r30
     228:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     22a:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     22e:	c0 ff       	sbrs	r28, 0
     230:	08 c0       	rjmp	.+16     	; 0x242 <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     232:	88 e0       	ldi	r24, 0x08	; 8
     234:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     238:	ee ee       	ldi	r30, 0xEE	; 238
     23a:	f0 e0       	ldi	r31, 0x00	; 0
     23c:	80 81       	ld	r24, Z
     23e:	8e 7f       	andi	r24, 0xFE	; 254
     240:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     242:	c6 ff       	sbrs	r28, 6
     244:	08 c0       	rjmp	.+16     	; 0x256 <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     246:	89 e0       	ldi	r24, 0x09	; 9
     248:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     24c:	ee ee       	ldi	r30, 0xEE	; 238
     24e:	f0 e0       	ldi	r31, 0x00	; 0
     250:	80 81       	ld	r24, Z
     252:	8f 7b       	andi	r24, 0xBF	; 191
     254:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     256:	c5 ff       	sbrs	r28, 5
     258:	08 c0       	rjmp	.+16     	; 0x26a <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     25a:	8a e0       	ldi	r24, 0x0A	; 10
     25c:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     260:	eb ed       	ldi	r30, 0xDB	; 219
     262:	f0 e0       	ldi	r31, 0x00	; 0
     264:	80 81       	ld	r24, Z
     266:	8f 77       	andi	r24, 0x7F	; 127
     268:	80 83       	st	Z, r24
	}
	return;
}
     26a:	ff 91       	pop	r31
     26c:	ef 91       	pop	r30
     26e:	cf 91       	pop	r28
     270:	bf 91       	pop	r27
     272:	af 91       	pop	r26
     274:	9f 91       	pop	r25
     276:	8f 91       	pop	r24
     278:	7f 91       	pop	r23
     27a:	6f 91       	pop	r22
     27c:	5f 91       	pop	r21
     27e:	4f 91       	pop	r20
     280:	3f 91       	pop	r19
     282:	2f 91       	pop	r18
     284:	0f 90       	pop	r0
     286:	0b be       	out	0x3b, r0	; 59
     288:	0f 90       	pop	r0
     28a:	0f be       	out	0x3f, r0	; 63
     28c:	0f 90       	pop	r0
     28e:	1f 90       	pop	r1
     290:	18 95       	reti

00000292 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     292:	85 e0       	ldi	r24, 0x05	; 5
     294:	0e 94 20 05 	call	0xa40	; 0xa40 <can_init>
	CANSTMOB=0;
     298:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     29c:	eb ed       	ldi	r30, 0xDB	; 219
     29e:	f0 e0       	ldi	r31, 0x00	; 0
     2a0:	80 81       	ld	r24, Z
     2a2:	88 6b       	ori	r24, 0xB8	; 184
     2a4:	80 83       	st	Z, r24
	CANIE1=0x7F;
     2a6:	8f e7       	ldi	r24, 0x7F	; 127
     2a8:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     2ac:	8f ef       	ldi	r24, 0xFF	; 255
     2ae:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     2b2:	10 92 3b 01 	sts	0x013B, r1
	can_queue_tail=0;
     2b6:	10 92 3d 01 	sts	0x013D, r1
	can_Status=CAN_Ready;
     2ba:	10 92 3c 01 	sts	0x013C, r1
}
     2be:	08 95       	ret

000002c0 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 lenght){
     2c0:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     2c2:	70 87       	std	Z+8, r23	; 0x08
     2c4:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     2c6:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     2c8:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     2ca:	53 83       	std	Z+3, r21	; 0x03
     2cc:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=lenght;
     2ce:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     2d0:	8f ef       	ldi	r24, 0xFF	; 255
     2d2:	97 e0       	ldi	r25, 0x07	; 7
     2d4:	a0 e0       	ldi	r26, 0x00	; 0
     2d6:	b0 e0       	ldi	r27, 0x00	; 0
     2d8:	82 87       	std	Z+10, r24	; 0x0a
     2da:	93 87       	std	Z+11, r25	; 0x0b
     2dc:	a4 87       	std	Z+12, r26	; 0x0c
     2de:	b5 87       	std	Z+13, r27	; 0x0d
}
     2e0:	08 95       	ret

000002e2 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     2e2:	90 93 3f 01 	sts	0x013F, r25
     2e6:	80 93 3e 01 	sts	0x013E, r24
	can_rx->cmd=CMD_RX_DATA;
     2ea:	25 e0       	ldi	r18, 0x05	; 5
     2ec:	fc 01       	movw	r30, r24
     2ee:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     2f0:	80 91 3e 01 	lds	r24, 0x013E
     2f4:	90 91 3f 01 	lds	r25, 0x013F
     2f8:	0e 94 35 05 	call	0xa6a	; 0xa6a <can_cmd>
}
     2fc:	08 95       	ret

000002fe <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     2fe:	0e 94 0f 0b 	call	0x161e	; 0x161e <can_get_status>
	CANGIE|=(1<<ENIT);
     302:	eb ed       	ldi	r30, 0xDB	; 219
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	80 68       	ori	r24, 0x80	; 128
     30a:	80 83       	st	Z, r24
}
     30c:	08 95       	ret

0000030e <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     30e:	90 91 3b 01 	lds	r25, 0x013B
     312:	80 91 3d 01 	lds	r24, 0x013D
     316:	98 17       	cp	r25, r24
     318:	31 f1       	breq	.+76     	; 0x366 <CANSendData+0x58>
		can_rx->cmd=CMD_ABORT;
     31a:	e0 91 3e 01 	lds	r30, 0x013E
     31e:	f0 91 3f 01 	lds	r31, 0x013F
     322:	8c e0       	ldi	r24, 0x0C	; 12
     324:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     326:	80 91 3e 01 	lds	r24, 0x013E
     32a:	90 91 3f 01 	lds	r25, 0x013F
     32e:	0e 94 35 05 	call	0xa6a	; 0xa6a <can_cmd>
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     332:	e0 91 3d 01 	lds	r30, 0x013D
     336:	f0 e0       	ldi	r31, 0x00	; 0
     338:	ee 0f       	add	r30, r30
     33a:	ff 1f       	adc	r31, r31
     33c:	ef 5c       	subi	r30, 0xCF	; 207
     33e:	fe 4f       	sbci	r31, 0xFE	; 254
     340:	a0 81       	ld	r26, Z
     342:	b1 81       	ldd	r27, Z+1	; 0x01
     344:	82 e0       	ldi	r24, 0x02	; 2
     346:	11 96       	adiw	r26, 0x01	; 1
     348:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     34a:	80 81       	ld	r24, Z
     34c:	91 81       	ldd	r25, Z+1	; 0x01
     34e:	0e 94 35 05 	call	0xa6a	; 0xa6a <can_cmd>
     352:	88 23       	and	r24, r24
     354:	21 f0       	breq	.+8      	; 0x35e <CANSendData+0x50>
			AddError(ERROR_CAN_ACCEPTED);
     356:	81 e0       	ldi	r24, 0x01	; 1
     358:	0e 94 c5 0b 	call	0x178a	; 0x178a <AddError>
     35c:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     35e:	81 e0       	ldi	r24, 0x01	; 1
     360:	80 93 3c 01 	sts	0x013C, r24
     364:	08 95       	ret
		}		
	}else{
		can_rx->cmd=CMD_RX_DATA;
     366:	e0 91 3e 01 	lds	r30, 0x013E
     36a:	f0 91 3f 01 	lds	r31, 0x013F
     36e:	85 e0       	ldi	r24, 0x05	; 5
     370:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     372:	80 91 3e 01 	lds	r24, 0x013E
     376:	90 91 3f 01 	lds	r25, 0x013F
     37a:	0e 94 35 05 	call	0xa6a	; 0xa6a <can_cmd>
     37e:	08 95       	ret

00000380 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     386:	e0 91 3b 01 	lds	r30, 0x013B
     38a:	f0 e0       	ldi	r31, 0x00	; 0
     38c:	cf 01       	movw	r24, r30
     38e:	01 96       	adiw	r24, 0x01	; 1
     390:	65 e0       	ldi	r22, 0x05	; 5
     392:	70 e0       	ldi	r23, 0x00	; 0
     394:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <__divmodhi4>
     398:	20 91 3d 01 	lds	r18, 0x013D
     39c:	30 e0       	ldi	r19, 0x00	; 0
     39e:	82 17       	cp	r24, r18
     3a0:	93 07       	cpc	r25, r19
     3a2:	49 f0       	breq	.+18     	; 0x3b6 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     3a4:	ee 0f       	add	r30, r30
     3a6:	ff 1f       	adc	r31, r31
     3a8:	ef 5c       	subi	r30, 0xCF	; 207
     3aa:	fe 4f       	sbci	r31, 0xFE	; 254
     3ac:	d1 83       	std	Z+1, r29	; 0x01
     3ae:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     3b0:	80 93 3b 01 	sts	0x013B, r24
     3b4:	03 c0       	rjmp	.+6      	; 0x3bc <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     3b6:	84 e0       	ldi	r24, 0x04	; 4
     3b8:	0e 94 c5 0b 	call	0x178a	; 0x178a <AddError>
	}
	if(can_Status==CAN_Ready){
     3bc:	80 91 3c 01 	lds	r24, 0x013C
     3c0:	88 23       	and	r24, r24
     3c2:	11 f4       	brne	.+4      	; 0x3c8 <CANAddSendData+0x48>
		CANSendData();
     3c4:	0e 94 87 01 	call	0x30e	; 0x30e <CANSendData>
	}
}
     3c8:	df 91       	pop	r29
     3ca:	cf 91       	pop	r28
     3cc:	08 95       	ret

000003ce <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     3ce:	e0 91 3d 01 	lds	r30, 0x013D
     3d2:	f0 e0       	ldi	r31, 0x00	; 0
     3d4:	ee 0f       	add	r30, r30
     3d6:	ff 1f       	adc	r31, r31
     3d8:	ef 5c       	subi	r30, 0xCF	; 207
     3da:	fe 4f       	sbci	r31, 0xFE	; 254
}
     3dc:	80 81       	ld	r24, Z
     3de:	91 81       	ldd	r25, Z+1	; 0x01
     3e0:	08 95       	ret

000003e2 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     3e2:	e0 91 3d 01 	lds	r30, 0x013D
     3e6:	f0 e0       	ldi	r31, 0x00	; 0
     3e8:	ee 0f       	add	r30, r30
     3ea:	ff 1f       	adc	r31, r31
     3ec:	ef 5c       	subi	r30, 0xCF	; 207
     3ee:	fe 4f       	sbci	r31, 0xFE	; 254
     3f0:	a0 81       	ld	r26, Z
     3f2:	b1 81       	ldd	r27, Z+1	; 0x01
     3f4:	8c e0       	ldi	r24, 0x0C	; 12
     3f6:	11 96       	adiw	r26, 0x01	; 1
     3f8:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     3fa:	80 81       	ld	r24, Z
     3fc:	91 81       	ldd	r25, Z+1	; 0x01
     3fe:	0e 94 35 05 	call	0xa6a	; 0xa6a <can_cmd>
	can_Status=CAN_Ready;
     402:	10 92 3c 01 	sts	0x013C, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     406:	80 91 3d 01 	lds	r24, 0x013D
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	65 e0       	ldi	r22, 0x05	; 5
     410:	70 e0       	ldi	r23, 0x00	; 0
     412:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <__divmodhi4>
     416:	80 93 3d 01 	sts	0x013D, r24
	CANSendData();
     41a:	0e 94 87 01 	call	0x30e	; 0x30e <CANSendData>
}
     41e:	08 95       	ret

00000420 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     420:	80 91 3c 01 	lds	r24, 0x013C
     424:	81 30       	cpi	r24, 0x01	; 1
     426:	f9 f4       	brne	.+62     	; 0x466 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     428:	e0 91 3d 01 	lds	r30, 0x013D
     42c:	f0 e0       	ldi	r31, 0x00	; 0
     42e:	ee 0f       	add	r30, r30
     430:	ff 1f       	adc	r31, r31
     432:	ef 5c       	subi	r30, 0xCF	; 207
     434:	fe 4f       	sbci	r31, 0xFE	; 254
     436:	a0 81       	ld	r26, Z
     438:	b1 81       	ldd	r27, Z+1	; 0x01
     43a:	8c e0       	ldi	r24, 0x0C	; 12
     43c:	11 96       	adiw	r26, 0x01	; 1
     43e:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     440:	80 81       	ld	r24, Z
     442:	91 81       	ldd	r25, Z+1	; 0x01
     444:	0e 94 35 05 	call	0xa6a	; 0xa6a <can_cmd>
		AddError(ERROR_CAN_SEND);
     448:	82 e0       	ldi	r24, 0x02	; 2
     44a:	0e 94 c5 0b 	call	0x178a	; 0x178a <AddError>
		can_Status=CAN_Ready;
     44e:	10 92 3c 01 	sts	0x013C, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     452:	80 91 3d 01 	lds	r24, 0x013D
     456:	90 e0       	ldi	r25, 0x00	; 0
     458:	01 96       	adiw	r24, 0x01	; 1
     45a:	65 e0       	ldi	r22, 0x05	; 5
     45c:	70 e0       	ldi	r23, 0x00	; 0
     45e:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <__divmodhi4>
     462:	80 93 3d 01 	sts	0x013D, r24
     466:	08 95       	ret

00000468 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     468:	cf 93       	push	r28
     46a:	df 93       	push	r29
     46c:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     46e:	8c e0       	ldi	r24, 0x0C	; 12
     470:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     472:	ce 01       	movw	r24, r28
     474:	0e 94 35 05 	call	0xa6a	; 0xa6a <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     478:	ce 01       	movw	r24, r28
     47a:	0e 94 0f 0b 	call	0x161e	; 0x161e <can_get_status>
     47e:	81 30       	cpi	r24, 0x01	; 1
     480:	d9 f3       	breq	.-10     	; 0x478 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     482:	85 e0       	ldi	r24, 0x05	; 5
     484:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     486:	ce 01       	movw	r24, r28
     488:	0e 94 35 05 	call	0xa6a	; 0xa6a <can_cmd>
}
     48c:	df 91       	pop	r29
     48e:	cf 91       	pop	r28
     490:	08 95       	ret

00000492 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     492:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     494:	ad ee       	ldi	r26, 0xED	; 237
     496:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     498:	8e ee       	ldi	r24, 0xEE	; 238
     49a:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     49c:	32 2f       	mov	r19, r18
     49e:	32 95       	swap	r19
     4a0:	30 7f       	andi	r19, 0xF0	; 240
     4a2:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     4a4:	fc 01       	movw	r30, r24
     4a6:	11 92       	st	Z+, r1
     4a8:	e8 3f       	cpi	r30, 0xF8	; 248
     4aa:	f1 05       	cpc	r31, r1
     4ac:	e1 f7       	brne	.-8      	; 0x4a6 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4ae:	2f 5f       	subi	r18, 0xFF	; 255
     4b0:	2f 30       	cpi	r18, 0x0F	; 15
     4b2:	a1 f7       	brne	.-24     	; 0x49c <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     4b4:	08 95       	ret

000004b6 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     4b6:	ed ee       	ldi	r30, 0xED	; 237
     4b8:	f0 e0       	ldi	r31, 0x00	; 0
     4ba:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     4bc:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4be:	80 91 ef 00 	lds	r24, 0x00EF
     4c2:	80 7c       	andi	r24, 0xC0	; 192
     4c4:	69 f0       	breq	.+26     	; 0x4e0 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4c6:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     4c8:	ad ee       	ldi	r26, 0xED	; 237
     4ca:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4cc:	ef ee       	ldi	r30, 0xEF	; 239
     4ce:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     4d0:	98 2f       	mov	r25, r24
     4d2:	92 95       	swap	r25
     4d4:	90 7f       	andi	r25, 0xF0	; 240
     4d6:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4d8:	90 81       	ld	r25, Z
     4da:	90 7c       	andi	r25, 0xC0	; 192
     4dc:	29 f4       	brne	.+10     	; 0x4e8 <can_get_mob_free+0x32>
     4de:	01 c0       	rjmp	.+2      	; 0x4e2 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4e0:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     4e2:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     4e6:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4e8:	8f 5f       	subi	r24, 0xFF	; 255
     4ea:	8f 30       	cpi	r24, 0x0F	; 15
     4ec:	89 f7       	brne	.-30     	; 0x4d0 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     4ee:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     4f2:	8f ef       	ldi	r24, 0xFF	; 255
}
     4f4:	08 95       	ret

000004f6 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     4f6:	80 91 ef 00 	lds	r24, 0x00EF
     4fa:	80 7c       	andi	r24, 0xC0	; 192
     4fc:	69 f0       	breq	.+26     	; 0x518 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     4fe:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     502:	89 2f       	mov	r24, r25
     504:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     506:	80 32       	cpi	r24, 0x20	; 32
     508:	41 f0       	breq	.+16     	; 0x51a <can_get_mob_status+0x24>
     50a:	80 34       	cpi	r24, 0x40	; 64
     50c:	31 f0       	breq	.+12     	; 0x51a <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     50e:	80 3a       	cpi	r24, 0xA0	; 160
     510:	21 f0       	breq	.+8      	; 0x51a <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     512:	89 2f       	mov	r24, r25
     514:	8f 71       	andi	r24, 0x1F	; 31
     516:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     518:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     51a:	08 95       	ret

0000051c <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     51c:	cf 93       	push	r28
     51e:	df 93       	push	r29
     520:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     522:	80 91 ef 00 	lds	r24, 0x00EF
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	8f 70       	andi	r24, 0x0F	; 15
     52a:	90 70       	andi	r25, 0x00	; 0
     52c:	18 16       	cp	r1, r24
     52e:	19 06       	cpc	r1, r25
     530:	a4 f4       	brge	.+40     	; 0x55a <can_get_data+0x3e>
     532:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     534:	ea ef       	ldi	r30, 0xFA	; 250
     536:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     538:	cf ee       	ldi	r28, 0xEF	; 239
     53a:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     53c:	80 81       	ld	r24, Z
     53e:	da 01       	movw	r26, r20
     540:	a6 0f       	add	r26, r22
     542:	b1 1d       	adc	r27, r1
     544:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     546:	6f 5f       	subi	r22, 0xFF	; 255
     548:	88 81       	ld	r24, Y
     54a:	26 2f       	mov	r18, r22
     54c:	30 e0       	ldi	r19, 0x00	; 0
     54e:	90 e0       	ldi	r25, 0x00	; 0
     550:	8f 70       	andi	r24, 0x0F	; 15
     552:	90 70       	andi	r25, 0x00	; 0
     554:	28 17       	cp	r18, r24
     556:	39 07       	cpc	r19, r25
     558:	8c f3       	brlt	.-30     	; 0x53c <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     55a:	df 91       	pop	r29
     55c:	cf 91       	pop	r28
     55e:	08 95       	ret

00000560 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     560:	2f 92       	push	r2
     562:	3f 92       	push	r3
     564:	4f 92       	push	r4
     566:	5f 92       	push	r5
     568:	6f 92       	push	r6
     56a:	7f 92       	push	r7
     56c:	8f 92       	push	r8
     56e:	9f 92       	push	r9
     570:	af 92       	push	r10
     572:	bf 92       	push	r11
     574:	cf 92       	push	r12
     576:	df 92       	push	r13
     578:	ef 92       	push	r14
     57a:	ff 92       	push	r15
     57c:	0f 93       	push	r16
     57e:	1f 93       	push	r17
     580:	cf 93       	push	r28
     582:	df 93       	push	r29
     584:	00 d0       	rcall	.+0      	; 0x586 <can_auto_baudrate+0x26>
     586:	00 d0       	rcall	.+0      	; 0x588 <can_auto_baudrate+0x28>
     588:	00 d0       	rcall	.+0      	; 0x58a <can_auto_baudrate+0x2a>
     58a:	cd b7       	in	r28, 0x3d	; 61
     58c:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     58e:	88 23       	and	r24, r24
     590:	09 f4       	brne	.+2      	; 0x594 <can_auto_baudrate+0x34>
     592:	7c c0       	rjmp	.+248    	; 0x68c <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     594:	80 91 e2 00 	lds	r24, 0x00E2
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	8e 77       	andi	r24, 0x7E	; 126
     59c:	90 70       	andi	r25, 0x00	; 0
     59e:	95 95       	asr	r25
     5a0:	87 95       	ror	r24
     5a2:	01 96       	adiw	r24, 0x01	; 1
     5a4:	82 30       	cpi	r24, 0x02	; 2
     5a6:	91 05       	cpc	r25, r1
     5a8:	5c f0       	brlt	.+22     	; 0x5c0 <can_auto_baudrate+0x60>
     5aa:	80 91 e2 00 	lds	r24, 0x00E2
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	8e 77       	andi	r24, 0x7E	; 126
     5b2:	90 70       	andi	r25, 0x00	; 0
     5b4:	95 95       	asr	r25
     5b6:	87 95       	ror	r24
     5b8:	28 2f       	mov	r18, r24
     5ba:	2f 5f       	subi	r18, 0xFF	; 255
     5bc:	29 83       	std	Y+1, r18	; 0x01
     5be:	02 c0       	rjmp	.+4      	; 0x5c4 <can_auto_baudrate+0x64>
     5c0:	81 e0       	ldi	r24, 0x01	; 1
     5c2:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     5c4:	80 91 e3 00 	lds	r24, 0x00E3
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	8e 70       	andi	r24, 0x0E	; 14
     5cc:	90 70       	andi	r25, 0x00	; 0
     5ce:	95 95       	asr	r25
     5d0:	87 95       	ror	r24
     5d2:	01 96       	adiw	r24, 0x01	; 1
     5d4:	82 30       	cpi	r24, 0x02	; 2
     5d6:	91 05       	cpc	r25, r1
     5d8:	54 f0       	brlt	.+20     	; 0x5ee <can_auto_baudrate+0x8e>
     5da:	80 91 e3 00 	lds	r24, 0x00E3
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	8e 70       	andi	r24, 0x0E	; 14
     5e2:	90 70       	andi	r25, 0x00	; 0
     5e4:	95 95       	asr	r25
     5e6:	87 95       	ror	r24
     5e8:	38 2e       	mov	r3, r24
     5ea:	33 94       	inc	r3
     5ec:	02 c0       	rjmp	.+4      	; 0x5f2 <can_auto_baudrate+0x92>
     5ee:	33 24       	eor	r3, r3
     5f0:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     5f2:	80 91 e4 00 	lds	r24, 0x00E4
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	8e 70       	andi	r24, 0x0E	; 14
     5fa:	90 70       	andi	r25, 0x00	; 0
     5fc:	95 95       	asr	r25
     5fe:	87 95       	ror	r24
     600:	01 96       	adiw	r24, 0x01	; 1
     602:	83 30       	cpi	r24, 0x03	; 3
     604:	91 05       	cpc	r25, r1
     606:	54 f0       	brlt	.+20     	; 0x61c <can_auto_baudrate+0xbc>
     608:	80 91 e4 00 	lds	r24, 0x00E4
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	8e 70       	andi	r24, 0x0E	; 14
     610:	90 70       	andi	r25, 0x00	; 0
     612:	95 95       	asr	r25
     614:	87 95       	ror	r24
     616:	78 2e       	mov	r7, r24
     618:	73 94       	inc	r7
     61a:	03 c0       	rjmp	.+6      	; 0x622 <can_auto_baudrate+0xc2>
     61c:	77 24       	eor	r7, r7
     61e:	68 94       	set
     620:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     622:	80 91 e4 00 	lds	r24, 0x00E4
     626:	90 e0       	ldi	r25, 0x00	; 0
     628:	80 77       	andi	r24, 0x70	; 112
     62a:	90 70       	andi	r25, 0x00	; 0
     62c:	95 95       	asr	r25
     62e:	87 95       	ror	r24
     630:	95 95       	asr	r25
     632:	87 95       	ror	r24
     634:	95 95       	asr	r25
     636:	87 95       	ror	r24
     638:	95 95       	asr	r25
     63a:	87 95       	ror	r24
     63c:	01 96       	adiw	r24, 0x01	; 1
     63e:	83 30       	cpi	r24, 0x03	; 3
     640:	91 05       	cpc	r25, r1
     642:	84 f0       	brlt	.+32     	; 0x664 <can_auto_baudrate+0x104>
     644:	80 91 e4 00 	lds	r24, 0x00E4
     648:	90 e0       	ldi	r25, 0x00	; 0
     64a:	80 77       	andi	r24, 0x70	; 112
     64c:	90 70       	andi	r25, 0x00	; 0
     64e:	95 95       	asr	r25
     650:	87 95       	ror	r24
     652:	95 95       	asr	r25
     654:	87 95       	ror	r24
     656:	95 95       	asr	r25
     658:	87 95       	ror	r24
     65a:	95 95       	asr	r25
     65c:	87 95       	ror	r24
     65e:	68 2e       	mov	r6, r24
     660:	63 94       	inc	r6
     662:	03 c0       	rjmp	.+6      	; 0x66a <can_auto_baudrate+0x10a>
     664:	66 24       	eor	r6, r6
     666:	68 94       	set
     668:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     66a:	87 2d       	mov	r24, r7
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	83 0d       	add	r24, r3
     670:	91 1d       	adc	r25, r1
     672:	86 0d       	add	r24, r6
     674:	91 1d       	adc	r25, r1
     676:	01 96       	adiw	r24, 0x01	; 1
     678:	88 30       	cpi	r24, 0x08	; 8
     67a:	91 05       	cpc	r25, r1
     67c:	14 f4       	brge	.+4      	; 0x682 <can_auto_baudrate+0x122>
     67e:	88 e0       	ldi	r24, 0x08	; 8
     680:	90 e0       	ldi	r25, 0x00	; 0
     682:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     684:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     686:	22 24       	eor	r2, r2
     688:	23 94       	inc	r2
     68a:	10 c0       	rjmp	.+32     	; 0x6ac <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     68c:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     68e:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     690:	66 24       	eor	r6, r6
     692:	68 94       	set
     694:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     696:	77 24       	eor	r7, r7
     698:	68 94       	set
     69a:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     69c:	98 e0       	ldi	r25, 0x08	; 8
     69e:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     6a0:	0f 2e       	mov	r0, r31
     6a2:	f3 e0       	ldi	r31, 0x03	; 3
     6a4:	3f 2e       	mov	r3, r31
     6a6:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     6a8:	a1 e0       	ldi	r26, 0x01	; 1
     6aa:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     6ac:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     6ae:	ad ee       	ldi	r26, 0xED	; 237
     6b0:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     6b2:	8e ee       	ldi	r24, 0xEE	; 238
     6b4:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     6b6:	32 2f       	mov	r19, r18
     6b8:	32 95       	swap	r19
     6ba:	30 7f       	andi	r19, 0xF0	; 240
     6bc:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     6be:	fc 01       	movw	r30, r24
     6c0:	11 92       	st	Z+, r1
     6c2:	e8 3f       	cpi	r30, 0xF8	; 248
     6c4:	f1 05       	cpc	r31, r1
     6c6:	e1 f7       	brne	.-8      	; 0x6c0 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     6c8:	2f 5f       	subi	r18, 0xFF	; 255
     6ca:	2f 30       	cpi	r18, 0x0F	; 15
     6cc:	a1 f7       	brne	.-24     	; 0x6b6 <can_auto_baudrate+0x156>
     6ce:	a4 2e       	mov	r10, r20
     6d0:	62 2d       	mov	r22, r2
     6d2:	dd 24       	eor	r13, r13
     6d4:	88 24       	eor	r8, r8
     6d6:	99 24       	eor	r9, r9
     6d8:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     6da:	0f 2e       	mov	r0, r31
     6dc:	f8 ed       	ldi	r31, 0xD8	; 216
     6de:	ef 2e       	mov	r14, r31
     6e0:	ff 24       	eor	r15, r15
     6e2:	f0 2d       	mov	r31, r0
     6e4:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     6e6:	e9 ed       	ldi	r30, 0xD9	; 217
     6e8:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     6ea:	0a ed       	ldi	r16, 0xDA	; 218
     6ec:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     6ee:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     6f0:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     6f2:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     6f4:	b2 e0       	ldi	r27, 0x02	; 2
     6f6:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     6f8:	88 e0       	ldi	r24, 0x08	; 8
     6fa:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     6fc:	91 e0       	ldi	r25, 0x01	; 1
     6fe:	a9 16       	cp	r10, r25
     700:	09 f0       	breq	.+2      	; 0x704 <can_auto_baudrate+0x1a4>
     702:	57 c0       	rjmp	.+174    	; 0x7b2 <can_auto_baudrate+0x252>
        {
            Can_reset();
     704:	d7 01       	movw	r26, r14
     706:	5c 93       	st	X, r21
            conf_index++;
     708:	08 94       	sec
     70a:	81 1c       	adc	r8, r1
     70c:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     70e:	89 81       	ldd	r24, Y+1	; 0x01
     710:	81 50       	subi	r24, 0x01	; 1
     712:	88 0f       	add	r24, r24
     714:	a2 ee       	ldi	r26, 0xE2	; 226
     716:	b0 e0       	ldi	r27, 0x00	; 0
     718:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     71a:	86 2d       	mov	r24, r6
     71c:	86 95       	lsr	r24
     71e:	90 e0       	ldi	r25, 0x00	; 0
     720:	01 97       	sbiw	r24, 0x01	; 1
     722:	2c 01       	movw	r4, r24
     724:	44 0c       	add	r4, r4
     726:	55 1c       	adc	r5, r5
     728:	44 0c       	add	r4, r4
     72a:	55 1c       	adc	r5, r5
     72c:	44 0c       	add	r4, r4
     72e:	55 1c       	adc	r5, r5
     730:	44 0c       	add	r4, r4
     732:	55 1c       	adc	r5, r5
     734:	44 0c       	add	r4, r4
     736:	55 1c       	adc	r5, r5
     738:	83 2d       	mov	r24, r3
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	01 97       	sbiw	r24, 0x01	; 1
     73e:	88 0f       	add	r24, r24
     740:	99 1f       	adc	r25, r25
     742:	84 29       	or	r24, r4
     744:	a3 ee       	ldi	r26, 0xE3	; 227
     746:	b0 e0       	ldi	r27, 0x00	; 0
     748:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     74a:	86 2d       	mov	r24, r6
     74c:	90 e0       	ldi	r25, 0x00	; 0
     74e:	01 97       	sbiw	r24, 0x01	; 1
     750:	2c 01       	movw	r4, r24
     752:	44 0c       	add	r4, r4
     754:	55 1c       	adc	r5, r5
     756:	44 0c       	add	r4, r4
     758:	55 1c       	adc	r5, r5
     75a:	44 0c       	add	r4, r4
     75c:	55 1c       	adc	r5, r5
     75e:	44 0c       	add	r4, r4
     760:	55 1c       	adc	r5, r5
     762:	87 2d       	mov	r24, r7
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	01 97       	sbiw	r24, 0x01	; 1
     768:	88 0f       	add	r24, r24
     76a:	99 1f       	adc	r25, r25
     76c:	84 29       	or	r24, r4
     76e:	81 60       	ori	r24, 0x01	; 1
     770:	a4 ee       	ldi	r26, 0xE4	; 228
     772:	b0 e0       	ldi	r27, 0x00	; 0
     774:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     776:	c4 01       	movw	r24, r8
     778:	96 95       	lsr	r25
     77a:	87 95       	ror	r24
     77c:	96 95       	lsr	r25
     77e:	87 95       	ror	r24
     780:	96 95       	lsr	r25
     782:	87 95       	ror	r24
     784:	a5 ee       	ldi	r26, 0xE5	; 229
     786:	b0 e0       	ldi	r27, 0x00	; 0
     788:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     78a:	ad ee       	ldi	r26, 0xED	; 237
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     790:	ae ee       	ldi	r26, 0xEE	; 238
     792:	b0 e0       	ldi	r27, 0x00	; 0
     794:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     796:	80 e8       	ldi	r24, 0x80	; 128
     798:	af ee       	ldi	r26, 0xEF	; 239
     79a:	b0 e0       	ldi	r27, 0x00	; 0
     79c:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     79e:	8a e0       	ldi	r24, 0x0A	; 10
     7a0:	d7 01       	movw	r26, r14
     7a2:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     7a4:	80 81       	ld	r24, Z
     7a6:	82 ff       	sbrs	r24, 2
     7a8:	fd cf       	rjmp	.-6      	; 0x7a4 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     7aa:	8f ef       	ldi	r24, 0xFF	; 255
     7ac:	d8 01       	movw	r26, r16
     7ae:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     7b0:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     7b2:	41 30       	cpi	r20, 0x01	; 1
     7b4:	b1 f5       	brne	.+108    	; 0x822 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     7b6:	ae ee       	ldi	r26, 0xEE	; 238
     7b8:	b0 e0       	ldi	r27, 0x00	; 0
     7ba:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	85 ff       	sbrs	r24, 5
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     7c2:	af ee       	ldi	r26, 0xEF	; 239
     7c4:	b0 e0       	ldi	r27, 0x00	; 0
     7c6:	8c 91       	ld	r24, X
     7c8:	8f 73       	andi	r24, 0x3F	; 63
     7ca:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     7cc:	d7 01       	movw	r26, r14
     7ce:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     7d0:	80 81       	ld	r24, Z
     7d2:	82 fd       	sbrc	r24, 2
     7d4:	fd cf       	rjmp	.-6      	; 0x7d0 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     7d6:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     7d8:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     7da:	32 2f       	mov	r19, r18
     7dc:	be c0       	rjmp	.+380    	; 0x95a <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     7de:	8f 71       	andi	r24, 0x1F	; 31
     7e0:	90 70       	andi	r25, 0x00	; 0
     7e2:	00 97       	sbiw	r24, 0x00	; 0
     7e4:	11 f0       	breq	.+4      	; 0x7ea <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     7e6:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     7e8:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     7ea:	d8 01       	movw	r26, r16
     7ec:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     7ee:	55 24       	eor	r5, r5
     7f0:	45 fe       	sbrs	r4, 5
     7f2:	0d c0       	rjmp	.+26     	; 0x80e <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     7f4:	77 23       	and	r23, r23
     7f6:	29 f4       	brne	.+10     	; 0x802 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     7f8:	8c 91       	ld	r24, X
     7fa:	80 62       	ori	r24, 0x20	; 32
     7fc:	8c 93       	st	X, r24
                        ovrtim_flag++;
     7fe:	7c 2d       	mov	r23, r12
     800:	06 c0       	rjmp	.+12     	; 0x80e <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     802:	d8 01       	movw	r26, r16
     804:	8c 91       	ld	r24, X
     806:	80 62       	ori	r24, 0x20	; 32
     808:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     80a:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     80c:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     80e:	c2 01       	movw	r24, r4
     810:	8f 70       	andi	r24, 0x0F	; 15
     812:	90 70       	andi	r25, 0x00	; 0
     814:	00 97       	sbiw	r24, 0x00	; 0
     816:	09 f0       	breq	.+2      	; 0x81a <can_auto_baudrate+0x2ba>
     818:	9d c0       	rjmp	.+314    	; 0x954 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     81a:	41 30       	cpi	r20, 0x01	; 1
     81c:	61 f2       	breq	.-104    	; 0x7b6 <can_auto_baudrate+0x256>
     81e:	35 2f       	mov	r19, r21
     820:	01 c0       	rjmp	.+2      	; 0x824 <can_auto_baudrate+0x2c4>
     822:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     824:	61 30       	cpi	r22, 0x01	; 1
     826:	09 f0       	breq	.+2      	; 0x82a <can_auto_baudrate+0x2ca>
     828:	78 c0       	rjmp	.+240    	; 0x91a <can_auto_baudrate+0x3ba>
     82a:	83 2f       	mov	r24, r19
     82c:	37 2d       	mov	r19, r7
     82e:	7a 2c       	mov	r7, r10
     830:	ad 2c       	mov	r10, r13
     832:	d7 2e       	mov	r13, r23
     834:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     836:	21 10       	cpse	r2, r1
     838:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     83a:	39 30       	cpi	r19, 0x09	; 9
     83c:	78 f1       	brcs	.+94     	; 0x89c <can_auto_baudrate+0x33c>
     83e:	b7 e0       	ldi	r27, 0x07	; 7
     840:	b6 15       	cp	r27, r6
     842:	60 f5       	brcc	.+88     	; 0x89c <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     844:	8a 81       	ldd	r24, Y+2	; 0x02
     846:	89 31       	cpi	r24, 0x19	; 25
     848:	31 f0       	breq	.+12     	; 0x856 <can_auto_baudrate+0x2f6>
     84a:	8f 5f       	subi	r24, 0xFF	; 255
     84c:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     84e:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     850:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     852:	36 2d       	mov	r19, r6
     854:	59 c0       	rjmp	.+178    	; 0x908 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     856:	99 81       	ldd	r25, Y+1	; 0x01
     858:	90 34       	cpi	r25, 0x40	; 64
     85a:	41 f0       	breq	.+16     	; 0x86c <can_auto_baudrate+0x30c>
     85c:	9f 5f       	subi	r25, 0xFF	; 255
     85e:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     860:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     862:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     864:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     866:	ae 81       	ldd	r26, Y+6	; 0x06
     868:	aa 83       	std	Y+2, r26	; 0x02
     86a:	4e c0       	rjmp	.+156    	; 0x908 <can_auto_baudrate+0x3a8>
     86c:	a7 2c       	mov	r10, r7
     86e:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     870:	af ee       	ldi	r26, 0xEF	; 239
     872:	b0 e0       	ldi	r27, 0x00	; 0
     874:	8c 91       	ld	r24, X
     876:	8f 73       	andi	r24, 0x3F	; 63
     878:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     87a:	d7 01       	movw	r26, r14
     87c:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     87e:	80 81       	ld	r24, Z
     880:	82 fd       	sbrc	r24, 2
     882:	fd cf       	rjmp	.-6      	; 0x87e <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     884:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     886:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     888:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     88a:	66 24       	eor	r6, r6
     88c:	68 94       	set
     88e:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     890:	77 24       	eor	r7, r7
     892:	68 94       	set
     894:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     896:	b8 e0       	ldi	r27, 0x08	; 8
     898:	ba 83       	std	Y+2, r27	; 0x02
     89a:	69 c0       	rjmp	.+210    	; 0x96e <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     89c:	36 30       	cpi	r19, 0x06	; 6
     89e:	58 f0       	brcs	.+22     	; 0x8b6 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     8a0:	43 2e       	mov	r4, r19
     8a2:	55 24       	eor	r5, r5
     8a4:	86 2d       	mov	r24, r6
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	01 96       	adiw	r24, 0x01	; 1
     8aa:	84 15       	cp	r24, r4
     8ac:	95 05       	cpc	r25, r5
     8ae:	24 f4       	brge	.+8      	; 0x8b8 <can_auto_baudrate+0x358>
     8b0:	63 94       	inc	r6
     8b2:	36 2d       	mov	r19, r6
     8b4:	01 c0       	rjmp	.+2      	; 0x8b8 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     8b6:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     8b8:	36 2c       	mov	r3, r6
     8ba:	33 0e       	add	r3, r19
     8bc:	30 94       	com	r3
     8be:	8a 81       	ldd	r24, Y+2	; 0x02
     8c0:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     8c2:	83 2d       	mov	r24, r3
     8c4:	81 50       	subi	r24, 0x01	; 1
     8c6:	88 30       	cpi	r24, 0x08	; 8
     8c8:	e0 f4       	brcc	.+56     	; 0x902 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     8ca:	46 2c       	mov	r4, r6
     8cc:	55 24       	eor	r5, r5
     8ce:	83 2d       	mov	r24, r3
     8d0:	90 e0       	ldi	r25, 0x00	; 0
     8d2:	dc 01       	movw	r26, r24
     8d4:	11 96       	adiw	r26, 0x01	; 1
     8d6:	a3 0f       	add	r26, r19
     8d8:	b1 1d       	adc	r27, r1
     8da:	bd 83       	std	Y+5, r27	; 0x05
     8dc:	ac 83       	std	Y+4, r26	; 0x04
     8de:	c2 01       	movw	r24, r4
     8e0:	88 0f       	add	r24, r24
     8e2:	99 1f       	adc	r25, r25
     8e4:	88 0f       	add	r24, r24
     8e6:	99 1f       	adc	r25, r25
     8e8:	8a 17       	cp	r24, r26
     8ea:	9b 07       	cpc	r25, r27
     8ec:	64 f0       	brlt	.+24     	; 0x906 <can_auto_baudrate+0x3a6>
     8ee:	c2 01       	movw	r24, r4
     8f0:	88 0f       	add	r24, r24
     8f2:	99 1f       	adc	r25, r25
     8f4:	84 0d       	add	r24, r4
     8f6:	95 1d       	adc	r25, r5
     8f8:	a8 17       	cp	r26, r24
     8fa:	b9 07       	cpc	r27, r25
     8fc:	84 f5       	brge	.+96     	; 0x95e <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     8fe:	2c 2c       	mov	r2, r12
     900:	03 c0       	rjmp	.+6      	; 0x908 <can_auto_baudrate+0x3a8>
     902:	2c 2c       	mov	r2, r12
     904:	01 c0       	rjmp	.+2      	; 0x908 <can_auto_baudrate+0x3a8>
     906:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     908:	61 30       	cpi	r22, 0x01	; 1
     90a:	09 f4       	brne	.+2      	; 0x90e <can_auto_baudrate+0x3ae>
     90c:	94 cf       	rjmp	.-216    	; 0x836 <can_auto_baudrate+0x2d6>
     90e:	87 2f       	mov	r24, r23
     910:	7d 2d       	mov	r23, r13
     912:	da 2c       	mov	r13, r10
     914:	a7 2c       	mov	r10, r7
     916:	73 2e       	mov	r7, r19
     918:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     91a:	31 30       	cpi	r19, 0x01	; 1
     91c:	09 f4       	brne	.+2      	; 0x920 <can_auto_baudrate+0x3c0>
     91e:	ee ce       	rjmp	.-548    	; 0x6fc <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     920:	8d 2d       	mov	r24, r13
     922:	26 96       	adiw	r28, 0x06	; 6
     924:	0f b6       	in	r0, 0x3f	; 63
     926:	f8 94       	cli
     928:	de bf       	out	0x3e, r29	; 62
     92a:	0f be       	out	0x3f, r0	; 63
     92c:	cd bf       	out	0x3d, r28	; 61
     92e:	df 91       	pop	r29
     930:	cf 91       	pop	r28
     932:	1f 91       	pop	r17
     934:	0f 91       	pop	r16
     936:	ff 90       	pop	r15
     938:	ef 90       	pop	r14
     93a:	df 90       	pop	r13
     93c:	cf 90       	pop	r12
     93e:	bf 90       	pop	r11
     940:	af 90       	pop	r10
     942:	9f 90       	pop	r9
     944:	8f 90       	pop	r8
     946:	7f 90       	pop	r7
     948:	6f 90       	pop	r6
     94a:	5f 90       	pop	r5
     94c:	4f 90       	pop	r4
     94e:	3f 90       	pop	r3
     950:	2f 90       	pop	r2
     952:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     954:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     956:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     958:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     95a:	42 2f       	mov	r20, r18
     95c:	63 cf       	rjmp	.-314    	; 0x824 <can_auto_baudrate+0x2c4>
     95e:	87 2f       	mov	r24, r23
     960:	7d 2d       	mov	r23, r13
     962:	da 2c       	mov	r13, r10
     964:	a7 2c       	mov	r10, r7
     966:	73 2e       	mov	r7, r19
     968:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     96a:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     96c:	25 2e       	mov	r2, r21
     96e:	62 2f       	mov	r22, r18
     970:	d4 cf       	rjmp	.-88     	; 0x91a <can_auto_baudrate+0x3ba>

00000972 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     972:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     976:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     97a:	40 93 e4 00 	sts	0x00E4, r20
    return 1;
}
     97e:	81 e0       	ldi	r24, 0x01	; 1
     980:	08 95       	ret

00000982 <can_fixed_baudrate>:
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 baudrate)
{
	#if FOSC == 16000  
		Can_reset();
     982:	91 e0       	ldi	r25, 0x01	; 1
     984:	90 93 d8 00 	sts	0x00D8, r25
		if      (baudrate == CAN_100) Can_conf_bt_flex(0x12, 0x0C, 0x37 ); //!< -- 100Kb/s, 16x Tscl, sampling at 75%
     988:	81 30       	cpi	r24, 0x01	; 1
     98a:	31 f4       	brne	.+12     	; 0x998 <can_fixed_baudrate+0x16>
     98c:	82 e1       	ldi	r24, 0x12	; 18
     98e:	6c e0       	ldi	r22, 0x0C	; 12
     990:	47 e3       	ldi	r20, 0x37	; 55
     992:	0e 94 b9 04 	call	0x972	; 0x972 <Can_conf_bt_flex>
     996:	2e c0       	rjmp	.+92     	; 0x9f4 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_125) Can_conf_bt_flex(0x0E, 0x0C, 0x37 ); //!< -- 125Kb/s, 16x Tscl, sampling at 75%
     998:	82 30       	cpi	r24, 0x02	; 2
     99a:	31 f4       	brne	.+12     	; 0x9a8 <can_fixed_baudrate+0x26>
     99c:	8e e0       	ldi	r24, 0x0E	; 14
     99e:	6c e0       	ldi	r22, 0x0C	; 12
     9a0:	47 e3       	ldi	r20, 0x37	; 55
     9a2:	0e 94 b9 04 	call	0x972	; 0x972 <Can_conf_bt_flex>
     9a6:	26 c0       	rjmp	.+76     	; 0x9f4 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_200) Can_conf_bt_flex(0x08, 0x0C, 0x37 ); //!< -- 200Kb/s, 16x Tscl, sampling at 75%
     9a8:	83 30       	cpi	r24, 0x03	; 3
     9aa:	31 f4       	brne	.+12     	; 0x9b8 <can_fixed_baudrate+0x36>
     9ac:	88 e0       	ldi	r24, 0x08	; 8
     9ae:	6c e0       	ldi	r22, 0x0C	; 12
     9b0:	47 e3       	ldi	r20, 0x37	; 55
     9b2:	0e 94 b9 04 	call	0x972	; 0x972 <Can_conf_bt_flex>
     9b6:	1e c0       	rjmp	.+60     	; 0x9f4 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_250) Can_conf_bt_flex(0x06, 0x0C, 0x37 ); //!< -- 250Kb/s, 16x Tscl, sampling at 75%
     9b8:	84 30       	cpi	r24, 0x04	; 4
     9ba:	31 f4       	brne	.+12     	; 0x9c8 <can_fixed_baudrate+0x46>
     9bc:	86 e0       	ldi	r24, 0x06	; 6
     9be:	6c e0       	ldi	r22, 0x0C	; 12
     9c0:	47 e3       	ldi	r20, 0x37	; 55
     9c2:	0e 94 b9 04 	call	0x972	; 0x972 <Can_conf_bt_flex>
     9c6:	16 c0       	rjmp	.+44     	; 0x9f4 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_500) Can_conf_bt_flex(0x06, 0x04, 0x13 ); //!< -- 500Kb/s, 8x Tscl, sampling at 75%
     9c8:	85 30       	cpi	r24, 0x05	; 5
     9ca:	31 f4       	brne	.+12     	; 0x9d8 <can_fixed_baudrate+0x56>
     9cc:	86 e0       	ldi	r24, 0x06	; 6
     9ce:	64 e0       	ldi	r22, 0x04	; 4
     9d0:	43 e1       	ldi	r20, 0x13	; 19
     9d2:	0e 94 b9 04 	call	0x972	; 0x972 <Can_conf_bt_flex>
     9d6:	0e c0       	rjmp	.+28     	; 0x9f4 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
     9d8:	86 30       	cpi	r24, 0x06	; 6
     9da:	31 f4       	brne	.+12     	; 0x9e8 <can_fixed_baudrate+0x66>
     9dc:	80 e0       	ldi	r24, 0x00	; 0
     9de:	6c e0       	ldi	r22, 0x0C	; 12
     9e0:	47 e3       	ldi	r20, 0x37	; 55
     9e2:	0e 94 b9 04 	call	0x972	; 0x972 <Can_conf_bt_flex>
     9e6:	06 c0       	rjmp	.+12     	; 0x9f4 <can_fixed_baudrate+0x72>
		else Can_conf_bt();
     9e8:	10 92 e2 00 	sts	0x00E2, r1
     9ec:	10 92 e3 00 	sts	0x00E3, r1
     9f0:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     9f4:	81 e0       	ldi	r24, 0x01	; 1
     9f6:	08 95       	ret

000009f8 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     9f8:	0f 93       	push	r16
     9fa:	1f 93       	push	r17
     9fc:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     9fe:	87 85       	ldd	r24, Z+15	; 0x0f
     a00:	88 23       	and	r24, r24
     a02:	91 f4       	brne	.+36     	; 0xa28 <get_idmask+0x30>
		mask = cmd->id_mask;
     a04:	02 85       	ldd	r16, Z+10	; 0x0a
     a06:	13 85       	ldd	r17, Z+11	; 0x0b
     a08:	24 85       	ldd	r18, Z+12	; 0x0c
     a0a:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     a0c:	0f 2e       	mov	r0, r31
     a0e:	f2 e1       	ldi	r31, 0x12	; 18
     a10:	00 0f       	add	r16, r16
     a12:	11 1f       	adc	r17, r17
     a14:	22 1f       	adc	r18, r18
     a16:	33 1f       	adc	r19, r19
     a18:	fa 95       	dec	r31
     a1a:	d1 f7       	brne	.-12     	; 0xa10 <get_idmask+0x18>
     a1c:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     a1e:	0f 6f       	ori	r16, 0xFF	; 255
     a20:	1f 6f       	ori	r17, 0xFF	; 255
     a22:	23 60       	ori	r18, 0x03	; 3
     a24:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     a26:	05 c0       	rjmp	.+10     	; 0xa32 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     a28:	02 85       	ldd	r16, Z+10	; 0x0a
     a2a:	13 85       	ldd	r17, Z+11	; 0x0b
     a2c:	24 85       	ldd	r18, Z+12	; 0x0c
     a2e:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     a30:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     a32:	60 2f       	mov	r22, r16
     a34:	71 2f       	mov	r23, r17
     a36:	82 2f       	mov	r24, r18
     a38:	93 2f       	mov	r25, r19
     a3a:	1f 91       	pop	r17
     a3c:	0f 91       	pop	r16
     a3e:	08 95       	ret

00000a40 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a40:	0e 94 c1 04 	call	0x982	; 0x982 <can_fixed_baudrate>
     a44:	88 23       	and	r24, r24
     a46:	49 f0       	breq	.+18     	; 0xa5a <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     a48:	0e 94 49 02 	call	0x492	; 0x492 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     a4c:	e8 ed       	ldi	r30, 0xD8	; 216
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	80 81       	ld	r24, Z
     a52:	82 60       	ori	r24, 0x02	; 2
     a54:	80 83       	st	Z, r24
    return (1);
     a56:	81 e0       	ldi	r24, 0x01	; 1
     a58:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a5a:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     a5c:	08 95       	ret

00000a5e <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     a5e:	e8 ed       	ldi	r30, 0xD8	; 216
     a60:	f0 e0       	ldi	r31, 0x00	; 0
     a62:	80 81       	ld	r24, Z
     a64:	8d 7f       	andi	r24, 0xFD	; 253
     a66:	80 83       	st	Z, r24
}
     a68:	08 95       	ret

00000a6a <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     a6a:	0f 93       	push	r16
     a6c:	1f 93       	push	r17
     a6e:	cf 93       	push	r28
     a70:	df 93       	push	r29
     a72:	00 d0       	rcall	.+0      	; 0xa74 <can_cmd+0xa>
     a74:	00 d0       	rcall	.+0      	; 0xa76 <can_cmd+0xc>
     a76:	cd b7       	in	r28, 0x3d	; 61
     a78:	de b7       	in	r29, 0x3e	; 62
     a7a:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     a7c:	dc 01       	movw	r26, r24
     a7e:	11 96       	adiw	r26, 0x01	; 1
     a80:	8c 91       	ld	r24, X
     a82:	11 97       	sbiw	r26, 0x01	; 1
     a84:	8c 30       	cpi	r24, 0x0C	; 12
     a86:	b1 f4       	brne	.+44     	; 0xab4 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     a88:	19 96       	adiw	r26, 0x09	; 9
     a8a:	8c 91       	ld	r24, X
     a8c:	19 97       	sbiw	r26, 0x09	; 9
     a8e:	80 36       	cpi	r24, 0x60	; 96
     a90:	69 f4       	brne	.+26     	; 0xaac <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     a92:	8c 91       	ld	r24, X
     a94:	82 95       	swap	r24
     a96:	80 7f       	andi	r24, 0xF0	; 240
     a98:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     a9c:	ef ee       	ldi	r30, 0xEF	; 239
     a9e:	f0 e0       	ldi	r31, 0x00	; 0
     aa0:	80 81       	ld	r24, Z
     aa2:	8f 73       	andi	r24, 0x3F	; 63
     aa4:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     aa6:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     aaa:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     aac:	f8 01       	movw	r30, r16
     aae:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ab0:	80 e0       	ldi	r24, 0x00	; 0
     ab2:	ac c5       	rjmp	.+2904   	; 0x160c <__stack+0x50d>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     ab4:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     ab8:	8f 3f       	cpi	r24, 0xFF	; 255
     aba:	09 f4       	brne	.+2      	; 0xabe <can_cmd+0x54>
     abc:	a1 c5       	rjmp	.+2882   	; 0x1600 <__stack+0x501>
    {
      cmd->status = MOB_PENDING; 
     abe:	90 e6       	ldi	r25, 0x60	; 96
     ac0:	d8 01       	movw	r26, r16
     ac2:	19 96       	adiw	r26, 0x09	; 9
     ac4:	9c 93       	st	X, r25
     ac6:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     ac8:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     aca:	82 95       	swap	r24
     acc:	80 7f       	andi	r24, 0xF0	; 240
     ace:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     ad2:	ee ee       	ldi	r30, 0xEE	; 238
     ad4:	f0 e0       	ldi	r31, 0x00	; 0
     ad6:	11 92       	st	Z+, r1
     ad8:	e8 3f       	cpi	r30, 0xF8	; 248
     ada:	f1 05       	cpc	r31, r1
     adc:	e1 f7       	brne	.-8      	; 0xad6 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     ade:	f8 01       	movw	r30, r16
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	86 30       	cpi	r24, 0x06	; 6
     ae4:	09 f4       	brne	.+2      	; 0xae8 <can_cmd+0x7e>
     ae6:	56 c2       	rjmp	.+1196   	; 0xf94 <can_cmd+0x52a>
     ae8:	87 30       	cpi	r24, 0x07	; 7
     aea:	90 f4       	brcc	.+36     	; 0xb10 <can_cmd+0xa6>
     aec:	83 30       	cpi	r24, 0x03	; 3
     aee:	09 f4       	brne	.+2      	; 0xaf2 <can_cmd+0x88>
     af0:	12 c1       	rjmp	.+548    	; 0xd16 <can_cmd+0x2ac>
     af2:	84 30       	cpi	r24, 0x04	; 4
     af4:	30 f4       	brcc	.+12     	; 0xb02 <can_cmd+0x98>
     af6:	81 30       	cpi	r24, 0x01	; 1
     af8:	11 f1       	breq	.+68     	; 0xb3e <can_cmd+0xd4>
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	09 f0       	breq	.+2      	; 0xb00 <can_cmd+0x96>
     afe:	7c c5       	rjmp	.+2808   	; 0x15f8 <__stack+0x4f9>
     b00:	98 c0       	rjmp	.+304    	; 0xc32 <can_cmd+0x1c8>
     b02:	84 30       	cpi	r24, 0x04	; 4
     b04:	09 f4       	brne	.+2      	; 0xb08 <can_cmd+0x9e>
     b06:	67 c1       	rjmp	.+718    	; 0xdd6 <can_cmd+0x36c>
     b08:	85 30       	cpi	r24, 0x05	; 5
     b0a:	09 f0       	breq	.+2      	; 0xb0e <can_cmd+0xa4>
     b0c:	75 c5       	rjmp	.+2794   	; 0x15f8 <__stack+0x4f9>
     b0e:	aa c1       	rjmp	.+852    	; 0xe64 <can_cmd+0x3fa>
     b10:	89 30       	cpi	r24, 0x09	; 9
     b12:	09 f4       	brne	.+2      	; 0xb16 <can_cmd+0xac>
     b14:	be c3       	rjmp	.+1916   	; 0x1292 <__stack+0x193>
     b16:	8a 30       	cpi	r24, 0x0A	; 10
     b18:	38 f4       	brcc	.+14     	; 0xb28 <can_cmd+0xbe>
     b1a:	87 30       	cpi	r24, 0x07	; 7
     b1c:	09 f4       	brne	.+2      	; 0xb20 <can_cmd+0xb6>
     b1e:	8f c2       	rjmp	.+1310   	; 0x103e <can_cmd+0x5d4>
     b20:	88 30       	cpi	r24, 0x08	; 8
     b22:	09 f0       	breq	.+2      	; 0xb26 <can_cmd+0xbc>
     b24:	69 c5       	rjmp	.+2770   	; 0x15f8 <__stack+0x4f9>
     b26:	1b c3       	rjmp	.+1590   	; 0x115e <__stack+0x5f>
     b28:	8a 30       	cpi	r24, 0x0A	; 10
     b2a:	21 f0       	breq	.+8      	; 0xb34 <can_cmd+0xca>
     b2c:	8b 30       	cpi	r24, 0x0B	; 11
     b2e:	09 f0       	breq	.+2      	; 0xb32 <can_cmd+0xc8>
     b30:	63 c5       	rjmp	.+2758   	; 0x15f8 <__stack+0x4f9>
     b32:	b1 c4       	rjmp	.+2402   	; 0x1496 <__stack+0x397>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b34:	86 81       	ldd	r24, Z+6	; 0x06
     b36:	88 23       	and	r24, r24
     b38:	09 f0       	breq	.+2      	; 0xb3c <can_cmd+0xd2>
     b3a:	49 c4       	rjmp	.+2194   	; 0x13ce <__stack+0x2cf>
     b3c:	57 c4       	rjmp	.+2222   	; 0x13ec <__stack+0x2ed>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b3e:	f8 01       	movw	r30, r16
     b40:	87 85       	ldd	r24, Z+15	; 0x0f
     b42:	88 23       	and	r24, r24
     b44:	69 f1       	breq	.+90     	; 0xba0 <can_cmd+0x136>
     b46:	94 81       	ldd	r25, Z+4	; 0x04
     b48:	92 95       	swap	r25
     b4a:	96 95       	lsr	r25
     b4c:	97 70       	andi	r25, 0x07	; 7
     b4e:	85 81       	ldd	r24, Z+5	; 0x05
     b50:	88 0f       	add	r24, r24
     b52:	88 0f       	add	r24, r24
     b54:	88 0f       	add	r24, r24
     b56:	89 0f       	add	r24, r25
     b58:	80 93 f3 00 	sts	0x00F3, r24
     b5c:	93 81       	ldd	r25, Z+3	; 0x03
     b5e:	92 95       	swap	r25
     b60:	96 95       	lsr	r25
     b62:	97 70       	andi	r25, 0x07	; 7
     b64:	84 81       	ldd	r24, Z+4	; 0x04
     b66:	88 0f       	add	r24, r24
     b68:	88 0f       	add	r24, r24
     b6a:	88 0f       	add	r24, r24
     b6c:	89 0f       	add	r24, r25
     b6e:	80 93 f2 00 	sts	0x00F2, r24
     b72:	92 81       	ldd	r25, Z+2	; 0x02
     b74:	92 95       	swap	r25
     b76:	96 95       	lsr	r25
     b78:	97 70       	andi	r25, 0x07	; 7
     b7a:	83 81       	ldd	r24, Z+3	; 0x03
     b7c:	88 0f       	add	r24, r24
     b7e:	88 0f       	add	r24, r24
     b80:	88 0f       	add	r24, r24
     b82:	89 0f       	add	r24, r25
     b84:	80 93 f1 00 	sts	0x00F1, r24
     b88:	82 81       	ldd	r24, Z+2	; 0x02
     b8a:	88 0f       	add	r24, r24
     b8c:	88 0f       	add	r24, r24
     b8e:	88 0f       	add	r24, r24
     b90:	80 93 f0 00 	sts	0x00F0, r24
     b94:	ef ee       	ldi	r30, 0xEF	; 239
     b96:	f0 e0       	ldi	r31, 0x00	; 0
     b98:	80 81       	ld	r24, Z
     b9a:	80 61       	ori	r24, 0x10	; 16
     b9c:	80 83       	st	Z, r24
     b9e:	16 c0       	rjmp	.+44     	; 0xbcc <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     ba0:	92 81       	ldd	r25, Z+2	; 0x02
     ba2:	96 95       	lsr	r25
     ba4:	96 95       	lsr	r25
     ba6:	96 95       	lsr	r25
     ba8:	83 81       	ldd	r24, Z+3	; 0x03
     baa:	82 95       	swap	r24
     bac:	88 0f       	add	r24, r24
     bae:	80 7e       	andi	r24, 0xE0	; 224
     bb0:	89 0f       	add	r24, r25
     bb2:	80 93 f3 00 	sts	0x00F3, r24
     bb6:	82 81       	ldd	r24, Z+2	; 0x02
     bb8:	82 95       	swap	r24
     bba:	88 0f       	add	r24, r24
     bbc:	80 7e       	andi	r24, 0xE0	; 224
     bbe:	80 93 f2 00 	sts	0x00F2, r24
     bc2:	ef ee       	ldi	r30, 0xEF	; 239
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	80 81       	ld	r24, Z
     bc8:	8f 7e       	andi	r24, 0xEF	; 239
     bca:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     bcc:	f8 01       	movw	r30, r16
     bce:	86 81       	ldd	r24, Z+6	; 0x06
     bd0:	88 23       	and	r24, r24
     bd2:	79 f0       	breq	.+30     	; 0xbf2 <can_cmd+0x188>
     bd4:	80 e0       	ldi	r24, 0x00	; 0
     bd6:	2a ef       	ldi	r18, 0xFA	; 250
     bd8:	30 e0       	ldi	r19, 0x00	; 0
     bda:	f8 01       	movw	r30, r16
     bdc:	a7 81       	ldd	r26, Z+7	; 0x07
     bde:	b0 85       	ldd	r27, Z+8	; 0x08
     be0:	a8 0f       	add	r26, r24
     be2:	b1 1d       	adc	r27, r1
     be4:	9c 91       	ld	r25, X
     be6:	d9 01       	movw	r26, r18
     be8:	9c 93       	st	X, r25
     bea:	8f 5f       	subi	r24, 0xFF	; 255
     bec:	96 81       	ldd	r25, Z+6	; 0x06
     bee:	89 17       	cp	r24, r25
     bf0:	a0 f3       	brcs	.-24     	; 0xbda <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     bf2:	f8 01       	movw	r30, r16
     bf4:	86 85       	ldd	r24, Z+14	; 0x0e
     bf6:	88 23       	and	r24, r24
     bf8:	31 f0       	breq	.+12     	; 0xc06 <can_cmd+0x19c>
     bfa:	e0 ef       	ldi	r30, 0xF0	; 240
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	80 81       	ld	r24, Z
     c00:	84 60       	ori	r24, 0x04	; 4
     c02:	80 83       	st	Z, r24
     c04:	05 c0       	rjmp	.+10     	; 0xc10 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     c06:	e0 ef       	ldi	r30, 0xF0	; 240
     c08:	f0 e0       	ldi	r31, 0x00	; 0
     c0a:	80 81       	ld	r24, Z
     c0c:	8b 7f       	andi	r24, 0xFB	; 251
     c0e:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c10:	ef ee       	ldi	r30, 0xEF	; 239
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	90 81       	ld	r25, Z
     c16:	d8 01       	movw	r26, r16
     c18:	16 96       	adiw	r26, 0x06	; 6
     c1a:	8c 91       	ld	r24, X
     c1c:	16 97       	sbiw	r26, 0x06	; 6
     c1e:	89 2b       	or	r24, r25
     c20:	80 83       	st	Z, r24
          Can_config_tx();
     c22:	80 81       	ld	r24, Z
     c24:	8f 73       	andi	r24, 0x3F	; 63
     c26:	80 83       	st	Z, r24
     c28:	80 81       	ld	r24, Z
     c2a:	80 64       	ori	r24, 0x40	; 64
     c2c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c2e:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c30:	ed c4       	rjmp	.+2522   	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c32:	f8 01       	movw	r30, r16
     c34:	87 85       	ldd	r24, Z+15	; 0x0f
     c36:	88 23       	and	r24, r24
     c38:	69 f1       	breq	.+90     	; 0xc94 <can_cmd+0x22a>
     c3a:	94 81       	ldd	r25, Z+4	; 0x04
     c3c:	92 95       	swap	r25
     c3e:	96 95       	lsr	r25
     c40:	97 70       	andi	r25, 0x07	; 7
     c42:	85 81       	ldd	r24, Z+5	; 0x05
     c44:	88 0f       	add	r24, r24
     c46:	88 0f       	add	r24, r24
     c48:	88 0f       	add	r24, r24
     c4a:	89 0f       	add	r24, r25
     c4c:	80 93 f3 00 	sts	0x00F3, r24
     c50:	93 81       	ldd	r25, Z+3	; 0x03
     c52:	92 95       	swap	r25
     c54:	96 95       	lsr	r25
     c56:	97 70       	andi	r25, 0x07	; 7
     c58:	84 81       	ldd	r24, Z+4	; 0x04
     c5a:	88 0f       	add	r24, r24
     c5c:	88 0f       	add	r24, r24
     c5e:	88 0f       	add	r24, r24
     c60:	89 0f       	add	r24, r25
     c62:	80 93 f2 00 	sts	0x00F2, r24
     c66:	92 81       	ldd	r25, Z+2	; 0x02
     c68:	92 95       	swap	r25
     c6a:	96 95       	lsr	r25
     c6c:	97 70       	andi	r25, 0x07	; 7
     c6e:	83 81       	ldd	r24, Z+3	; 0x03
     c70:	88 0f       	add	r24, r24
     c72:	88 0f       	add	r24, r24
     c74:	88 0f       	add	r24, r24
     c76:	89 0f       	add	r24, r25
     c78:	80 93 f1 00 	sts	0x00F1, r24
     c7c:	82 81       	ldd	r24, Z+2	; 0x02
     c7e:	88 0f       	add	r24, r24
     c80:	88 0f       	add	r24, r24
     c82:	88 0f       	add	r24, r24
     c84:	80 93 f0 00 	sts	0x00F0, r24
     c88:	ef ee       	ldi	r30, 0xEF	; 239
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	80 81       	ld	r24, Z
     c8e:	80 61       	ori	r24, 0x10	; 16
     c90:	80 83       	st	Z, r24
     c92:	16 c0       	rjmp	.+44     	; 0xcc0 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     c94:	92 81       	ldd	r25, Z+2	; 0x02
     c96:	96 95       	lsr	r25
     c98:	96 95       	lsr	r25
     c9a:	96 95       	lsr	r25
     c9c:	83 81       	ldd	r24, Z+3	; 0x03
     c9e:	82 95       	swap	r24
     ca0:	88 0f       	add	r24, r24
     ca2:	80 7e       	andi	r24, 0xE0	; 224
     ca4:	89 0f       	add	r24, r25
     ca6:	80 93 f3 00 	sts	0x00F3, r24
     caa:	82 81       	ldd	r24, Z+2	; 0x02
     cac:	82 95       	swap	r24
     cae:	88 0f       	add	r24, r24
     cb0:	80 7e       	andi	r24, 0xE0	; 224
     cb2:	80 93 f2 00 	sts	0x00F2, r24
     cb6:	ef ee       	ldi	r30, 0xEF	; 239
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
     cbc:	8f 7e       	andi	r24, 0xEF	; 239
     cbe:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     cc0:	f8 01       	movw	r30, r16
     cc2:	86 81       	ldd	r24, Z+6	; 0x06
     cc4:	88 23       	and	r24, r24
     cc6:	79 f0       	breq	.+30     	; 0xce6 <can_cmd+0x27c>
     cc8:	80 e0       	ldi	r24, 0x00	; 0
     cca:	2a ef       	ldi	r18, 0xFA	; 250
     ccc:	30 e0       	ldi	r19, 0x00	; 0
     cce:	f8 01       	movw	r30, r16
     cd0:	a7 81       	ldd	r26, Z+7	; 0x07
     cd2:	b0 85       	ldd	r27, Z+8	; 0x08
     cd4:	a8 0f       	add	r26, r24
     cd6:	b1 1d       	adc	r27, r1
     cd8:	9c 91       	ld	r25, X
     cda:	d9 01       	movw	r26, r18
     cdc:	9c 93       	st	X, r25
     cde:	8f 5f       	subi	r24, 0xFF	; 255
     ce0:	96 81       	ldd	r25, Z+6	; 0x06
     ce2:	89 17       	cp	r24, r25
     ce4:	a0 f3       	brcs	.-24     	; 0xcce <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     ce6:	f8 01       	movw	r30, r16
     ce8:	16 86       	std	Z+14, r1	; 0x0e
     cea:	e0 ef       	ldi	r30, 0xF0	; 240
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	8b 7f       	andi	r24, 0xFB	; 251
     cf2:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cf4:	ef ee       	ldi	r30, 0xEF	; 239
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	90 81       	ld	r25, Z
     cfa:	d8 01       	movw	r26, r16
     cfc:	16 96       	adiw	r26, 0x06	; 6
     cfe:	8c 91       	ld	r24, X
     d00:	16 97       	sbiw	r26, 0x06	; 6
     d02:	89 2b       	or	r24, r25
     d04:	80 83       	st	Z, r24
          Can_config_tx();
     d06:	80 81       	ld	r24, Z
     d08:	8f 73       	andi	r24, 0x3F	; 63
     d0a:	80 83       	st	Z, r24
     d0c:	80 81       	ld	r24, Z
     d0e:	80 64       	ori	r24, 0x40	; 64
     d10:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d12:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d14:	7b c4       	rjmp	.+2294   	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d16:	f8 01       	movw	r30, r16
     d18:	87 85       	ldd	r24, Z+15	; 0x0f
     d1a:	88 23       	and	r24, r24
     d1c:	69 f1       	breq	.+90     	; 0xd78 <can_cmd+0x30e>
     d1e:	94 81       	ldd	r25, Z+4	; 0x04
     d20:	92 95       	swap	r25
     d22:	96 95       	lsr	r25
     d24:	97 70       	andi	r25, 0x07	; 7
     d26:	85 81       	ldd	r24, Z+5	; 0x05
     d28:	88 0f       	add	r24, r24
     d2a:	88 0f       	add	r24, r24
     d2c:	88 0f       	add	r24, r24
     d2e:	89 0f       	add	r24, r25
     d30:	80 93 f3 00 	sts	0x00F3, r24
     d34:	93 81       	ldd	r25, Z+3	; 0x03
     d36:	92 95       	swap	r25
     d38:	96 95       	lsr	r25
     d3a:	97 70       	andi	r25, 0x07	; 7
     d3c:	84 81       	ldd	r24, Z+4	; 0x04
     d3e:	88 0f       	add	r24, r24
     d40:	88 0f       	add	r24, r24
     d42:	88 0f       	add	r24, r24
     d44:	89 0f       	add	r24, r25
     d46:	80 93 f2 00 	sts	0x00F2, r24
     d4a:	92 81       	ldd	r25, Z+2	; 0x02
     d4c:	92 95       	swap	r25
     d4e:	96 95       	lsr	r25
     d50:	97 70       	andi	r25, 0x07	; 7
     d52:	83 81       	ldd	r24, Z+3	; 0x03
     d54:	88 0f       	add	r24, r24
     d56:	88 0f       	add	r24, r24
     d58:	88 0f       	add	r24, r24
     d5a:	89 0f       	add	r24, r25
     d5c:	80 93 f1 00 	sts	0x00F1, r24
     d60:	82 81       	ldd	r24, Z+2	; 0x02
     d62:	88 0f       	add	r24, r24
     d64:	88 0f       	add	r24, r24
     d66:	88 0f       	add	r24, r24
     d68:	80 93 f0 00 	sts	0x00F0, r24
     d6c:	ef ee       	ldi	r30, 0xEF	; 239
     d6e:	f0 e0       	ldi	r31, 0x00	; 0
     d70:	80 81       	ld	r24, Z
     d72:	80 61       	ori	r24, 0x10	; 16
     d74:	80 83       	st	Z, r24
     d76:	16 c0       	rjmp	.+44     	; 0xda4 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     d78:	92 81       	ldd	r25, Z+2	; 0x02
     d7a:	96 95       	lsr	r25
     d7c:	96 95       	lsr	r25
     d7e:	96 95       	lsr	r25
     d80:	83 81       	ldd	r24, Z+3	; 0x03
     d82:	82 95       	swap	r24
     d84:	88 0f       	add	r24, r24
     d86:	80 7e       	andi	r24, 0xE0	; 224
     d88:	89 0f       	add	r24, r25
     d8a:	80 93 f3 00 	sts	0x00F3, r24
     d8e:	82 81       	ldd	r24, Z+2	; 0x02
     d90:	82 95       	swap	r24
     d92:	88 0f       	add	r24, r24
     d94:	80 7e       	andi	r24, 0xE0	; 224
     d96:	80 93 f2 00 	sts	0x00F2, r24
     d9a:	ef ee       	ldi	r30, 0xEF	; 239
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	8f 7e       	andi	r24, 0xEF	; 239
     da2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     da4:	81 e0       	ldi	r24, 0x01	; 1
     da6:	f8 01       	movw	r30, r16
     da8:	86 87       	std	Z+14, r24	; 0x0e
     daa:	e0 ef       	ldi	r30, 0xF0	; 240
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	80 81       	ld	r24, Z
     db0:	84 60       	ori	r24, 0x04	; 4
     db2:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     db4:	ef ee       	ldi	r30, 0xEF	; 239
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	90 81       	ld	r25, Z
     dba:	d8 01       	movw	r26, r16
     dbc:	16 96       	adiw	r26, 0x06	; 6
     dbe:	8c 91       	ld	r24, X
     dc0:	16 97       	sbiw	r26, 0x06	; 6
     dc2:	89 2b       	or	r24, r25
     dc4:	80 83       	st	Z, r24
          Can_config_tx();
     dc6:	80 81       	ld	r24, Z
     dc8:	8f 73       	andi	r24, 0x3F	; 63
     dca:	80 83       	st	Z, r24
     dcc:	80 81       	ld	r24, Z
     dce:	80 64       	ori	r24, 0x40	; 64
     dd0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     dd2:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     dd4:	1b c4       	rjmp	.+2102   	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     dd6:	8f ef       	ldi	r24, 0xFF	; 255
     dd8:	9f ef       	ldi	r25, 0xFF	; 255
     dda:	dc 01       	movw	r26, r24
     ddc:	89 83       	std	Y+1, r24	; 0x01
     dde:	9a 83       	std	Y+2, r25	; 0x02
     de0:	ab 83       	std	Y+3, r26	; 0x03
     de2:	bc 83       	std	Y+4, r27	; 0x04
     de4:	9b 81       	ldd	r25, Y+3	; 0x03
     de6:	92 95       	swap	r25
     de8:	96 95       	lsr	r25
     dea:	97 70       	andi	r25, 0x07	; 7
     dec:	8c 81       	ldd	r24, Y+4	; 0x04
     dee:	88 0f       	add	r24, r24
     df0:	88 0f       	add	r24, r24
     df2:	88 0f       	add	r24, r24
     df4:	89 0f       	add	r24, r25
     df6:	80 93 f7 00 	sts	0x00F7, r24
     dfa:	9a 81       	ldd	r25, Y+2	; 0x02
     dfc:	92 95       	swap	r25
     dfe:	96 95       	lsr	r25
     e00:	97 70       	andi	r25, 0x07	; 7
     e02:	8b 81       	ldd	r24, Y+3	; 0x03
     e04:	88 0f       	add	r24, r24
     e06:	88 0f       	add	r24, r24
     e08:	88 0f       	add	r24, r24
     e0a:	89 0f       	add	r24, r25
     e0c:	80 93 f6 00 	sts	0x00F6, r24
     e10:	99 81       	ldd	r25, Y+1	; 0x01
     e12:	92 95       	swap	r25
     e14:	96 95       	lsr	r25
     e16:	97 70       	andi	r25, 0x07	; 7
     e18:	8a 81       	ldd	r24, Y+2	; 0x02
     e1a:	88 0f       	add	r24, r24
     e1c:	88 0f       	add	r24, r24
     e1e:	88 0f       	add	r24, r24
     e20:	89 0f       	add	r24, r25
     e22:	80 93 f5 00 	sts	0x00F5, r24
     e26:	89 81       	ldd	r24, Y+1	; 0x01
     e28:	88 0f       	add	r24, r24
     e2a:	88 0f       	add	r24, r24
     e2c:	88 0f       	add	r24, r24
     e2e:	24 ef       	ldi	r18, 0xF4	; 244
     e30:	30 e0       	ldi	r19, 0x00	; 0
     e32:	f9 01       	movw	r30, r18
     e34:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     e36:	ef ee       	ldi	r30, 0xEF	; 239
     e38:	f0 e0       	ldi	r31, 0x00	; 0
     e3a:	90 81       	ld	r25, Z
     e3c:	d8 01       	movw	r26, r16
     e3e:	16 96       	adiw	r26, 0x06	; 6
     e40:	8c 91       	ld	r24, X
     e42:	89 2b       	or	r24, r25
     e44:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     e46:	d9 01       	movw	r26, r18
     e48:	8c 91       	ld	r24, X
     e4a:	8b 7f       	andi	r24, 0xFB	; 251
     e4c:	8c 93       	st	X, r24
          Can_clear_idemsk();
     e4e:	8c 91       	ld	r24, X
     e50:	8e 7f       	andi	r24, 0xFE	; 254
     e52:	8c 93       	st	X, r24
          Can_config_rx();       
     e54:	80 81       	ld	r24, Z
     e56:	8f 73       	andi	r24, 0x3F	; 63
     e58:	80 83       	st	Z, r24
     e5a:	80 81       	ld	r24, Z
     e5c:	80 68       	ori	r24, 0x80	; 128
     e5e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e60:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     e62:	d4 c3       	rjmp	.+1960   	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e64:	f8 01       	movw	r30, r16
     e66:	87 85       	ldd	r24, Z+15	; 0x0f
     e68:	88 23       	and	r24, r24
     e6a:	69 f1       	breq	.+90     	; 0xec6 <can_cmd+0x45c>
     e6c:	94 81       	ldd	r25, Z+4	; 0x04
     e6e:	92 95       	swap	r25
     e70:	96 95       	lsr	r25
     e72:	97 70       	andi	r25, 0x07	; 7
     e74:	85 81       	ldd	r24, Z+5	; 0x05
     e76:	88 0f       	add	r24, r24
     e78:	88 0f       	add	r24, r24
     e7a:	88 0f       	add	r24, r24
     e7c:	89 0f       	add	r24, r25
     e7e:	80 93 f3 00 	sts	0x00F3, r24
     e82:	93 81       	ldd	r25, Z+3	; 0x03
     e84:	92 95       	swap	r25
     e86:	96 95       	lsr	r25
     e88:	97 70       	andi	r25, 0x07	; 7
     e8a:	84 81       	ldd	r24, Z+4	; 0x04
     e8c:	88 0f       	add	r24, r24
     e8e:	88 0f       	add	r24, r24
     e90:	88 0f       	add	r24, r24
     e92:	89 0f       	add	r24, r25
     e94:	80 93 f2 00 	sts	0x00F2, r24
     e98:	92 81       	ldd	r25, Z+2	; 0x02
     e9a:	92 95       	swap	r25
     e9c:	96 95       	lsr	r25
     e9e:	97 70       	andi	r25, 0x07	; 7
     ea0:	83 81       	ldd	r24, Z+3	; 0x03
     ea2:	88 0f       	add	r24, r24
     ea4:	88 0f       	add	r24, r24
     ea6:	88 0f       	add	r24, r24
     ea8:	89 0f       	add	r24, r25
     eaa:	80 93 f1 00 	sts	0x00F1, r24
     eae:	82 81       	ldd	r24, Z+2	; 0x02
     eb0:	88 0f       	add	r24, r24
     eb2:	88 0f       	add	r24, r24
     eb4:	88 0f       	add	r24, r24
     eb6:	80 93 f0 00 	sts	0x00F0, r24
     eba:	ef ee       	ldi	r30, 0xEF	; 239
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	80 61       	ori	r24, 0x10	; 16
     ec2:	80 83       	st	Z, r24
     ec4:	16 c0       	rjmp	.+44     	; 0xef2 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     ec6:	92 81       	ldd	r25, Z+2	; 0x02
     ec8:	96 95       	lsr	r25
     eca:	96 95       	lsr	r25
     ecc:	96 95       	lsr	r25
     ece:	83 81       	ldd	r24, Z+3	; 0x03
     ed0:	82 95       	swap	r24
     ed2:	88 0f       	add	r24, r24
     ed4:	80 7e       	andi	r24, 0xE0	; 224
     ed6:	89 0f       	add	r24, r25
     ed8:	80 93 f3 00 	sts	0x00F3, r24
     edc:	82 81       	ldd	r24, Z+2	; 0x02
     ede:	82 95       	swap	r24
     ee0:	88 0f       	add	r24, r24
     ee2:	80 7e       	andi	r24, 0xE0	; 224
     ee4:	80 93 f2 00 	sts	0x00F2, r24
     ee8:	ef ee       	ldi	r30, 0xEF	; 239
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	8f 7e       	andi	r24, 0xEF	; 239
     ef0:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     ef2:	8f ef       	ldi	r24, 0xFF	; 255
     ef4:	9f ef       	ldi	r25, 0xFF	; 255
     ef6:	dc 01       	movw	r26, r24
     ef8:	89 83       	std	Y+1, r24	; 0x01
     efa:	9a 83       	std	Y+2, r25	; 0x02
     efc:	ab 83       	std	Y+3, r26	; 0x03
     efe:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     f00:	9b 81       	ldd	r25, Y+3	; 0x03
     f02:	92 95       	swap	r25
     f04:	96 95       	lsr	r25
     f06:	97 70       	andi	r25, 0x07	; 7
     f08:	8c 81       	ldd	r24, Y+4	; 0x04
     f0a:	88 0f       	add	r24, r24
     f0c:	88 0f       	add	r24, r24
     f0e:	88 0f       	add	r24, r24
     f10:	89 0f       	add	r24, r25
     f12:	80 93 f7 00 	sts	0x00F7, r24
     f16:	9a 81       	ldd	r25, Y+2	; 0x02
     f18:	92 95       	swap	r25
     f1a:	96 95       	lsr	r25
     f1c:	97 70       	andi	r25, 0x07	; 7
     f1e:	8b 81       	ldd	r24, Y+3	; 0x03
     f20:	88 0f       	add	r24, r24
     f22:	88 0f       	add	r24, r24
     f24:	88 0f       	add	r24, r24
     f26:	89 0f       	add	r24, r25
     f28:	80 93 f6 00 	sts	0x00F6, r24
     f2c:	99 81       	ldd	r25, Y+1	; 0x01
     f2e:	92 95       	swap	r25
     f30:	96 95       	lsr	r25
     f32:	97 70       	andi	r25, 0x07	; 7
     f34:	8a 81       	ldd	r24, Y+2	; 0x02
     f36:	88 0f       	add	r24, r24
     f38:	88 0f       	add	r24, r24
     f3a:	88 0f       	add	r24, r24
     f3c:	89 0f       	add	r24, r25
     f3e:	80 93 f5 00 	sts	0x00F5, r24
     f42:	89 81       	ldd	r24, Y+1	; 0x01
     f44:	88 0f       	add	r24, r24
     f46:	88 0f       	add	r24, r24
     f48:	88 0f       	add	r24, r24
     f4a:	44 ef       	ldi	r20, 0xF4	; 244
     f4c:	50 e0       	ldi	r21, 0x00	; 0
     f4e:	fa 01       	movw	r30, r20
     f50:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     f52:	ef ee       	ldi	r30, 0xEF	; 239
     f54:	f0 e0       	ldi	r31, 0x00	; 0
     f56:	90 81       	ld	r25, Z
     f58:	d8 01       	movw	r26, r16
     f5a:	16 96       	adiw	r26, 0x06	; 6
     f5c:	8c 91       	ld	r24, X
     f5e:	16 97       	sbiw	r26, 0x06	; 6
     f60:	89 2b       	or	r24, r25
     f62:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     f64:	1e 96       	adiw	r26, 0x0e	; 14
     f66:	1c 92       	st	X, r1
     f68:	da 01       	movw	r26, r20
     f6a:	8c 91       	ld	r24, X
     f6c:	84 60       	ori	r24, 0x04	; 4
     f6e:	8c 93       	st	X, r24
     f70:	80 ef       	ldi	r24, 0xF0	; 240
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	dc 01       	movw	r26, r24
     f76:	2c 91       	ld	r18, X
     f78:	2b 7f       	andi	r18, 0xFB	; 251
     f7a:	2c 93       	st	X, r18
          Can_set_idemsk();
     f7c:	da 01       	movw	r26, r20
     f7e:	8c 91       	ld	r24, X
     f80:	81 60       	ori	r24, 0x01	; 1
     f82:	8c 93       	st	X, r24
          Can_config_rx()    
     f84:	80 81       	ld	r24, Z
     f86:	8f 73       	andi	r24, 0x3F	; 63
     f88:	80 83       	st	Z, r24
     f8a:	80 81       	ld	r24, Z
     f8c:	80 68       	ori	r24, 0x80	; 128
     f8e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f90:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     f92:	3c c3       	rjmp	.+1656   	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     f94:	8f ef       	ldi	r24, 0xFF	; 255
     f96:	9f ef       	ldi	r25, 0xFF	; 255
     f98:	dc 01       	movw	r26, r24
     f9a:	89 83       	std	Y+1, r24	; 0x01
     f9c:	9a 83       	std	Y+2, r25	; 0x02
     f9e:	ab 83       	std	Y+3, r26	; 0x03
     fa0:	bc 83       	std	Y+4, r27	; 0x04
     fa2:	9b 81       	ldd	r25, Y+3	; 0x03
     fa4:	92 95       	swap	r25
     fa6:	96 95       	lsr	r25
     fa8:	97 70       	andi	r25, 0x07	; 7
     faa:	8c 81       	ldd	r24, Y+4	; 0x04
     fac:	88 0f       	add	r24, r24
     fae:	88 0f       	add	r24, r24
     fb0:	88 0f       	add	r24, r24
     fb2:	89 0f       	add	r24, r25
     fb4:	80 93 f7 00 	sts	0x00F7, r24
     fb8:	9a 81       	ldd	r25, Y+2	; 0x02
     fba:	92 95       	swap	r25
     fbc:	96 95       	lsr	r25
     fbe:	97 70       	andi	r25, 0x07	; 7
     fc0:	8b 81       	ldd	r24, Y+3	; 0x03
     fc2:	88 0f       	add	r24, r24
     fc4:	88 0f       	add	r24, r24
     fc6:	88 0f       	add	r24, r24
     fc8:	89 0f       	add	r24, r25
     fca:	80 93 f6 00 	sts	0x00F6, r24
     fce:	99 81       	ldd	r25, Y+1	; 0x01
     fd0:	92 95       	swap	r25
     fd2:	96 95       	lsr	r25
     fd4:	97 70       	andi	r25, 0x07	; 7
     fd6:	8a 81       	ldd	r24, Y+2	; 0x02
     fd8:	88 0f       	add	r24, r24
     fda:	88 0f       	add	r24, r24
     fdc:	88 0f       	add	r24, r24
     fde:	89 0f       	add	r24, r25
     fe0:	80 93 f5 00 	sts	0x00F5, r24
     fe4:	89 81       	ldd	r24, Y+1	; 0x01
     fe6:	88 0f       	add	r24, r24
     fe8:	88 0f       	add	r24, r24
     fea:	88 0f       	add	r24, r24
     fec:	44 ef       	ldi	r20, 0xF4	; 244
     fee:	50 e0       	ldi	r21, 0x00	; 0
     ff0:	fa 01       	movw	r30, r20
     ff2:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     ff4:	ef ee       	ldi	r30, 0xEF	; 239
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	90 81       	ld	r25, Z
     ffa:	d8 01       	movw	r26, r16
     ffc:	16 96       	adiw	r26, 0x06	; 6
     ffe:	8c 91       	ld	r24, X
    1000:	16 97       	sbiw	r26, 0x06	; 6
    1002:	89 2b       	or	r24, r25
    1004:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	1e 96       	adiw	r26, 0x0e	; 14
    100a:	8c 93       	st	X, r24
    100c:	da 01       	movw	r26, r20
    100e:	8c 91       	ld	r24, X
    1010:	84 60       	ori	r24, 0x04	; 4
    1012:	8c 93       	st	X, r24
    1014:	80 ef       	ldi	r24, 0xF0	; 240
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	dc 01       	movw	r26, r24
    101a:	2c 91       	ld	r18, X
    101c:	24 60       	ori	r18, 0x04	; 4
    101e:	2c 93       	st	X, r18
          Can_clear_rplv();
    1020:	80 81       	ld	r24, Z
    1022:	8f 7d       	andi	r24, 0xDF	; 223
    1024:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1026:	da 01       	movw	r26, r20
    1028:	8c 91       	ld	r24, X
    102a:	8e 7f       	andi	r24, 0xFE	; 254
    102c:	8c 93       	st	X, r24
          Can_config_rx();       
    102e:	80 81       	ld	r24, Z
    1030:	8f 73       	andi	r24, 0x3F	; 63
    1032:	80 83       	st	Z, r24
    1034:	80 81       	ld	r24, Z
    1036:	80 68       	ori	r24, 0x80	; 128
    1038:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    103a:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    103c:	e7 c2       	rjmp	.+1486   	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    103e:	f8 01       	movw	r30, r16
    1040:	87 85       	ldd	r24, Z+15	; 0x0f
    1042:	88 23       	and	r24, r24
    1044:	69 f1       	breq	.+90     	; 0x10a0 <can_cmd+0x636>
    1046:	94 81       	ldd	r25, Z+4	; 0x04
    1048:	92 95       	swap	r25
    104a:	96 95       	lsr	r25
    104c:	97 70       	andi	r25, 0x07	; 7
    104e:	85 81       	ldd	r24, Z+5	; 0x05
    1050:	88 0f       	add	r24, r24
    1052:	88 0f       	add	r24, r24
    1054:	88 0f       	add	r24, r24
    1056:	89 0f       	add	r24, r25
    1058:	80 93 f3 00 	sts	0x00F3, r24
    105c:	93 81       	ldd	r25, Z+3	; 0x03
    105e:	92 95       	swap	r25
    1060:	96 95       	lsr	r25
    1062:	97 70       	andi	r25, 0x07	; 7
    1064:	84 81       	ldd	r24, Z+4	; 0x04
    1066:	88 0f       	add	r24, r24
    1068:	88 0f       	add	r24, r24
    106a:	88 0f       	add	r24, r24
    106c:	89 0f       	add	r24, r25
    106e:	80 93 f2 00 	sts	0x00F2, r24
    1072:	92 81       	ldd	r25, Z+2	; 0x02
    1074:	92 95       	swap	r25
    1076:	96 95       	lsr	r25
    1078:	97 70       	andi	r25, 0x07	; 7
    107a:	83 81       	ldd	r24, Z+3	; 0x03
    107c:	88 0f       	add	r24, r24
    107e:	88 0f       	add	r24, r24
    1080:	88 0f       	add	r24, r24
    1082:	89 0f       	add	r24, r25
    1084:	80 93 f1 00 	sts	0x00F1, r24
    1088:	82 81       	ldd	r24, Z+2	; 0x02
    108a:	88 0f       	add	r24, r24
    108c:	88 0f       	add	r24, r24
    108e:	88 0f       	add	r24, r24
    1090:	80 93 f0 00 	sts	0x00F0, r24
    1094:	ef ee       	ldi	r30, 0xEF	; 239
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	80 61       	ori	r24, 0x10	; 16
    109c:	80 83       	st	Z, r24
    109e:	16 c0       	rjmp	.+44     	; 0x10cc <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    10a0:	92 81       	ldd	r25, Z+2	; 0x02
    10a2:	96 95       	lsr	r25
    10a4:	96 95       	lsr	r25
    10a6:	96 95       	lsr	r25
    10a8:	83 81       	ldd	r24, Z+3	; 0x03
    10aa:	82 95       	swap	r24
    10ac:	88 0f       	add	r24, r24
    10ae:	80 7e       	andi	r24, 0xE0	; 224
    10b0:	89 0f       	add	r24, r25
    10b2:	80 93 f3 00 	sts	0x00F3, r24
    10b6:	82 81       	ldd	r24, Z+2	; 0x02
    10b8:	82 95       	swap	r24
    10ba:	88 0f       	add	r24, r24
    10bc:	80 7e       	andi	r24, 0xE0	; 224
    10be:	80 93 f2 00 	sts	0x00F2, r24
    10c2:	ef ee       	ldi	r30, 0xEF	; 239
    10c4:	f0 e0       	ldi	r31, 0x00	; 0
    10c6:	80 81       	ld	r24, Z
    10c8:	8f 7e       	andi	r24, 0xEF	; 239
    10ca:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    10cc:	c8 01       	movw	r24, r16
    10ce:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <get_idmask>
    10d2:	dc 01       	movw	r26, r24
    10d4:	cb 01       	movw	r24, r22
    10d6:	89 83       	std	Y+1, r24	; 0x01
    10d8:	9a 83       	std	Y+2, r25	; 0x02
    10da:	ab 83       	std	Y+3, r26	; 0x03
    10dc:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    10de:	9b 81       	ldd	r25, Y+3	; 0x03
    10e0:	92 95       	swap	r25
    10e2:	96 95       	lsr	r25
    10e4:	97 70       	andi	r25, 0x07	; 7
    10e6:	8c 81       	ldd	r24, Y+4	; 0x04
    10e8:	88 0f       	add	r24, r24
    10ea:	88 0f       	add	r24, r24
    10ec:	88 0f       	add	r24, r24
    10ee:	89 0f       	add	r24, r25
    10f0:	80 93 f7 00 	sts	0x00F7, r24
    10f4:	9a 81       	ldd	r25, Y+2	; 0x02
    10f6:	92 95       	swap	r25
    10f8:	96 95       	lsr	r25
    10fa:	97 70       	andi	r25, 0x07	; 7
    10fc:	8b 81       	ldd	r24, Y+3	; 0x03
    10fe:	88 0f       	add	r24, r24
    1100:	88 0f       	add	r24, r24
    1102:	88 0f       	add	r24, r24
    1104:	89 0f       	add	r24, r25
    1106:	80 93 f6 00 	sts	0x00F6, r24
    110a:	99 81       	ldd	r25, Y+1	; 0x01
    110c:	92 95       	swap	r25
    110e:	96 95       	lsr	r25
    1110:	97 70       	andi	r25, 0x07	; 7
    1112:	8a 81       	ldd	r24, Y+2	; 0x02
    1114:	88 0f       	add	r24, r24
    1116:	88 0f       	add	r24, r24
    1118:	88 0f       	add	r24, r24
    111a:	89 0f       	add	r24, r25
    111c:	80 93 f5 00 	sts	0x00F5, r24
    1120:	89 81       	ldd	r24, Y+1	; 0x01
    1122:	88 0f       	add	r24, r24
    1124:	88 0f       	add	r24, r24
    1126:	88 0f       	add	r24, r24
    1128:	24 ef       	ldi	r18, 0xF4	; 244
    112a:	30 e0       	ldi	r19, 0x00	; 0
    112c:	f9 01       	movw	r30, r18
    112e:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1130:	ef ee       	ldi	r30, 0xEF	; 239
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	90 81       	ld	r25, Z
    1136:	d8 01       	movw	r26, r16
    1138:	16 96       	adiw	r26, 0x06	; 6
    113a:	8c 91       	ld	r24, X
    113c:	89 2b       	or	r24, r25
    113e:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1140:	d9 01       	movw	r26, r18
    1142:	8c 91       	ld	r24, X
    1144:	8b 7f       	andi	r24, 0xFB	; 251
    1146:	8c 93       	st	X, r24
          Can_set_idemsk();
    1148:	8c 91       	ld	r24, X
    114a:	81 60       	ori	r24, 0x01	; 1
    114c:	8c 93       	st	X, r24
          Can_config_rx();       
    114e:	80 81       	ld	r24, Z
    1150:	8f 73       	andi	r24, 0x3F	; 63
    1152:	80 83       	st	Z, r24
    1154:	80 81       	ld	r24, Z
    1156:	80 68       	ori	r24, 0x80	; 128
    1158:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    115a:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    115c:	57 c2       	rjmp	.+1198   	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    115e:	f8 01       	movw	r30, r16
    1160:	87 85       	ldd	r24, Z+15	; 0x0f
    1162:	88 23       	and	r24, r24
    1164:	69 f1       	breq	.+90     	; 0x11c0 <__stack+0xc1>
    1166:	94 81       	ldd	r25, Z+4	; 0x04
    1168:	92 95       	swap	r25
    116a:	96 95       	lsr	r25
    116c:	97 70       	andi	r25, 0x07	; 7
    116e:	85 81       	ldd	r24, Z+5	; 0x05
    1170:	88 0f       	add	r24, r24
    1172:	88 0f       	add	r24, r24
    1174:	88 0f       	add	r24, r24
    1176:	89 0f       	add	r24, r25
    1178:	80 93 f3 00 	sts	0x00F3, r24
    117c:	93 81       	ldd	r25, Z+3	; 0x03
    117e:	92 95       	swap	r25
    1180:	96 95       	lsr	r25
    1182:	97 70       	andi	r25, 0x07	; 7
    1184:	84 81       	ldd	r24, Z+4	; 0x04
    1186:	88 0f       	add	r24, r24
    1188:	88 0f       	add	r24, r24
    118a:	88 0f       	add	r24, r24
    118c:	89 0f       	add	r24, r25
    118e:	80 93 f2 00 	sts	0x00F2, r24
    1192:	92 81       	ldd	r25, Z+2	; 0x02
    1194:	92 95       	swap	r25
    1196:	96 95       	lsr	r25
    1198:	97 70       	andi	r25, 0x07	; 7
    119a:	83 81       	ldd	r24, Z+3	; 0x03
    119c:	88 0f       	add	r24, r24
    119e:	88 0f       	add	r24, r24
    11a0:	88 0f       	add	r24, r24
    11a2:	89 0f       	add	r24, r25
    11a4:	80 93 f1 00 	sts	0x00F1, r24
    11a8:	82 81       	ldd	r24, Z+2	; 0x02
    11aa:	88 0f       	add	r24, r24
    11ac:	88 0f       	add	r24, r24
    11ae:	88 0f       	add	r24, r24
    11b0:	80 93 f0 00 	sts	0x00F0, r24
    11b4:	ef ee       	ldi	r30, 0xEF	; 239
    11b6:	f0 e0       	ldi	r31, 0x00	; 0
    11b8:	80 81       	ld	r24, Z
    11ba:	80 61       	ori	r24, 0x10	; 16
    11bc:	80 83       	st	Z, r24
    11be:	16 c0       	rjmp	.+44     	; 0x11ec <__stack+0xed>
          else              { Can_set_std_id(cmd->id.std);}
    11c0:	92 81       	ldd	r25, Z+2	; 0x02
    11c2:	96 95       	lsr	r25
    11c4:	96 95       	lsr	r25
    11c6:	96 95       	lsr	r25
    11c8:	83 81       	ldd	r24, Z+3	; 0x03
    11ca:	82 95       	swap	r24
    11cc:	88 0f       	add	r24, r24
    11ce:	80 7e       	andi	r24, 0xE0	; 224
    11d0:	89 0f       	add	r24, r25
    11d2:	80 93 f3 00 	sts	0x00F3, r24
    11d6:	82 81       	ldd	r24, Z+2	; 0x02
    11d8:	82 95       	swap	r24
    11da:	88 0f       	add	r24, r24
    11dc:	80 7e       	andi	r24, 0xE0	; 224
    11de:	80 93 f2 00 	sts	0x00F2, r24
    11e2:	ef ee       	ldi	r30, 0xEF	; 239
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	80 81       	ld	r24, Z
    11e8:	8f 7e       	andi	r24, 0xEF	; 239
    11ea:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    11ec:	c8 01       	movw	r24, r16
    11ee:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <get_idmask>
    11f2:	dc 01       	movw	r26, r24
    11f4:	cb 01       	movw	r24, r22
    11f6:	89 83       	std	Y+1, r24	; 0x01
    11f8:	9a 83       	std	Y+2, r25	; 0x02
    11fa:	ab 83       	std	Y+3, r26	; 0x03
    11fc:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    11fe:	9b 81       	ldd	r25, Y+3	; 0x03
    1200:	92 95       	swap	r25
    1202:	96 95       	lsr	r25
    1204:	97 70       	andi	r25, 0x07	; 7
    1206:	8c 81       	ldd	r24, Y+4	; 0x04
    1208:	88 0f       	add	r24, r24
    120a:	88 0f       	add	r24, r24
    120c:	88 0f       	add	r24, r24
    120e:	89 0f       	add	r24, r25
    1210:	80 93 f7 00 	sts	0x00F7, r24
    1214:	9a 81       	ldd	r25, Y+2	; 0x02
    1216:	92 95       	swap	r25
    1218:	96 95       	lsr	r25
    121a:	97 70       	andi	r25, 0x07	; 7
    121c:	8b 81       	ldd	r24, Y+3	; 0x03
    121e:	88 0f       	add	r24, r24
    1220:	88 0f       	add	r24, r24
    1222:	88 0f       	add	r24, r24
    1224:	89 0f       	add	r24, r25
    1226:	80 93 f6 00 	sts	0x00F6, r24
    122a:	99 81       	ldd	r25, Y+1	; 0x01
    122c:	92 95       	swap	r25
    122e:	96 95       	lsr	r25
    1230:	97 70       	andi	r25, 0x07	; 7
    1232:	8a 81       	ldd	r24, Y+2	; 0x02
    1234:	88 0f       	add	r24, r24
    1236:	88 0f       	add	r24, r24
    1238:	88 0f       	add	r24, r24
    123a:	89 0f       	add	r24, r25
    123c:	80 93 f5 00 	sts	0x00F5, r24
    1240:	89 81       	ldd	r24, Y+1	; 0x01
    1242:	88 0f       	add	r24, r24
    1244:	88 0f       	add	r24, r24
    1246:	88 0f       	add	r24, r24
    1248:	44 ef       	ldi	r20, 0xF4	; 244
    124a:	50 e0       	ldi	r21, 0x00	; 0
    124c:	fa 01       	movw	r30, r20
    124e:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1250:	ef ee       	ldi	r30, 0xEF	; 239
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	90 81       	ld	r25, Z
    1256:	d8 01       	movw	r26, r16
    1258:	16 96       	adiw	r26, 0x06	; 6
    125a:	8c 91       	ld	r24, X
    125c:	16 97       	sbiw	r26, 0x06	; 6
    125e:	89 2b       	or	r24, r25
    1260:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1262:	1e 96       	adiw	r26, 0x0e	; 14
    1264:	1c 92       	st	X, r1
    1266:	da 01       	movw	r26, r20
    1268:	8c 91       	ld	r24, X
    126a:	84 60       	ori	r24, 0x04	; 4
    126c:	8c 93       	st	X, r24
    126e:	80 ef       	ldi	r24, 0xF0	; 240
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	dc 01       	movw	r26, r24
    1274:	2c 91       	ld	r18, X
    1276:	2b 7f       	andi	r18, 0xFB	; 251
    1278:	2c 93       	st	X, r18
          Can_set_idemsk();
    127a:	da 01       	movw	r26, r20
    127c:	8c 91       	ld	r24, X
    127e:	81 60       	ori	r24, 0x01	; 1
    1280:	8c 93       	st	X, r24
          Can_config_rx();       
    1282:	80 81       	ld	r24, Z
    1284:	8f 73       	andi	r24, 0x3F	; 63
    1286:	80 83       	st	Z, r24
    1288:	80 81       	ld	r24, Z
    128a:	80 68       	ori	r24, 0x80	; 128
    128c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    128e:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1290:	bd c1       	rjmp	.+890    	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1292:	f8 01       	movw	r30, r16
    1294:	87 85       	ldd	r24, Z+15	; 0x0f
    1296:	88 23       	and	r24, r24
    1298:	69 f1       	breq	.+90     	; 0x12f4 <__stack+0x1f5>
    129a:	94 81       	ldd	r25, Z+4	; 0x04
    129c:	92 95       	swap	r25
    129e:	96 95       	lsr	r25
    12a0:	97 70       	andi	r25, 0x07	; 7
    12a2:	85 81       	ldd	r24, Z+5	; 0x05
    12a4:	88 0f       	add	r24, r24
    12a6:	88 0f       	add	r24, r24
    12a8:	88 0f       	add	r24, r24
    12aa:	89 0f       	add	r24, r25
    12ac:	80 93 f3 00 	sts	0x00F3, r24
    12b0:	93 81       	ldd	r25, Z+3	; 0x03
    12b2:	92 95       	swap	r25
    12b4:	96 95       	lsr	r25
    12b6:	97 70       	andi	r25, 0x07	; 7
    12b8:	84 81       	ldd	r24, Z+4	; 0x04
    12ba:	88 0f       	add	r24, r24
    12bc:	88 0f       	add	r24, r24
    12be:	88 0f       	add	r24, r24
    12c0:	89 0f       	add	r24, r25
    12c2:	80 93 f2 00 	sts	0x00F2, r24
    12c6:	92 81       	ldd	r25, Z+2	; 0x02
    12c8:	92 95       	swap	r25
    12ca:	96 95       	lsr	r25
    12cc:	97 70       	andi	r25, 0x07	; 7
    12ce:	83 81       	ldd	r24, Z+3	; 0x03
    12d0:	88 0f       	add	r24, r24
    12d2:	88 0f       	add	r24, r24
    12d4:	88 0f       	add	r24, r24
    12d6:	89 0f       	add	r24, r25
    12d8:	80 93 f1 00 	sts	0x00F1, r24
    12dc:	82 81       	ldd	r24, Z+2	; 0x02
    12de:	88 0f       	add	r24, r24
    12e0:	88 0f       	add	r24, r24
    12e2:	88 0f       	add	r24, r24
    12e4:	80 93 f0 00 	sts	0x00F0, r24
    12e8:	ef ee       	ldi	r30, 0xEF	; 239
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	80 81       	ld	r24, Z
    12ee:	80 61       	ori	r24, 0x10	; 16
    12f0:	80 83       	st	Z, r24
    12f2:	16 c0       	rjmp	.+44     	; 0x1320 <__stack+0x221>
          else              { Can_set_std_id(cmd->id.std);}
    12f4:	92 81       	ldd	r25, Z+2	; 0x02
    12f6:	96 95       	lsr	r25
    12f8:	96 95       	lsr	r25
    12fa:	96 95       	lsr	r25
    12fc:	83 81       	ldd	r24, Z+3	; 0x03
    12fe:	82 95       	swap	r24
    1300:	88 0f       	add	r24, r24
    1302:	80 7e       	andi	r24, 0xE0	; 224
    1304:	89 0f       	add	r24, r25
    1306:	80 93 f3 00 	sts	0x00F3, r24
    130a:	82 81       	ldd	r24, Z+2	; 0x02
    130c:	82 95       	swap	r24
    130e:	88 0f       	add	r24, r24
    1310:	80 7e       	andi	r24, 0xE0	; 224
    1312:	80 93 f2 00 	sts	0x00F2, r24
    1316:	ef ee       	ldi	r30, 0xEF	; 239
    1318:	f0 e0       	ldi	r31, 0x00	; 0
    131a:	80 81       	ld	r24, Z
    131c:	8f 7e       	andi	r24, 0xEF	; 239
    131e:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1320:	c8 01       	movw	r24, r16
    1322:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <get_idmask>
    1326:	dc 01       	movw	r26, r24
    1328:	cb 01       	movw	r24, r22
    132a:	89 83       	std	Y+1, r24	; 0x01
    132c:	9a 83       	std	Y+2, r25	; 0x02
    132e:	ab 83       	std	Y+3, r26	; 0x03
    1330:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1332:	9b 81       	ldd	r25, Y+3	; 0x03
    1334:	92 95       	swap	r25
    1336:	96 95       	lsr	r25
    1338:	97 70       	andi	r25, 0x07	; 7
    133a:	8c 81       	ldd	r24, Y+4	; 0x04
    133c:	88 0f       	add	r24, r24
    133e:	88 0f       	add	r24, r24
    1340:	88 0f       	add	r24, r24
    1342:	89 0f       	add	r24, r25
    1344:	80 93 f7 00 	sts	0x00F7, r24
    1348:	9a 81       	ldd	r25, Y+2	; 0x02
    134a:	92 95       	swap	r25
    134c:	96 95       	lsr	r25
    134e:	97 70       	andi	r25, 0x07	; 7
    1350:	8b 81       	ldd	r24, Y+3	; 0x03
    1352:	88 0f       	add	r24, r24
    1354:	88 0f       	add	r24, r24
    1356:	88 0f       	add	r24, r24
    1358:	89 0f       	add	r24, r25
    135a:	80 93 f6 00 	sts	0x00F6, r24
    135e:	99 81       	ldd	r25, Y+1	; 0x01
    1360:	92 95       	swap	r25
    1362:	96 95       	lsr	r25
    1364:	97 70       	andi	r25, 0x07	; 7
    1366:	8a 81       	ldd	r24, Y+2	; 0x02
    1368:	88 0f       	add	r24, r24
    136a:	88 0f       	add	r24, r24
    136c:	88 0f       	add	r24, r24
    136e:	89 0f       	add	r24, r25
    1370:	80 93 f5 00 	sts	0x00F5, r24
    1374:	89 81       	ldd	r24, Y+1	; 0x01
    1376:	88 0f       	add	r24, r24
    1378:	88 0f       	add	r24, r24
    137a:	88 0f       	add	r24, r24
    137c:	44 ef       	ldi	r20, 0xF4	; 244
    137e:	50 e0       	ldi	r21, 0x00	; 0
    1380:	fa 01       	movw	r30, r20
    1382:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1384:	ef ee       	ldi	r30, 0xEF	; 239
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	90 81       	ld	r25, Z
    138a:	d8 01       	movw	r26, r16
    138c:	16 96       	adiw	r26, 0x06	; 6
    138e:	8c 91       	ld	r24, X
    1390:	16 97       	sbiw	r26, 0x06	; 6
    1392:	89 2b       	or	r24, r25
    1394:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1396:	81 e0       	ldi	r24, 0x01	; 1
    1398:	1e 96       	adiw	r26, 0x0e	; 14
    139a:	8c 93       	st	X, r24
    139c:	da 01       	movw	r26, r20
    139e:	8c 91       	ld	r24, X
    13a0:	84 60       	ori	r24, 0x04	; 4
    13a2:	8c 93       	st	X, r24
    13a4:	80 ef       	ldi	r24, 0xF0	; 240
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	dc 01       	movw	r26, r24
    13aa:	2c 91       	ld	r18, X
    13ac:	24 60       	ori	r18, 0x04	; 4
    13ae:	2c 93       	st	X, r18
          Can_clear_rplv();
    13b0:	80 81       	ld	r24, Z
    13b2:	8f 7d       	andi	r24, 0xDF	; 223
    13b4:	80 83       	st	Z, r24
          Can_set_idemsk();
    13b6:	da 01       	movw	r26, r20
    13b8:	8c 91       	ld	r24, X
    13ba:	81 60       	ori	r24, 0x01	; 1
    13bc:	8c 93       	st	X, r24
          Can_config_rx();       
    13be:	80 81       	ld	r24, Z
    13c0:	8f 73       	andi	r24, 0x3F	; 63
    13c2:	80 83       	st	Z, r24
    13c4:	80 81       	ld	r24, Z
    13c6:	80 68       	ori	r24, 0x80	; 128
    13c8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13ca:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13cc:	1f c1       	rjmp	.+574    	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    13ce:	80 e0       	ldi	r24, 0x00	; 0
    13d0:	2a ef       	ldi	r18, 0xFA	; 250
    13d2:	30 e0       	ldi	r19, 0x00	; 0
    13d4:	f8 01       	movw	r30, r16
    13d6:	a7 81       	ldd	r26, Z+7	; 0x07
    13d8:	b0 85       	ldd	r27, Z+8	; 0x08
    13da:	a8 0f       	add	r26, r24
    13dc:	b1 1d       	adc	r27, r1
    13de:	9c 91       	ld	r25, X
    13e0:	d9 01       	movw	r26, r18
    13e2:	9c 93       	st	X, r25
    13e4:	8f 5f       	subi	r24, 0xFF	; 255
    13e6:	96 81       	ldd	r25, Z+6	; 0x06
    13e8:	89 17       	cp	r24, r25
    13ea:	a0 f3       	brcs	.-24     	; 0x13d4 <__stack+0x2d5>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    13ec:	8f ef       	ldi	r24, 0xFF	; 255
    13ee:	9f ef       	ldi	r25, 0xFF	; 255
    13f0:	dc 01       	movw	r26, r24
    13f2:	89 83       	std	Y+1, r24	; 0x01
    13f4:	9a 83       	std	Y+2, r25	; 0x02
    13f6:	ab 83       	std	Y+3, r26	; 0x03
    13f8:	bc 83       	std	Y+4, r27	; 0x04
    13fa:	9b 81       	ldd	r25, Y+3	; 0x03
    13fc:	92 95       	swap	r25
    13fe:	96 95       	lsr	r25
    1400:	97 70       	andi	r25, 0x07	; 7
    1402:	8c 81       	ldd	r24, Y+4	; 0x04
    1404:	88 0f       	add	r24, r24
    1406:	88 0f       	add	r24, r24
    1408:	88 0f       	add	r24, r24
    140a:	89 0f       	add	r24, r25
    140c:	80 93 f7 00 	sts	0x00F7, r24
    1410:	9a 81       	ldd	r25, Y+2	; 0x02
    1412:	92 95       	swap	r25
    1414:	96 95       	lsr	r25
    1416:	97 70       	andi	r25, 0x07	; 7
    1418:	8b 81       	ldd	r24, Y+3	; 0x03
    141a:	88 0f       	add	r24, r24
    141c:	88 0f       	add	r24, r24
    141e:	88 0f       	add	r24, r24
    1420:	89 0f       	add	r24, r25
    1422:	80 93 f6 00 	sts	0x00F6, r24
    1426:	99 81       	ldd	r25, Y+1	; 0x01
    1428:	92 95       	swap	r25
    142a:	96 95       	lsr	r25
    142c:	97 70       	andi	r25, 0x07	; 7
    142e:	8a 81       	ldd	r24, Y+2	; 0x02
    1430:	88 0f       	add	r24, r24
    1432:	88 0f       	add	r24, r24
    1434:	88 0f       	add	r24, r24
    1436:	89 0f       	add	r24, r25
    1438:	80 93 f5 00 	sts	0x00F5, r24
    143c:	89 81       	ldd	r24, Y+1	; 0x01
    143e:	88 0f       	add	r24, r24
    1440:	88 0f       	add	r24, r24
    1442:	88 0f       	add	r24, r24
    1444:	44 ef       	ldi	r20, 0xF4	; 244
    1446:	50 e0       	ldi	r21, 0x00	; 0
    1448:	fa 01       	movw	r30, r20
    144a:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    144c:	ef ee       	ldi	r30, 0xEF	; 239
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	90 81       	ld	r25, Z
    1452:	d8 01       	movw	r26, r16
    1454:	16 96       	adiw	r26, 0x06	; 6
    1456:	8c 91       	ld	r24, X
    1458:	16 97       	sbiw	r26, 0x06	; 6
    145a:	89 2b       	or	r24, r25
    145c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    145e:	81 e0       	ldi	r24, 0x01	; 1
    1460:	1e 96       	adiw	r26, 0x0e	; 14
    1462:	8c 93       	st	X, r24
    1464:	da 01       	movw	r26, r20
    1466:	8c 91       	ld	r24, X
    1468:	84 60       	ori	r24, 0x04	; 4
    146a:	8c 93       	st	X, r24
    146c:	80 ef       	ldi	r24, 0xF0	; 240
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	dc 01       	movw	r26, r24
    1472:	2c 91       	ld	r18, X
    1474:	24 60       	ori	r18, 0x04	; 4
    1476:	2c 93       	st	X, r18
          Can_set_rplv();
    1478:	80 81       	ld	r24, Z
    147a:	80 62       	ori	r24, 0x20	; 32
    147c:	80 83       	st	Z, r24
          Can_clear_idemsk();
    147e:	da 01       	movw	r26, r20
    1480:	8c 91       	ld	r24, X
    1482:	8e 7f       	andi	r24, 0xFE	; 254
    1484:	8c 93       	st	X, r24
          Can_config_rx();       
    1486:	80 81       	ld	r24, Z
    1488:	8f 73       	andi	r24, 0x3F	; 63
    148a:	80 83       	st	Z, r24
    148c:	80 81       	ld	r24, Z
    148e:	80 68       	ori	r24, 0x80	; 128
    1490:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1492:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1494:	bb c0       	rjmp	.+374    	; 0x160c <__stack+0x50d>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1496:	f8 01       	movw	r30, r16
    1498:	87 85       	ldd	r24, Z+15	; 0x0f
    149a:	88 23       	and	r24, r24
    149c:	69 f1       	breq	.+90     	; 0x14f8 <__stack+0x3f9>
    149e:	94 81       	ldd	r25, Z+4	; 0x04
    14a0:	92 95       	swap	r25
    14a2:	96 95       	lsr	r25
    14a4:	97 70       	andi	r25, 0x07	; 7
    14a6:	85 81       	ldd	r24, Z+5	; 0x05
    14a8:	88 0f       	add	r24, r24
    14aa:	88 0f       	add	r24, r24
    14ac:	88 0f       	add	r24, r24
    14ae:	89 0f       	add	r24, r25
    14b0:	80 93 f3 00 	sts	0x00F3, r24
    14b4:	93 81       	ldd	r25, Z+3	; 0x03
    14b6:	92 95       	swap	r25
    14b8:	96 95       	lsr	r25
    14ba:	97 70       	andi	r25, 0x07	; 7
    14bc:	84 81       	ldd	r24, Z+4	; 0x04
    14be:	88 0f       	add	r24, r24
    14c0:	88 0f       	add	r24, r24
    14c2:	88 0f       	add	r24, r24
    14c4:	89 0f       	add	r24, r25
    14c6:	80 93 f2 00 	sts	0x00F2, r24
    14ca:	92 81       	ldd	r25, Z+2	; 0x02
    14cc:	92 95       	swap	r25
    14ce:	96 95       	lsr	r25
    14d0:	97 70       	andi	r25, 0x07	; 7
    14d2:	83 81       	ldd	r24, Z+3	; 0x03
    14d4:	88 0f       	add	r24, r24
    14d6:	88 0f       	add	r24, r24
    14d8:	88 0f       	add	r24, r24
    14da:	89 0f       	add	r24, r25
    14dc:	80 93 f1 00 	sts	0x00F1, r24
    14e0:	82 81       	ldd	r24, Z+2	; 0x02
    14e2:	88 0f       	add	r24, r24
    14e4:	88 0f       	add	r24, r24
    14e6:	88 0f       	add	r24, r24
    14e8:	80 93 f0 00 	sts	0x00F0, r24
    14ec:	ef ee       	ldi	r30, 0xEF	; 239
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	80 61       	ori	r24, 0x10	; 16
    14f4:	80 83       	st	Z, r24
    14f6:	16 c0       	rjmp	.+44     	; 0x1524 <__stack+0x425>
          else              { Can_set_std_id(cmd->id.std);}
    14f8:	92 81       	ldd	r25, Z+2	; 0x02
    14fa:	96 95       	lsr	r25
    14fc:	96 95       	lsr	r25
    14fe:	96 95       	lsr	r25
    1500:	83 81       	ldd	r24, Z+3	; 0x03
    1502:	82 95       	swap	r24
    1504:	88 0f       	add	r24, r24
    1506:	80 7e       	andi	r24, 0xE0	; 224
    1508:	89 0f       	add	r24, r25
    150a:	80 93 f3 00 	sts	0x00F3, r24
    150e:	82 81       	ldd	r24, Z+2	; 0x02
    1510:	82 95       	swap	r24
    1512:	88 0f       	add	r24, r24
    1514:	80 7e       	andi	r24, 0xE0	; 224
    1516:	80 93 f2 00 	sts	0x00F2, r24
    151a:	ef ee       	ldi	r30, 0xEF	; 239
    151c:	f0 e0       	ldi	r31, 0x00	; 0
    151e:	80 81       	ld	r24, Z
    1520:	8f 7e       	andi	r24, 0xEF	; 239
    1522:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1524:	f8 01       	movw	r30, r16
    1526:	86 81       	ldd	r24, Z+6	; 0x06
    1528:	88 23       	and	r24, r24
    152a:	79 f0       	breq	.+30     	; 0x154a <__stack+0x44b>
    152c:	80 e0       	ldi	r24, 0x00	; 0
    152e:	2a ef       	ldi	r18, 0xFA	; 250
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	f8 01       	movw	r30, r16
    1534:	a7 81       	ldd	r26, Z+7	; 0x07
    1536:	b0 85       	ldd	r27, Z+8	; 0x08
    1538:	a8 0f       	add	r26, r24
    153a:	b1 1d       	adc	r27, r1
    153c:	9c 91       	ld	r25, X
    153e:	d9 01       	movw	r26, r18
    1540:	9c 93       	st	X, r25
    1542:	8f 5f       	subi	r24, 0xFF	; 255
    1544:	96 81       	ldd	r25, Z+6	; 0x06
    1546:	89 17       	cp	r24, r25
    1548:	a0 f3       	brcs	.-24     	; 0x1532 <__stack+0x433>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    154a:	c8 01       	movw	r24, r16
    154c:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <get_idmask>
    1550:	dc 01       	movw	r26, r24
    1552:	cb 01       	movw	r24, r22
    1554:	89 83       	std	Y+1, r24	; 0x01
    1556:	9a 83       	std	Y+2, r25	; 0x02
    1558:	ab 83       	std	Y+3, r26	; 0x03
    155a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    155c:	9b 81       	ldd	r25, Y+3	; 0x03
    155e:	92 95       	swap	r25
    1560:	96 95       	lsr	r25
    1562:	97 70       	andi	r25, 0x07	; 7
    1564:	8c 81       	ldd	r24, Y+4	; 0x04
    1566:	88 0f       	add	r24, r24
    1568:	88 0f       	add	r24, r24
    156a:	88 0f       	add	r24, r24
    156c:	89 0f       	add	r24, r25
    156e:	80 93 f7 00 	sts	0x00F7, r24
    1572:	9a 81       	ldd	r25, Y+2	; 0x02
    1574:	92 95       	swap	r25
    1576:	96 95       	lsr	r25
    1578:	97 70       	andi	r25, 0x07	; 7
    157a:	8b 81       	ldd	r24, Y+3	; 0x03
    157c:	88 0f       	add	r24, r24
    157e:	88 0f       	add	r24, r24
    1580:	88 0f       	add	r24, r24
    1582:	89 0f       	add	r24, r25
    1584:	80 93 f6 00 	sts	0x00F6, r24
    1588:	99 81       	ldd	r25, Y+1	; 0x01
    158a:	92 95       	swap	r25
    158c:	96 95       	lsr	r25
    158e:	97 70       	andi	r25, 0x07	; 7
    1590:	8a 81       	ldd	r24, Y+2	; 0x02
    1592:	88 0f       	add	r24, r24
    1594:	88 0f       	add	r24, r24
    1596:	88 0f       	add	r24, r24
    1598:	89 0f       	add	r24, r25
    159a:	80 93 f5 00 	sts	0x00F5, r24
    159e:	89 81       	ldd	r24, Y+1	; 0x01
    15a0:	88 0f       	add	r24, r24
    15a2:	88 0f       	add	r24, r24
    15a4:	88 0f       	add	r24, r24
    15a6:	44 ef       	ldi	r20, 0xF4	; 244
    15a8:	50 e0       	ldi	r21, 0x00	; 0
    15aa:	fa 01       	movw	r30, r20
    15ac:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15ae:	ef ee       	ldi	r30, 0xEF	; 239
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	90 81       	ld	r25, Z
    15b4:	d8 01       	movw	r26, r16
    15b6:	16 96       	adiw	r26, 0x06	; 6
    15b8:	8c 91       	ld	r24, X
    15ba:	16 97       	sbiw	r26, 0x06	; 6
    15bc:	89 2b       	or	r24, r25
    15be:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15c0:	81 e0       	ldi	r24, 0x01	; 1
    15c2:	1e 96       	adiw	r26, 0x0e	; 14
    15c4:	8c 93       	st	X, r24
    15c6:	da 01       	movw	r26, r20
    15c8:	8c 91       	ld	r24, X
    15ca:	84 60       	ori	r24, 0x04	; 4
    15cc:	8c 93       	st	X, r24
    15ce:	80 ef       	ldi	r24, 0xF0	; 240
    15d0:	90 e0       	ldi	r25, 0x00	; 0
    15d2:	dc 01       	movw	r26, r24
    15d4:	2c 91       	ld	r18, X
    15d6:	24 60       	ori	r18, 0x04	; 4
    15d8:	2c 93       	st	X, r18
          Can_set_rplv();
    15da:	80 81       	ld	r24, Z
    15dc:	80 62       	ori	r24, 0x20	; 32
    15de:	80 83       	st	Z, r24
          Can_set_idemsk();
    15e0:	da 01       	movw	r26, r20
    15e2:	8c 91       	ld	r24, X
    15e4:	81 60       	ori	r24, 0x01	; 1
    15e6:	8c 93       	st	X, r24
          Can_config_rx();       
    15e8:	80 81       	ld	r24, Z
    15ea:	8f 73       	andi	r24, 0x3F	; 63
    15ec:	80 83       	st	Z, r24
    15ee:	80 81       	ld	r24, Z
    15f0:	80 68       	ori	r24, 0x80	; 128
    15f2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15f4:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    15f6:	0a c0       	rjmp	.+20     	; 0x160c <__stack+0x50d>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    15f8:	f8 01       	movw	r30, r16
    15fa:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15fc:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    15fe:	06 c0       	rjmp	.+12     	; 0x160c <__stack+0x50d>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1600:	8f e1       	ldi	r24, 0x1F	; 31
    1602:	d8 01       	movw	r26, r16
    1604:	19 96       	adiw	r26, 0x09	; 9
    1606:	8c 93       	st	X, r24
    1608:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    160a:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    160c:	0f 90       	pop	r0
    160e:	0f 90       	pop	r0
    1610:	0f 90       	pop	r0
    1612:	0f 90       	pop	r0
    1614:	df 91       	pop	r29
    1616:	cf 91       	pop	r28
    1618:	1f 91       	pop	r17
    161a:	0f 91       	pop	r16
    161c:	08 95       	ret

0000161e <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    161e:	ef 92       	push	r14
    1620:	ff 92       	push	r15
    1622:	1f 93       	push	r17
    1624:	cf 93       	push	r28
    1626:	df 93       	push	r29
    1628:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    162a:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    162c:	88 23       	and	r24, r24
    162e:	09 f4       	brne	.+2      	; 0x1632 <can_get_status+0x14>
    1630:	96 c0       	rjmp	.+300    	; 0x175e <can_get_status+0x140>
    1632:	8f 31       	cpi	r24, 0x1F	; 31
    1634:	09 f4       	brne	.+2      	; 0x1638 <can_get_status+0x1a>
    1636:	95 c0       	rjmp	.+298    	; 0x1762 <can_get_status+0x144>
    1638:	8f 3f       	cpi	r24, 0xFF	; 255
    163a:	09 f4       	brne	.+2      	; 0x163e <can_get_status+0x20>
    163c:	94 c0       	rjmp	.+296    	; 0x1766 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    163e:	88 81       	ld	r24, Y
    1640:	82 95       	swap	r24
    1642:	80 7f       	andi	r24, 0xF0	; 240
    1644:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1648:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <can_get_mob_status>
    164c:	18 2f       	mov	r17, r24
    
    switch (a_status)
    164e:	80 32       	cpi	r24, 0x20	; 32
    1650:	61 f0       	breq	.+24     	; 0x166a <can_get_status+0x4c>
    1652:	81 32       	cpi	r24, 0x21	; 33
    1654:	20 f4       	brcc	.+8      	; 0x165e <can_get_status+0x40>
    1656:	88 23       	and	r24, r24
    1658:	09 f4       	brne	.+2      	; 0x165c <can_get_status+0x3e>
    165a:	87 c0       	rjmp	.+270    	; 0x176a <can_get_status+0x14c>
    165c:	76 c0       	rjmp	.+236    	; 0x174a <can_get_status+0x12c>
    165e:	80 34       	cpi	r24, 0x40	; 64
    1660:	09 f4       	brne	.+2      	; 0x1664 <can_get_status+0x46>
    1662:	68 c0       	rjmp	.+208    	; 0x1734 <can_get_status+0x116>
    1664:	80 3a       	cpi	r24, 0xA0	; 160
    1666:	09 f0       	breq	.+2      	; 0x166a <can_get_status+0x4c>
    1668:	70 c0       	rjmp	.+224    	; 0x174a <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    166a:	0f 2e       	mov	r0, r31
    166c:	ff ee       	ldi	r31, 0xEF	; 239
    166e:	ef 2e       	mov	r14, r31
    1670:	ff 24       	eor	r15, r15
    1672:	f0 2d       	mov	r31, r0
    1674:	f7 01       	movw	r30, r14
    1676:	80 81       	ld	r24, Z
    1678:	8f 70       	andi	r24, 0x0F	; 15
    167a:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    167c:	8f 81       	ldd	r24, Y+7	; 0x07
    167e:	98 85       	ldd	r25, Y+8	; 0x08
    1680:	0e 94 8e 02 	call	0x51c	; 0x51c <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1684:	80 91 f0 00 	lds	r24, 0x00F0
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	84 70       	andi	r24, 0x04	; 4
    168c:	90 70       	andi	r25, 0x00	; 0
    168e:	95 95       	asr	r25
    1690:	87 95       	ror	r24
    1692:	95 95       	asr	r25
    1694:	87 95       	ror	r24
    1696:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1698:	f7 01       	movw	r30, r14
    169a:	80 81       	ld	r24, Z
    169c:	84 ff       	sbrs	r24, 4
    169e:	2d c0       	rjmp	.+90     	; 0x16fa <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    16a0:	81 e0       	ldi	r24, 0x01	; 1
    16a2:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    16a4:	e3 ef       	ldi	r30, 0xF3	; 243
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	80 81       	ld	r24, Z
    16aa:	86 95       	lsr	r24
    16ac:	86 95       	lsr	r24
    16ae:	86 95       	lsr	r24
    16b0:	8d 83       	std	Y+5, r24	; 0x05
    16b2:	a2 ef       	ldi	r26, 0xF2	; 242
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	8c 91       	ld	r24, X
    16b8:	90 81       	ld	r25, Z
    16ba:	92 95       	swap	r25
    16bc:	99 0f       	add	r25, r25
    16be:	90 7e       	andi	r25, 0xE0	; 224
    16c0:	86 95       	lsr	r24
    16c2:	86 95       	lsr	r24
    16c4:	86 95       	lsr	r24
    16c6:	89 0f       	add	r24, r25
    16c8:	8c 83       	std	Y+4, r24	; 0x04
    16ca:	e1 ef       	ldi	r30, 0xF1	; 241
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	9c 91       	ld	r25, X
    16d2:	92 95       	swap	r25
    16d4:	99 0f       	add	r25, r25
    16d6:	90 7e       	andi	r25, 0xE0	; 224
    16d8:	86 95       	lsr	r24
    16da:	86 95       	lsr	r24
    16dc:	86 95       	lsr	r24
    16de:	89 0f       	add	r24, r25
    16e0:	8b 83       	std	Y+3, r24	; 0x03
    16e2:	80 91 f0 00 	lds	r24, 0x00F0
    16e6:	90 81       	ld	r25, Z
    16e8:	92 95       	swap	r25
    16ea:	99 0f       	add	r25, r25
    16ec:	90 7e       	andi	r25, 0xE0	; 224
    16ee:	86 95       	lsr	r24
    16f0:	86 95       	lsr	r24
    16f2:	86 95       	lsr	r24
    16f4:	89 0f       	add	r24, r25
    16f6:	8a 83       	std	Y+2, r24	; 0x02
    16f8:	13 c0       	rjmp	.+38     	; 0x1720 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    16fa:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    16fc:	e3 ef       	ldi	r30, 0xF3	; 243
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	80 81       	ld	r24, Z
    1702:	82 95       	swap	r24
    1704:	86 95       	lsr	r24
    1706:	87 70       	andi	r24, 0x07	; 7
    1708:	8b 83       	std	Y+3, r24	; 0x03
    170a:	80 91 f2 00 	lds	r24, 0x00F2
    170e:	90 81       	ld	r25, Z
    1710:	99 0f       	add	r25, r25
    1712:	99 0f       	add	r25, r25
    1714:	99 0f       	add	r25, r25
    1716:	82 95       	swap	r24
    1718:	86 95       	lsr	r24
    171a:	87 70       	andi	r24, 0x07	; 7
    171c:	89 0f       	add	r24, r25
    171e:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1720:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1722:	ef ee       	ldi	r30, 0xEF	; 239
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	80 81       	ld	r24, Z
    1728:	8f 73       	andi	r24, 0x3F	; 63
    172a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    172c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1730:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1732:	1c c0       	rjmp	.+56     	; 0x176c <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1734:	80 e4       	ldi	r24, 0x40	; 64
    1736:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1738:	ef ee       	ldi	r30, 0xEF	; 239
    173a:	f0 e0       	ldi	r31, 0x00	; 0
    173c:	80 81       	ld	r24, Z
    173e:	8f 73       	andi	r24, 0x3F	; 63
    1740:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1742:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1746:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1748:	11 c0       	rjmp	.+34     	; 0x176c <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    174a:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    174c:	ef ee       	ldi	r30, 0xEF	; 239
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	8f 73       	andi	r24, 0x3F	; 63
    1754:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1756:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    175a:	82 e0       	ldi	r24, 0x02	; 2
            break;
    175c:	07 c0       	rjmp	.+14     	; 0x176c <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    175e:	82 e0       	ldi	r24, 0x02	; 2
    1760:	05 c0       	rjmp	.+10     	; 0x176c <can_get_status+0x14e>
    1762:	82 e0       	ldi	r24, 0x02	; 2
    1764:	03 c0       	rjmp	.+6      	; 0x176c <can_get_status+0x14e>
    1766:	82 e0       	ldi	r24, 0x02	; 2
    1768:	01 c0       	rjmp	.+2      	; 0x176c <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    176a:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    176c:	df 91       	pop	r29
    176e:	cf 91       	pop	r28
    1770:	1f 91       	pop	r17
    1772:	ff 90       	pop	r15
    1774:	ef 90       	pop	r14
    1776:	08 95       	ret

00001778 <display_test>:

void display_test(void){
	uint8_t test_data='A';	
	//SM1_SendBlock(&);
	
}
    1778:	08 95       	ret

0000177a <display_init>:


void display_init(void){
//	SM1_Enable();
	
}
    177a:	08 95       	ret

0000177c <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    177c:	90 93 15 01 	sts	0x0115, r25
    1780:	80 93 14 01 	sts	0x0114, r24
	CheckWDT();
    1784:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <CheckWDT>
}
    1788:	08 95       	ret

0000178a <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    178a:	e0 91 14 01 	lds	r30, 0x0114
    178e:	f0 91 15 01 	lds	r31, 0x0115
    1792:	90 81       	ld	r25, Z
    1794:	89 2b       	or	r24, r25
    1796:	80 83       	st	Z, r24
}
    1798:	08 95       	ret

0000179a <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    179a:	e0 91 14 01 	lds	r30, 0x0114
    179e:	f0 91 15 01 	lds	r31, 0x0115
    17a2:	10 82       	st	Z, r1
    17a4:	08 95       	ret

000017a6 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    17a6:	10 92 89 01 	sts	0x0189, r1
	event_queue_tail=0;
    17aa:	10 92 8a 01 	sts	0x018A, r1
}
    17ae:	08 95       	ret

000017b0 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    17b0:	cf 93       	push	r28
    17b2:	df 93       	push	r29
    17b4:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    17b6:	c0 91 89 01 	lds	r28, 0x0189
    17ba:	d0 e0       	ldi	r29, 0x00	; 0
    17bc:	ce 01       	movw	r24, r28
    17be:	01 96       	adiw	r24, 0x01	; 1
    17c0:	60 e1       	ldi	r22, 0x10	; 16
    17c2:	70 e0       	ldi	r23, 0x00	; 0
    17c4:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <__divmodhi4>
    17c8:	40 91 8a 01 	lds	r20, 0x018A
    17cc:	50 e0       	ldi	r21, 0x00	; 0
    17ce:	84 17       	cp	r24, r20
    17d0:	95 07       	cpc	r25, r21
    17d2:	31 f0       	breq	.+12     	; 0x17e0 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    17d4:	c7 58       	subi	r28, 0x87	; 135
    17d6:	de 4f       	sbci	r29, 0xFE	; 254
    17d8:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    17da:	80 93 89 01 	sts	0x0189, r24
    17de:	03 c0       	rjmp	.+6      	; 0x17e6 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    17e0:	88 e0       	ldi	r24, 0x08	; 8
    17e2:	0e 94 c5 0b 	call	0x178a	; 0x178a <AddError>
	}
}
    17e6:	df 91       	pop	r29
    17e8:	cf 91       	pop	r28
    17ea:	08 95       	ret

000017ec <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    17ec:	80 91 8a 01 	lds	r24, 0x018A
    17f0:	90 91 89 01 	lds	r25, 0x0189
    17f4:	98 17       	cp	r25, r24
    17f6:	31 f0       	breq	.+12     	; 0x1804 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    17f8:	e9 e7       	ldi	r30, 0x79	; 121
    17fa:	f1 e0       	ldi	r31, 0x01	; 1
    17fc:	e8 0f       	add	r30, r24
    17fe:	f1 1d       	adc	r31, r1
    1800:	80 81       	ld	r24, Z
    1802:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    1804:	8b e0       	ldi	r24, 0x0B	; 11
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    1806:	08 95       	ret

00001808 <EventHandleEvent>:
	}
}
#endif

void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    1808:	80 91 8a 01 	lds	r24, 0x018A
    180c:	90 91 89 01 	lds	r25, 0x0189
    1810:	98 17       	cp	r25, r24
    1812:	41 f0       	breq	.+16     	; 0x1824 <EventHandleEvent+0x1c>
			MCMRear();
		#endif
		#if MCM==MCM_HVBOX
			MCMHVBox();
		#endif
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	01 96       	adiw	r24, 0x01	; 1
    1818:	60 e1       	ldi	r22, 0x10	; 16
    181a:	70 e0       	ldi	r23, 0x00	; 0
    181c:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <__divmodhi4>
    1820:	80 93 8a 01 	sts	0x018A, r24
    1824:	08 95       	ret

00001826 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    1826:	8c 30       	cpi	r24, 0x0C	; 12
    1828:	80 f4       	brcc	.+32     	; 0x184a <led_set+0x24>
	LED_PORT(led_id)|=((0x01)<<led_pins[led_id]);
    182a:	4b b1       	in	r20, 0x0b	; 11
    182c:	e6 e1       	ldi	r30, 0x16	; 22
    182e:	f1 e0       	ldi	r31, 0x01	; 1
    1830:	e8 0f       	add	r30, r24
    1832:	f1 1d       	adc	r31, r1
    1834:	21 e0       	ldi	r18, 0x01	; 1
    1836:	30 e0       	ldi	r19, 0x00	; 0
    1838:	c9 01       	movw	r24, r18
    183a:	00 80       	ld	r0, Z
    183c:	02 c0       	rjmp	.+4      	; 0x1842 <led_set+0x1c>
    183e:	88 0f       	add	r24, r24
    1840:	99 1f       	adc	r25, r25
    1842:	0a 94       	dec	r0
    1844:	e2 f7       	brpl	.-8      	; 0x183e <led_set+0x18>
    1846:	84 2b       	or	r24, r20
    1848:	8b b9       	out	0x0b, r24	; 11
    184a:	08 95       	ret

0000184c <led_clear>:
}

void led_clear(uint8_t led_id){
	LED_PORT(led_id)&=~((0x01)<<led_pins[led_id]);
    184c:	6b b1       	in	r22, 0x0b	; 11
    184e:	26 e1       	ldi	r18, 0x16	; 22
    1850:	31 e0       	ldi	r19, 0x01	; 1
    1852:	28 0f       	add	r18, r24
    1854:	31 1d       	adc	r19, r1
    1856:	41 e0       	ldi	r20, 0x01	; 1
    1858:	50 e0       	ldi	r21, 0x00	; 0
    185a:	ca 01       	movw	r24, r20
    185c:	f9 01       	movw	r30, r18
    185e:	00 80       	ld	r0, Z
    1860:	02 c0       	rjmp	.+4      	; 0x1866 <led_clear+0x1a>
    1862:	88 0f       	add	r24, r24
    1864:	99 1f       	adc	r25, r25
    1866:	0a 94       	dec	r0
    1868:	e2 f7       	brpl	.-8      	; 0x1862 <led_clear+0x16>
    186a:	80 95       	com	r24
    186c:	68 23       	and	r22, r24
    186e:	6b b9       	out	0x0b, r22	; 11
}
    1870:	08 95       	ret

00001872 <led_state_set>:
	}
	
}


void led_state_set(uint16_t led_new_state){
    1872:	ef 92       	push	r14
    1874:	ff 92       	push	r15
    1876:	0f 93       	push	r16
    1878:	1f 93       	push	r17
    187a:	cf 93       	push	r28
    187c:	df 93       	push	r29
    187e:	7c 01       	movw	r14, r24
    1880:	c0 e0       	ldi	r28, 0x00	; 0
    1882:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1884:	01 e0       	ldi	r16, 0x01	; 1
    1886:	10 e0       	ldi	r17, 0x00	; 0
	}
	
}


void led_state_set(uint16_t led_new_state){
    1888:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    188a:	98 01       	movw	r18, r16
    188c:	0c 2e       	mov	r0, r28
    188e:	02 c0       	rjmp	.+4      	; 0x1894 <led_state_set+0x22>
    1890:	22 0f       	add	r18, r18
    1892:	33 1f       	adc	r19, r19
    1894:	0a 94       	dec	r0
    1896:	e2 f7       	brpl	.-8      	; 0x1890 <led_state_set+0x1e>
    1898:	2e 21       	and	r18, r14
    189a:	3f 21       	and	r19, r15
    189c:	21 15       	cp	r18, r1
    189e:	31 05       	cpc	r19, r1
    18a0:	11 f0       	breq	.+4      	; 0x18a6 <led_state_set+0x34>
			led_set(i);
    18a2:	0e 94 13 0c 	call	0x1826	; 0x1826 <led_set>
    18a6:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    18a8:	cb 30       	cpi	r28, 0x0B	; 11
    18aa:	d1 05       	cpc	r29, r1
    18ac:	69 f7       	brne	.-38     	; 0x1888 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
	
}
    18ae:	df 91       	pop	r29
    18b0:	cf 91       	pop	r28
    18b2:	1f 91       	pop	r17
    18b4:	0f 91       	pop	r16
    18b6:	ff 90       	pop	r15
    18b8:	ef 90       	pop	r14
    18ba:	08 95       	ret

000018bc <led_init>:
void led_init(void){
	
	
	uint8_t led_id;

	led_pins[LED_ID_AMS]=LED_PIN_AMS;
    18bc:	46 e1       	ldi	r20, 0x16	; 22
    18be:	51 e0       	ldi	r21, 0x01	; 1
    18c0:	81 e0       	ldi	r24, 0x01	; 1
    18c2:	80 93 16 01 	sts	0x0116, r24
	led_pins[LED_ID_TV]=LED_PIN_TV;
    18c6:	80 93 17 01 	sts	0x0117, r24
	led_pins[LED_ID_TC]=LED_PIN_TC;
    18ca:	92 e0       	ldi	r25, 0x02	; 2
    18cc:	90 93 18 01 	sts	0x0118, r25
	led_pins[LED_ID_RECUP]=LED_PIN_RECUP;
    18d0:	83 e0       	ldi	r24, 0x03	; 3
    18d2:	80 93 19 01 	sts	0x0119, r24
	led_pins[LED_ID_KOBI]=LED_PIN_KOBI;
    18d6:	84 e0       	ldi	r24, 0x04	; 4
    18d8:	80 93 1a 01 	sts	0x011A, r24
	led_pins[LED_ID_AD]=LED_PIN_AD;
    18dc:	90 93 1b 01 	sts	0x011B, r25
	led_pins[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    18e0:	80 93 1c 01 	sts	0x011C, r24
	led_pins[LED_ID_IMD]=LED_PIN_IMD;
    18e4:	10 92 1d 01 	sts	0x011D, r1
	led_pins[LED_ID_BRAKE]=LED_PIN_IMD;
    18e8:	10 92 1e 01 	sts	0x011E, r1
	led_pins[LED_ID_OK]=LED_PIN_OK;
    18ec:	10 92 1f 01 	sts	0x011F, r1
	led_pins[LED_ID_START]=LED_PIN_START;
    18f0:	87 e0       	ldi	r24, 0x07	; 7
    18f2:	80 93 20 01 	sts	0x0120, r24
    18f6:	fa 01       	movw	r30, r20
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    18f8:	45 5f       	subi	r20, 0xF5	; 245
    18fa:	5f 4f       	sbci	r21, 0xFF	; 255
	led_pins[LED_ID_START]=LED_PIN_START;
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
		/* set data direction to output*/
		LED_DD(i)|=((0x01)<<led_pins[led_id]);
    18fc:	21 e0       	ldi	r18, 0x01	; 1
    18fe:	30 e0       	ldi	r19, 0x00	; 0
    1900:	6a b1       	in	r22, 0x0a	; 10
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    1902:	df 01       	movw	r26, r30
	led_pins[LED_ID_START]=LED_PIN_START;
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
		/* set data direction to output*/
		LED_DD(i)|=((0x01)<<led_pins[led_id]);
    1904:	c9 01       	movw	r24, r18
    1906:	01 90       	ld	r0, Z+
    1908:	02 c0       	rjmp	.+4      	; 0x190e <led_init+0x52>
    190a:	88 0f       	add	r24, r24
    190c:	99 1f       	adc	r25, r25
    190e:	0a 94       	dec	r0
    1910:	e2 f7       	brpl	.-8      	; 0x190a <led_init+0x4e>
    1912:	86 2b       	or	r24, r22
    1914:	8a b9       	out	0x0a, r24	; 10
		/* turn on led */
		LED_PORT(i)|=((0x01)<<led_pins[led_id]);
    1916:	6b b1       	in	r22, 0x0b	; 11
    1918:	c9 01       	movw	r24, r18
    191a:	0c 90       	ld	r0, X
    191c:	02 c0       	rjmp	.+4      	; 0x1922 <led_init+0x66>
    191e:	88 0f       	add	r24, r24
    1920:	99 1f       	adc	r25, r25
    1922:	0a 94       	dec	r0
    1924:	e2 f7       	brpl	.-8      	; 0x191e <led_init+0x62>
    1926:	86 2b       	or	r24, r22
    1928:	8b b9       	out	0x0b, r24	; 11
	led_pins[LED_ID_BRAKE]=LED_PIN_IMD;
	led_pins[LED_ID_OK]=LED_PIN_OK;
	led_pins[LED_ID_START]=LED_PIN_START;
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
    192a:	e4 17       	cp	r30, r20
    192c:	f5 07       	cpc	r31, r21
    192e:	41 f7       	brne	.-48     	; 0x1900 <led_init+0x44>
		/* turn on led */
		LED_PORT(i)|=((0x01)<<led_pins[led_id]);
	}


	led_state=0xFFFF;
    1930:	8f ef       	ldi	r24, 0xFF	; 255
    1932:	9f ef       	ldi	r25, 0xFF	; 255
    1934:	90 93 22 01 	sts	0x0122, r25
    1938:	80 93 21 01 	sts	0x0121, r24
	led_state_set(led_state);
    193c:	0e 94 39 0c 	call	0x1872	; 0x1872 <led_state_set>
	
}
    1940:	08 95       	ret

00001942 <led_is_set>:
		}
	return led_state;
}

uint8_t led_is_set(uint8_t led_id){
	return (uint8_t) LED_PORT(led_id)&((0x01)<<led_pins[led_id]);
    1942:	9b b1       	in	r25, 0x0b	; 11
    1944:	26 e1       	ldi	r18, 0x16	; 22
    1946:	31 e0       	ldi	r19, 0x01	; 1
    1948:	f9 01       	movw	r30, r18
    194a:	e8 0f       	add	r30, r24
    194c:	f1 1d       	adc	r31, r1
    194e:	21 e0       	ldi	r18, 0x01	; 1
    1950:	30 e0       	ldi	r19, 0x00	; 0
    1952:	00 80       	ld	r0, Z
    1954:	02 c0       	rjmp	.+4      	; 0x195a <led_is_set+0x18>
    1956:	22 0f       	add	r18, r18
    1958:	33 1f       	adc	r19, r19
    195a:	0a 94       	dec	r0
    195c:	e2 f7       	brpl	.-8      	; 0x1956 <led_is_set+0x14>
}
    195e:	89 2f       	mov	r24, r25
    1960:	82 23       	and	r24, r18
    1962:	08 95       	ret

00001964 <led_state_return>:
		}
	}
	
}

uint16_t led_state_return(void){
    1964:	0f 93       	push	r16
    1966:	1f 93       	push	r17
    1968:	cf 93       	push	r28
    196a:	df 93       	push	r29
    196c:	c0 e0       	ldi	r28, 0x00	; 0
    196e:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    1970:	8c 2f       	mov	r24, r28
    1972:	0e 94 a1 0c 	call	0x1942	; 0x1942 <led_is_set>
    1976:	90 e0       	ldi	r25, 0x00	; 0
    1978:	0c 2e       	mov	r0, r28
    197a:	02 c0       	rjmp	.+4      	; 0x1980 <led_state_return+0x1c>
    197c:	88 0f       	add	r24, r24
    197e:	99 1f       	adc	r25, r25
    1980:	0a 94       	dec	r0
    1982:	e2 f7       	brpl	.-8      	; 0x197c <led_state_return+0x18>
    1984:	08 2b       	or	r16, r24
    1986:	19 2b       	or	r17, r25
    1988:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    198a:	cb 30       	cpi	r28, 0x0B	; 11
    198c:	d1 05       	cpc	r29, r1
    198e:	81 f7       	brne	.-32     	; 0x1970 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    1990:	80 2f       	mov	r24, r16
    1992:	91 2f       	mov	r25, r17
    1994:	df 91       	pop	r29
    1996:	cf 91       	pop	r28
    1998:	1f 91       	pop	r17
    199a:	0f 91       	pop	r16
    199c:	08 95       	ret

0000199e <led_toggle>:
void led_clear(uint8_t led_id){
	LED_PORT(led_id)&=~((0x01)<<led_pins[led_id]);
}


void led_toggle(uint8_t led_id){
    199e:	cf 93       	push	r28
    19a0:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    19a2:	0e 94 a1 0c 	call	0x1942	; 0x1942 <led_is_set>
    19a6:	88 23       	and	r24, r24
    19a8:	21 f0       	breq	.+8      	; 0x19b2 <led_toggle+0x14>
		led_clear(led_id);
    19aa:	8c 2f       	mov	r24, r28
    19ac:	0e 94 26 0c 	call	0x184c	; 0x184c <led_clear>
    19b0:	03 c0       	rjmp	.+6      	; 0x19b8 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    19b2:	8c 2f       	mov	r24, r28
    19b4:	0e 94 13 0c 	call	0x1826	; 0x1826 <led_set>
	}
	
}
    19b8:	cf 91       	pop	r28
    19ba:	08 95       	ret

000019bc <main_init>:

void main_init(){

	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    19bc:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    19be:	14 b8       	out	0x04, r1	; 4
	DDRC=0x00;
    19c0:	17 b8       	out	0x07, r1	; 7
	DDRE=0x00;
    19c2:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    19c4:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    19c6:	83 b3       	in	r24, 0x13	; 19
    19c8:	80 7e       	andi	r24, 0xE0	; 224
    19ca:	83 bb       	out	0x13, r24	; 19
	
	PORTA=0xFF;
    19cc:	8f ef       	ldi	r24, 0xFF	; 255
    19ce:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    19d0:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    19d2:	88 b9       	out	0x08, r24	; 8
	PORTD=0xFF;
    19d4:	8b b9       	out	0x0b, r24	; 11
	PORTE=0xFF;
    19d6:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    19d8:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    19da:	84 b3       	in	r24, 0x14	; 20
    19dc:	8f 61       	ori	r24, 0x1F	; 31
    19de:	84 bb       	out	0x14, r24	; 20
	EventAddEvent(EVENT_INIT);
	
	*/
	
	#if HAS_BUZZER
		buzzer_init();	
    19e0:	0e 94 de 00 	call	0x1bc	; 0x1bc <buzzer_init>
	#endif
	
	#if HAS_LEDS
		led_init();
    19e4:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <led_init>
	#endif
		
}
    19e8:	08 95       	ret

000019ea <main_deinit>:

void main_deinit(){
	
}
    19ea:	08 95       	ret

000019ec <__vector_12>:


/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */
ISR(TIMER1_COMPA_vect){
    19ec:	1f 92       	push	r1
    19ee:	0f 92       	push	r0
    19f0:	0f b6       	in	r0, 0x3f	; 63
    19f2:	0f 92       	push	r0
    19f4:	0b b6       	in	r0, 0x3b	; 59
    19f6:	0f 92       	push	r0
    19f8:	11 24       	eor	r1, r1
    19fa:	2f 93       	push	r18
    19fc:	3f 93       	push	r19
    19fe:	4f 93       	push	r20
    1a00:	5f 93       	push	r21
    1a02:	6f 93       	push	r22
    1a04:	7f 93       	push	r23
    1a06:	8f 93       	push	r24
    1a08:	9f 93       	push	r25
    1a0a:	af 93       	push	r26
    1a0c:	bf 93       	push	r27
    1a0e:	ef 93       	push	r30
    1a10:	ff 93       	push	r31
	OCR1A = OCR1A_PERIOD_CNT + OCR1A;
    1a12:	e8 e8       	ldi	r30, 0x88	; 136
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	91 81       	ldd	r25, Z+1	; 0x01
    1a1a:	80 5f       	subi	r24, 0xF0	; 240
    1a1c:	98 4d       	sbci	r25, 0xD8	; 216
    1a1e:	91 83       	std	Z+1, r25	; 0x01
    1a20:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    1a22:	81 e0       	ldi	r24, 0x01	; 1
    1a24:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
	return;
}
    1a28:	ff 91       	pop	r31
    1a2a:	ef 91       	pop	r30
    1a2c:	bf 91       	pop	r27
    1a2e:	af 91       	pop	r26
    1a30:	9f 91       	pop	r25
    1a32:	8f 91       	pop	r24
    1a34:	7f 91       	pop	r23
    1a36:	6f 91       	pop	r22
    1a38:	5f 91       	pop	r21
    1a3a:	4f 91       	pop	r20
    1a3c:	3f 91       	pop	r19
    1a3e:	2f 91       	pop	r18
    1a40:	0f 90       	pop	r0
    1a42:	0b be       	out	0x3b, r0	; 59
    1a44:	0f 90       	pop	r0
    1a46:	0f be       	out	0x3f, r0	; 63
    1a48:	0f 90       	pop	r0
    1a4a:	1f 90       	pop	r1
    1a4c:	18 95       	reti

00001a4e <__vector_13>:

ISR(TIMER1_COMPB_vect){
    1a4e:	1f 92       	push	r1
    1a50:	0f 92       	push	r0
    1a52:	0f b6       	in	r0, 0x3f	; 63
    1a54:	0f 92       	push	r0
    1a56:	0b b6       	in	r0, 0x3b	; 59
    1a58:	0f 92       	push	r0
    1a5a:	11 24       	eor	r1, r1
    1a5c:	2f 93       	push	r18
    1a5e:	3f 93       	push	r19
    1a60:	4f 93       	push	r20
    1a62:	5f 93       	push	r21
    1a64:	6f 93       	push	r22
    1a66:	7f 93       	push	r23
    1a68:	8f 93       	push	r24
    1a6a:	9f 93       	push	r25
    1a6c:	af 93       	push	r26
    1a6e:	bf 93       	push	r27
    1a70:	ef 93       	push	r30
    1a72:	ff 93       	push	r31
	OCR1B = OCR1B_PERIOD_CNT + OCR1B;
    1a74:	ea e8       	ldi	r30, 0x8A	; 138
    1a76:	f0 e0       	ldi	r31, 0x00	; 0
    1a78:	80 81       	ld	r24, Z
    1a7a:	91 81       	ldd	r25, Z+1	; 0x01
    1a7c:	80 5e       	subi	r24, 0xE0	; 224
    1a7e:	91 4b       	sbci	r25, 0xB1	; 177
    1a80:	91 83       	std	Z+1, r25	; 0x01
    1a82:	80 83       	st	Z, r24
	EventAddEvent(EVENT_100HZ);
    1a84:	82 e0       	ldi	r24, 0x02	; 2
    1a86:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
	return;
}
    1a8a:	ff 91       	pop	r31
    1a8c:	ef 91       	pop	r30
    1a8e:	bf 91       	pop	r27
    1a90:	af 91       	pop	r26
    1a92:	9f 91       	pop	r25
    1a94:	8f 91       	pop	r24
    1a96:	7f 91       	pop	r23
    1a98:	6f 91       	pop	r22
    1a9a:	5f 91       	pop	r21
    1a9c:	4f 91       	pop	r20
    1a9e:	3f 91       	pop	r19
    1aa0:	2f 91       	pop	r18
    1aa2:	0f 90       	pop	r0
    1aa4:	0b be       	out	0x3b, r0	; 59
    1aa6:	0f 90       	pop	r0
    1aa8:	0f be       	out	0x3f, r0	; 63
    1aaa:	0f 90       	pop	r0
    1aac:	1f 90       	pop	r1
    1aae:	18 95       	reti

00001ab0 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    1ab0:	1f 92       	push	r1
    1ab2:	0f 92       	push	r0
    1ab4:	0f b6       	in	r0, 0x3f	; 63
    1ab6:	0f 92       	push	r0
    1ab8:	0b b6       	in	r0, 0x3b	; 59
    1aba:	0f 92       	push	r0
    1abc:	11 24       	eor	r1, r1
    1abe:	2f 93       	push	r18
    1ac0:	3f 93       	push	r19
    1ac2:	4f 93       	push	r20
    1ac4:	5f 93       	push	r21
    1ac6:	6f 93       	push	r22
    1ac8:	7f 93       	push	r23
    1aca:	8f 93       	push	r24
    1acc:	9f 93       	push	r25
    1ace:	af 93       	push	r26
    1ad0:	bf 93       	push	r27
    1ad2:	ef 93       	push	r30
    1ad4:	ff 93       	push	r31
	OCR1C = OCR1C_PERIOD_CNT + OCR1C;
    1ad6:	ec e8       	ldi	r30, 0x8C	; 140
    1ad8:	f0 e0       	ldi	r31, 0x00	; 0
    1ada:	80 81       	ld	r24, Z
    1adc:	91 81       	ldd	r25, Z+1	; 0x01
    1ade:	80 5c       	subi	r24, 0xC0	; 192
    1ae0:	93 46       	sbci	r25, 0x63	; 99
    1ae2:	91 83       	std	Z+1, r25	; 0x01
    1ae4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    1ae6:	83 e0       	ldi	r24, 0x03	; 3
    1ae8:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
	return;
}
    1aec:	ff 91       	pop	r31
    1aee:	ef 91       	pop	r30
    1af0:	bf 91       	pop	r27
    1af2:	af 91       	pop	r26
    1af4:	9f 91       	pop	r25
    1af6:	8f 91       	pop	r24
    1af8:	7f 91       	pop	r23
    1afa:	6f 91       	pop	r22
    1afc:	5f 91       	pop	r21
    1afe:	4f 91       	pop	r20
    1b00:	3f 91       	pop	r19
    1b02:	2f 91       	pop	r18
    1b04:	0f 90       	pop	r0
    1b06:	0b be       	out	0x3b, r0	; 59
    1b08:	0f 90       	pop	r0
    1b0a:	0f be       	out	0x3f, r0	; 63
    1b0c:	0f 90       	pop	r0
    1b0e:	1f 90       	pop	r1
    1b10:	18 95       	reti

00001b12 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    1b12:	1f 92       	push	r1
    1b14:	0f 92       	push	r0
    1b16:	0f b6       	in	r0, 0x3f	; 63
    1b18:	0f 92       	push	r0
    1b1a:	0b b6       	in	r0, 0x3b	; 59
    1b1c:	0f 92       	push	r0
    1b1e:	11 24       	eor	r1, r1
    1b20:	2f 93       	push	r18
    1b22:	3f 93       	push	r19
    1b24:	4f 93       	push	r20
    1b26:	5f 93       	push	r21
    1b28:	6f 93       	push	r22
    1b2a:	7f 93       	push	r23
    1b2c:	8f 93       	push	r24
    1b2e:	9f 93       	push	r25
    1b30:	af 93       	push	r26
    1b32:	bf 93       	push	r27
    1b34:	ef 93       	push	r30
    1b36:	ff 93       	push	r31
	OCR3A = OCR3A_PERIOD_CNT + OCR3A;
    1b38:	e8 e9       	ldi	r30, 0x98	; 152
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	80 81       	ld	r24, Z
    1b3e:	91 81       	ldd	r25, Z+1	; 0x01
    1b40:	88 55       	subi	r24, 0x58	; 88
    1b42:	9e 49       	sbci	r25, 0x9E	; 158
    1b44:	91 83       	std	Z+1, r25	; 0x01
    1b46:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1b48:	84 e0       	ldi	r24, 0x04	; 4
    1b4a:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
	return;
}
    1b4e:	ff 91       	pop	r31
    1b50:	ef 91       	pop	r30
    1b52:	bf 91       	pop	r27
    1b54:	af 91       	pop	r26
    1b56:	9f 91       	pop	r25
    1b58:	8f 91       	pop	r24
    1b5a:	7f 91       	pop	r23
    1b5c:	6f 91       	pop	r22
    1b5e:	5f 91       	pop	r21
    1b60:	4f 91       	pop	r20
    1b62:	3f 91       	pop	r19
    1b64:	2f 91       	pop	r18
    1b66:	0f 90       	pop	r0
    1b68:	0b be       	out	0x3b, r0	; 59
    1b6a:	0f 90       	pop	r0
    1b6c:	0f be       	out	0x3f, r0	; 63
    1b6e:	0f 90       	pop	r0
    1b70:	1f 90       	pop	r1
    1b72:	18 95       	reti

00001b74 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    1b74:	1f 92       	push	r1
    1b76:	0f 92       	push	r0
    1b78:	0f b6       	in	r0, 0x3f	; 63
    1b7a:	0f 92       	push	r0
    1b7c:	0b b6       	in	r0, 0x3b	; 59
    1b7e:	0f 92       	push	r0
    1b80:	11 24       	eor	r1, r1
    1b82:	2f 93       	push	r18
    1b84:	3f 93       	push	r19
    1b86:	4f 93       	push	r20
    1b88:	5f 93       	push	r21
    1b8a:	6f 93       	push	r22
    1b8c:	7f 93       	push	r23
    1b8e:	8f 93       	push	r24
    1b90:	9f 93       	push	r25
    1b92:	af 93       	push	r26
    1b94:	bf 93       	push	r27
    1b96:	ef 93       	push	r30
    1b98:	ff 93       	push	r31
	OCR3B = OCR3B_PERIOD_CNT + OCR3B;
    1b9a:	ea e9       	ldi	r30, 0x9A	; 154
    1b9c:	f0 e0       	ldi	r31, 0x00	; 0
    1b9e:	80 81       	ld	r24, Z
    1ba0:	91 81       	ldd	r25, Z+1	; 0x01
    1ba2:	80 5b       	subi	r24, 0xB0	; 176
    1ba4:	9c 43       	sbci	r25, 0x3C	; 60
    1ba6:	91 83       	std	Z+1, r25	; 0x01
    1ba8:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    1baa:	85 e0       	ldi	r24, 0x05	; 5
    1bac:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
	return;
}
    1bb0:	ff 91       	pop	r31
    1bb2:	ef 91       	pop	r30
    1bb4:	bf 91       	pop	r27
    1bb6:	af 91       	pop	r26
    1bb8:	9f 91       	pop	r25
    1bba:	8f 91       	pop	r24
    1bbc:	7f 91       	pop	r23
    1bbe:	6f 91       	pop	r22
    1bc0:	5f 91       	pop	r21
    1bc2:	4f 91       	pop	r20
    1bc4:	3f 91       	pop	r19
    1bc6:	2f 91       	pop	r18
    1bc8:	0f 90       	pop	r0
    1bca:	0b be       	out	0x3b, r0	; 59
    1bcc:	0f 90       	pop	r0
    1bce:	0f be       	out	0x3f, r0	; 63
    1bd0:	0f 90       	pop	r0
    1bd2:	1f 90       	pop	r1
    1bd4:	18 95       	reti

00001bd6 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    1bd6:	1f 92       	push	r1
    1bd8:	0f 92       	push	r0
    1bda:	0f b6       	in	r0, 0x3f	; 63
    1bdc:	0f 92       	push	r0
    1bde:	0b b6       	in	r0, 0x3b	; 59
    1be0:	0f 92       	push	r0
    1be2:	11 24       	eor	r1, r1
    1be4:	2f 93       	push	r18
    1be6:	3f 93       	push	r19
    1be8:	4f 93       	push	r20
    1bea:	5f 93       	push	r21
    1bec:	6f 93       	push	r22
    1bee:	7f 93       	push	r23
    1bf0:	8f 93       	push	r24
    1bf2:	9f 93       	push	r25
    1bf4:	af 93       	push	r26
    1bf6:	bf 93       	push	r27
    1bf8:	ef 93       	push	r30
    1bfa:	ff 93       	push	r31
	OCR3C = OCR3C_PERIOD_CNT + OCR3C;
    1bfc:	ec e9       	ldi	r30, 0x9C	; 156
    1bfe:	f0 e0       	ldi	r31, 0x00	; 0
    1c00:	80 81       	ld	r24, Z
    1c02:	91 81       	ldd	r25, Z+1	; 0x01
    1c04:	8c 5d       	subi	r24, 0xDC	; 220
    1c06:	9b 40       	sbci	r25, 0x0B	; 11
    1c08:	91 83       	std	Z+1, r25	; 0x01
    1c0a:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    1c0c:	86 e0       	ldi	r24, 0x06	; 6
    1c0e:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <EventAddEvent>
	return;
}
    1c12:	ff 91       	pop	r31
    1c14:	ef 91       	pop	r30
    1c16:	bf 91       	pop	r27
    1c18:	af 91       	pop	r26
    1c1a:	9f 91       	pop	r25
    1c1c:	8f 91       	pop	r24
    1c1e:	7f 91       	pop	r23
    1c20:	6f 91       	pop	r22
    1c22:	5f 91       	pop	r21
    1c24:	4f 91       	pop	r20
    1c26:	3f 91       	pop	r19
    1c28:	2f 91       	pop	r18
    1c2a:	0f 90       	pop	r0
    1c2c:	0b be       	out	0x3b, r0	; 59
    1c2e:	0f 90       	pop	r0
    1c30:	0f be       	out	0x3f, r0	; 63
    1c32:	0f 90       	pop	r0
    1c34:	1f 90       	pop	r1
    1c36:	18 95       	reti

00001c38 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    1c38:	1f 92       	push	r1
    1c3a:	0f 92       	push	r0
    1c3c:	0f b6       	in	r0, 0x3f	; 63
    1c3e:	0f 92       	push	r0
    1c40:	11 24       	eor	r1, r1
    1c42:	0f 90       	pop	r0
    1c44:	0f be       	out	0x3f, r0	; 63
    1c46:	0f 90       	pop	r0
    1c48:	1f 90       	pop	r1
    1c4a:	18 95       	reti

00001c4c <__vector_31>:

ISR(TIMER3_OVF_vect){}
    1c4c:	1f 92       	push	r1
    1c4e:	0f 92       	push	r0
    1c50:	0f b6       	in	r0, 0x3f	; 63
    1c52:	0f 92       	push	r0
    1c54:	11 24       	eor	r1, r1
    1c56:	0f 90       	pop	r0
    1c58:	0f be       	out	0x3f, r0	; 63
    1c5a:	0f 90       	pop	r0
    1c5c:	1f 90       	pop	r1
    1c5e:	18 95       	reti

00001c60 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    1c60:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow << TOIE1);
    1c64:	60 93 6f 00 	sts	0x006F, r22
}
    1c68:	08 95       	ret

00001c6a <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    1c6a:	80 93 91 00 	sts	0x0091, r24
	
	TIMSK3 = (interruptOverflow << TOIE3);
    1c6e:	60 93 71 00 	sts	0x0071, r22
}
    1c72:	08 95       	ret

00001c74 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    1c74:	80 91 84 00 	lds	r24, 0x0084
    1c78:	90 91 85 00 	lds	r25, 0x0085
    1c7c:	80 5f       	subi	r24, 0xF0	; 240
    1c7e:	98 4d       	sbci	r25, 0xD8	; 216
    1c80:	90 93 89 00 	sts	0x0089, r25
    1c84:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    1c88:	ef e6       	ldi	r30, 0x6F	; 111
    1c8a:	f0 e0       	ldi	r31, 0x00	; 0
    1c8c:	80 81       	ld	r24, Z
    1c8e:	82 60       	ori	r24, 0x02	; 2
    1c90:	80 83       	st	Z, r24
}
    1c92:	08 95       	ret

00001c94 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    1c94:	80 91 84 00 	lds	r24, 0x0084
    1c98:	90 91 85 00 	lds	r25, 0x0085
    1c9c:	80 5e       	subi	r24, 0xE0	; 224
    1c9e:	91 4b       	sbci	r25, 0xB1	; 177
    1ca0:	90 93 8b 00 	sts	0x008B, r25
    1ca4:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    1ca8:	ef e6       	ldi	r30, 0x6F	; 111
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	80 81       	ld	r24, Z
    1cae:	84 60       	ori	r24, 0x04	; 4
    1cb0:	80 83       	st	Z, r24
}
    1cb2:	08 95       	ret

00001cb4 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    1cb4:	80 91 84 00 	lds	r24, 0x0084
    1cb8:	90 91 85 00 	lds	r25, 0x0085
    1cbc:	80 5c       	subi	r24, 0xC0	; 192
    1cbe:	93 46       	sbci	r25, 0x63	; 99
    1cc0:	90 93 8d 00 	sts	0x008D, r25
    1cc4:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    1cc8:	ef e6       	ldi	r30, 0x6F	; 111
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	80 81       	ld	r24, Z
    1cce:	88 60       	ori	r24, 0x08	; 8
    1cd0:	80 83       	st	Z, r24
}
    1cd2:	08 95       	ret

00001cd4 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    1cd4:	80 91 94 00 	lds	r24, 0x0094
    1cd8:	90 91 95 00 	lds	r25, 0x0095
    1cdc:	88 55       	subi	r24, 0x58	; 88
    1cde:	9e 49       	sbci	r25, 0x9E	; 158
    1ce0:	90 93 99 00 	sts	0x0099, r25
    1ce4:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    1ce8:	e1 e7       	ldi	r30, 0x71	; 113
    1cea:	f0 e0       	ldi	r31, 0x00	; 0
    1cec:	80 81       	ld	r24, Z
    1cee:	82 60       	ori	r24, 0x02	; 2
    1cf0:	80 83       	st	Z, r24
}
    1cf2:	08 95       	ret

00001cf4 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    1cf4:	80 91 94 00 	lds	r24, 0x0094
    1cf8:	90 91 95 00 	lds	r25, 0x0095
    1cfc:	80 5b       	subi	r24, 0xB0	; 176
    1cfe:	9c 43       	sbci	r25, 0x3C	; 60
    1d00:	90 93 9b 00 	sts	0x009B, r25
    1d04:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    1d08:	e1 e7       	ldi	r30, 0x71	; 113
    1d0a:	f0 e0       	ldi	r31, 0x00	; 0
    1d0c:	80 81       	ld	r24, Z
    1d0e:	84 60       	ori	r24, 0x04	; 4
    1d10:	80 83       	st	Z, r24
}
    1d12:	08 95       	ret

00001d14 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    1d14:	80 91 94 00 	lds	r24, 0x0094
    1d18:	90 91 95 00 	lds	r25, 0x0095
    1d1c:	8c 5d       	subi	r24, 0xDC	; 220
    1d1e:	9b 40       	sbci	r25, 0x0B	; 11
    1d20:	90 93 9d 00 	sts	0x009D, r25
    1d24:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    1d28:	e1 e7       	ldi	r30, 0x71	; 113
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	88 60       	ori	r24, 0x08	; 8
    1d30:	80 83       	st	Z, r24
    1d32:	08 95       	ret

00001d34 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    1d34:	2b e0       	ldi	r18, 0x0B	; 11
    1d36:	88 e1       	ldi	r24, 0x18	; 24
    1d38:	90 e0       	ldi	r25, 0x00	; 0
    1d3a:	0f b6       	in	r0, 0x3f	; 63
    1d3c:	f8 94       	cli
    1d3e:	a8 95       	wdr
    1d40:	80 93 60 00 	sts	0x0060, r24
    1d44:	0f be       	out	0x3f, r0	; 63
    1d46:	20 93 60 00 	sts	0x0060, r18
}
    1d4a:	08 95       	ret

00001d4c <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    1d4c:	04 b6       	in	r0, 0x34	; 52
    1d4e:	03 fe       	sbrs	r0, 3
    1d50:	06 c0       	rjmp	.+12     	; 0x1d5e <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    1d52:	84 b7       	in	r24, 0x34	; 52
    1d54:	87 7f       	andi	r24, 0xF7	; 247
    1d56:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    1d58:	80 e1       	ldi	r24, 0x10	; 16
    1d5a:	0e 94 c5 0b 	call	0x178a	; 0x178a <AddError>
	}
}
    1d5e:	08 95       	ret

00001d60 <__divmodhi4>:
    1d60:	97 fb       	bst	r25, 7
    1d62:	09 2e       	mov	r0, r25
    1d64:	07 26       	eor	r0, r23
    1d66:	0a d0       	rcall	.+20     	; 0x1d7c <__divmodhi4_neg1>
    1d68:	77 fd       	sbrc	r23, 7
    1d6a:	04 d0       	rcall	.+8      	; 0x1d74 <__divmodhi4_neg2>
    1d6c:	0c d0       	rcall	.+24     	; 0x1d86 <__udivmodhi4>
    1d6e:	06 d0       	rcall	.+12     	; 0x1d7c <__divmodhi4_neg1>
    1d70:	00 20       	and	r0, r0
    1d72:	1a f4       	brpl	.+6      	; 0x1d7a <__divmodhi4_exit>

00001d74 <__divmodhi4_neg2>:
    1d74:	70 95       	com	r23
    1d76:	61 95       	neg	r22
    1d78:	7f 4f       	sbci	r23, 0xFF	; 255

00001d7a <__divmodhi4_exit>:
    1d7a:	08 95       	ret

00001d7c <__divmodhi4_neg1>:
    1d7c:	f6 f7       	brtc	.-4      	; 0x1d7a <__divmodhi4_exit>
    1d7e:	90 95       	com	r25
    1d80:	81 95       	neg	r24
    1d82:	9f 4f       	sbci	r25, 0xFF	; 255
    1d84:	08 95       	ret

00001d86 <__udivmodhi4>:
    1d86:	aa 1b       	sub	r26, r26
    1d88:	bb 1b       	sub	r27, r27
    1d8a:	51 e1       	ldi	r21, 0x11	; 17
    1d8c:	07 c0       	rjmp	.+14     	; 0x1d9c <__udivmodhi4_ep>

00001d8e <__udivmodhi4_loop>:
    1d8e:	aa 1f       	adc	r26, r26
    1d90:	bb 1f       	adc	r27, r27
    1d92:	a6 17       	cp	r26, r22
    1d94:	b7 07       	cpc	r27, r23
    1d96:	10 f0       	brcs	.+4      	; 0x1d9c <__udivmodhi4_ep>
    1d98:	a6 1b       	sub	r26, r22
    1d9a:	b7 0b       	sbc	r27, r23

00001d9c <__udivmodhi4_ep>:
    1d9c:	88 1f       	adc	r24, r24
    1d9e:	99 1f       	adc	r25, r25
    1da0:	5a 95       	dec	r21
    1da2:	a9 f7       	brne	.-22     	; 0x1d8e <__udivmodhi4_loop>
    1da4:	80 95       	com	r24
    1da6:	90 95       	com	r25
    1da8:	bc 01       	movw	r22, r24
    1daa:	cd 01       	movw	r24, r26
    1dac:	08 95       	ret

00001dae <_exit>:
    1dae:	f8 94       	cli

00001db0 <__stop_program>:
    1db0:	ff cf       	rjmp	.-2      	; 0x1db0 <__stop_program>
