ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB259:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "25flash.h"
  26:Core/Src/main.c **** #include "neopixel.h"
  27:Core/Src/main.c **** #include "buzzer.h"
  28:Core/Src/main.c **** #include "lsm6dso.h"
  29:Core/Src/main.c **** #include "BMP388.h"
  30:Core/Src/main.c **** #include "ee24.h"
  31:Core/Src/main.c **** #include "servo.h"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 2


  32:Core/Src/main.c **** #include "GNSS.h"
  33:Core/Src/main.c **** #include "SX1262.h"
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** #define VBAT_DIV_K  2.54
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** #define LSM6DSO_I2C_ADDR (0x6A << 1)
  46:Core/Src/main.c **** /* USER CODE END PD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PM */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  54:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  59:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  60:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  65:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  66:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  69:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  70:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  71:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch1_trig;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** UART_HandleTypeDef huart1;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE BEGIN PV */
  76:Core/Src/main.c **** LSM6DSO_Object_t hlsm6dso1;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** BMP388_HandleTypeDef hbmp388;
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** EE24_HandleTypeDef h24lc64;
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** servo_t hservo1;
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** float battery_v;
  85:Core/Src/main.c **** uint32_t adc_buff[1];
  86:Core/Src/main.c **** /* USER CODE END PV */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 3


  89:Core/Src/main.c **** void SystemClock_Config(void);
  90:Core/Src/main.c **** static void MX_GPIO_Init(void);
  91:Core/Src/main.c **** static void MX_DMA_Init(void);
  92:Core/Src/main.c **** static void MX_ADC1_Init(void);
  93:Core/Src/main.c **** static void MX_I2C1_Init(void);
  94:Core/Src/main.c **** static void MX_I2C2_Init(void);
  95:Core/Src/main.c **** static void MX_I2C3_Init(void);
  96:Core/Src/main.c **** static void MX_RTC_Init(void);
  97:Core/Src/main.c **** static void MX_SPI1_Init(void);
  98:Core/Src/main.c **** static void MX_SPI2_Init(void);
  99:Core/Src/main.c **** static void MX_SPI3_Init(void);
 100:Core/Src/main.c **** static void MX_TIM3_Init(void);
 101:Core/Src/main.c **** static void MX_TIM4_Init(void);
 102:Core/Src/main.c **** static void MX_TIM5_Init(void);
 103:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 104:Core/Src/main.c **** static void MX_CRC_Init(void);
 105:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /* USER CODE END PFP */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 110:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** /* USER CODE END 0 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /**
 115:Core/Src/main.c ****   * @brief  The application entry point.
 116:Core/Src/main.c ****   * @retval int
 117:Core/Src/main.c ****   */
 118:Core/Src/main.c **** int main(void)
 119:Core/Src/main.c **** {
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* USER CODE END 1 */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 128:Core/Src/main.c ****   HAL_Init();
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* USER CODE END Init */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* Configure the system clock */
 135:Core/Src/main.c ****   SystemClock_Config();
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* USER CODE END SysInit */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* Initialize all configured peripherals */
 142:Core/Src/main.c ****   MX_GPIO_Init();
 143:Core/Src/main.c ****   MX_DMA_Init();
 144:Core/Src/main.c ****   MX_ADC1_Init();
 145:Core/Src/main.c ****   MX_I2C1_Init();
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 4


 146:Core/Src/main.c ****   MX_I2C2_Init();
 147:Core/Src/main.c ****   MX_I2C3_Init();
 148:Core/Src/main.c ****   MX_RTC_Init();
 149:Core/Src/main.c ****   MX_SPI1_Init();
 150:Core/Src/main.c ****   MX_SPI2_Init();
 151:Core/Src/main.c ****   MX_SPI3_Init();
 152:Core/Src/main.c ****   MX_TIM3_Init();
 153:Core/Src/main.c ****   MX_TIM4_Init();
 154:Core/Src/main.c ****   MX_TIM5_Init();
 155:Core/Src/main.c ****   MX_USART1_UART_Init();
 156:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 157:Core/Src/main.c ****   MX_CRC_Init();
 158:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 159:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   hbmp388.hi2c = &hi2c2;
 162:Core/Src/main.c ****   uint32_t rprs, rtemp, time;
 163:Core/Src/main.c ****   float prs, temp;
 164:Core/Src/main.c ****   if(BMP388_Init(&hbmp388) == HAL_OK){
 165:Core/Src/main.c ****     HAL_Delay(5);
 166:Core/Src/main.c ****     BMP388_SetTempOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 167:Core/Src/main.c ****     BMP388_SetPressOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 168:Core/Src/main.c ****     BMP388_SetIIRFilterCoeff(&hbmp388, BMP3_IIR_FILTER_COEFF_3);
 169:Core/Src/main.c ****     BMP388_SetOutputDataRate(&hbmp388, BMP3_ODR_50_HZ);
 170:Core/Src/main.c ****     BMP388_ReadRawPressTempTime(&hbmp388, &rprs, &rtemp, &time);  // DUMMY
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   LSM6DSO_Axes_t acc;
 174:Core/Src/main.c ****   uint8_t ID;
 175:Core/Src/main.c ****   if(LSM6DSO_Init(&hlsm6dso1) == HAL_OK){
 176:Core/Src/main.c ****     LSM6DSO_ACC_GetAxes(&hlsm6dso1, &acc);
 177:Core/Src/main.c ****     LSM6DSO_ReadID(&hlsm6dso1, &ID);
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   uint8_t data[2];
 181:Core/Src/main.c ****   if(EE24_Init(&h24lc64, &hi2c1, EE24_ADDRESS_DEFAULT, EEP_WP_GPIO_Port, EEP_WP_Pin) == 1){
 182:Core/Src/main.c ****     data[0] = 0xAA;
 183:Core/Src/main.c ****     data[1] = 0x55;
 184:Core/Src/main.c ****     // EE24_Write(&h24lc64, 0, data, 2, 100); // Avoid unnecessary damage
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   Servo_Init(&hservo1, &htim5, TIM_CHANNEL_1);
 188:Core/Src/main.c ****   
 189:Core/Src/main.c ****   /* USER CODE END 2 */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* Infinite loop */
 192:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 193:Core/Src/main.c ****   while (1)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     HAL_Delay(100);  // wait for conversion
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****     BMP388_ReadRawPressTempTime(&hbmp388, &rprs, &rtemp, &time);
 198:Core/Src/main.c ****     BMP388_CompensateRawPressTemp(&hbmp388, rprs, rtemp, &prs, &temp);
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****     LSM6DSO_ACC_GetAxes(&hlsm6dso1, &acc);
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****     EE24_Read(&h24lc64, 0, data, 2, 100);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****     Servo_SetAngle(&hservo1, 120);
 205:Core/Src/main.c ****     /* USER CODE END WHILE */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c ****   /* USER CODE END 3 */
 210:Core/Src/main.c **** }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /**
 213:Core/Src/main.c ****   * @brief System Clock Configuration
 214:Core/Src/main.c ****   * @retval None
 215:Core/Src/main.c ****   */
 216:Core/Src/main.c **** void SystemClock_Config(void)
 217:Core/Src/main.c **** {
 218:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 219:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 224:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 227:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 228:Core/Src/main.c ****   */
 229:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 230:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 231:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 237:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 238:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 239:Core/Src/main.c ****   {
 240:Core/Src/main.c ****     Error_Handler();
 241:Core/Src/main.c ****   }
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 244:Core/Src/main.c ****   */
 245:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 246:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 247:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 248:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 250:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****     Error_Handler();
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c **** }
 257:Core/Src/main.c **** 
 258:Core/Src/main.c **** /**
 259:Core/Src/main.c ****   * @brief ADC1 Initialization Function
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 6


 260:Core/Src/main.c ****   * @param None
 261:Core/Src/main.c ****   * @retval None
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c **** static void MX_ADC1_Init(void)
 264:Core/Src/main.c **** {
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 277:Core/Src/main.c ****   */
 278:Core/Src/main.c ****   hadc1.Instance = ADC1;
 279:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 280:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 281:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 282:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 283:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 284:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 285:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 286:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 287:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 288:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 289:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 290:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 291:Core/Src/main.c ****   {
 292:Core/Src/main.c ****     Error_Handler();
 293:Core/Src/main.c ****   }
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 296:Core/Src/main.c ****   */
 297:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 298:Core/Src/main.c ****   sConfig.Rank = 1;
 299:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 300:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** }
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** /**
 311:Core/Src/main.c ****   * @brief CRC Initialization Function
 312:Core/Src/main.c ****   * @param None
 313:Core/Src/main.c ****   * @retval None
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c **** static void MX_CRC_Init(void)
 316:Core/Src/main.c **** {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 325:Core/Src/main.c ****   hcrc.Instance = CRC;
 326:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 327:Core/Src/main.c ****   {
 328:Core/Src/main.c ****     Error_Handler();
 329:Core/Src/main.c ****   }
 330:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c **** }
 335:Core/Src/main.c **** 
 336:Core/Src/main.c **** /**
 337:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 338:Core/Src/main.c ****   * @param None
 339:Core/Src/main.c ****   * @retval None
 340:Core/Src/main.c ****   */
 341:Core/Src/main.c **** static void MX_I2C1_Init(void)
 342:Core/Src/main.c **** {
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 351:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 352:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 353:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 354:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 355:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 356:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 357:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 358:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 359:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 360:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 361:Core/Src/main.c ****   {
 362:Core/Src/main.c ****     Error_Handler();
 363:Core/Src/main.c ****   }
 364:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** }
 369:Core/Src/main.c **** 
 370:Core/Src/main.c **** /**
 371:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 372:Core/Src/main.c ****   * @param None
 373:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 8


 374:Core/Src/main.c ****   */
 375:Core/Src/main.c **** static void MX_I2C2_Init(void)
 376:Core/Src/main.c **** {
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 385:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 386:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 387:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 388:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 389:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 390:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 391:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 392:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 393:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 394:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** }
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** /**
 405:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 406:Core/Src/main.c ****   * @param None
 407:Core/Src/main.c ****   * @retval None
 408:Core/Src/main.c ****   */
 409:Core/Src/main.c **** static void MX_I2C3_Init(void)
 410:Core/Src/main.c **** {
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 419:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 420:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 421:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 422:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 423:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 424:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 425:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 426:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 427:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 428:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 429:Core/Src/main.c ****   {
 430:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 9


 431:Core/Src/main.c ****   }
 432:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 435:Core/Src/main.c **** 
 436:Core/Src/main.c **** }
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** /**
 439:Core/Src/main.c ****   * @brief RTC Initialization Function
 440:Core/Src/main.c ****   * @param None
 441:Core/Src/main.c ****   * @retval None
 442:Core/Src/main.c ****   */
 443:Core/Src/main.c **** static void MX_RTC_Init(void)
 444:Core/Src/main.c **** {
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /** Initialize RTC Only
 455:Core/Src/main.c ****   */
 456:Core/Src/main.c ****   hrtc.Instance = RTC;
 457:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 458:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 459:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 460:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 461:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 462:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 463:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 464:Core/Src/main.c ****   {
 465:Core/Src/main.c ****     Error_Handler();
 466:Core/Src/main.c ****   }
 467:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 470:Core/Src/main.c **** 
 471:Core/Src/main.c **** }
 472:Core/Src/main.c **** 
 473:Core/Src/main.c **** /**
 474:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 475:Core/Src/main.c ****   * @param None
 476:Core/Src/main.c ****   * @retval None
 477:Core/Src/main.c ****   */
 478:Core/Src/main.c **** static void MX_SPI1_Init(void)
 479:Core/Src/main.c **** {
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 10


 488:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 489:Core/Src/main.c ****   hspi1.Instance = SPI1;
 490:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 491:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 492:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 493:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 494:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 495:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 496:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 497:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 498:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 499:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 500:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 501:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 502:Core/Src/main.c ****   {
 503:Core/Src/main.c ****     Error_Handler();
 504:Core/Src/main.c ****   }
 505:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c **** }
 510:Core/Src/main.c **** 
 511:Core/Src/main.c **** /**
 512:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 513:Core/Src/main.c ****   * @param None
 514:Core/Src/main.c ****   * @retval None
 515:Core/Src/main.c ****   */
 516:Core/Src/main.c **** static void MX_SPI2_Init(void)
 517:Core/Src/main.c **** {
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 526:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 527:Core/Src/main.c ****   hspi2.Instance = SPI2;
 528:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 529:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 530:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 531:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 532:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 533:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 534:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 535:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 536:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 537:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 538:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 539:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 540:Core/Src/main.c ****   {
 541:Core/Src/main.c ****     Error_Handler();
 542:Core/Src/main.c ****   }
 543:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 544:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 11


 545:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 546:Core/Src/main.c **** 
 547:Core/Src/main.c **** }
 548:Core/Src/main.c **** 
 549:Core/Src/main.c **** /**
 550:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 551:Core/Src/main.c ****   * @param None
 552:Core/Src/main.c ****   * @retval None
 553:Core/Src/main.c ****   */
 554:Core/Src/main.c **** static void MX_SPI3_Init(void)
 555:Core/Src/main.c **** {
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 564:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 565:Core/Src/main.c ****   hspi3.Instance = SPI3;
 566:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 567:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 568:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 569:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 570:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 571:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 572:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 573:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 574:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 575:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 576:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 577:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 578:Core/Src/main.c ****   {
 579:Core/Src/main.c ****     Error_Handler();
 580:Core/Src/main.c ****   }
 581:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 582:Core/Src/main.c **** 
 583:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 584:Core/Src/main.c **** 
 585:Core/Src/main.c **** }
 586:Core/Src/main.c **** 
 587:Core/Src/main.c **** /**
 588:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 589:Core/Src/main.c ****   * @param None
 590:Core/Src/main.c ****   * @retval None
 591:Core/Src/main.c ****   */
 592:Core/Src/main.c **** static void MX_TIM3_Init(void)
 593:Core/Src/main.c **** {
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 598:Core/Src/main.c **** 
 599:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 600:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 601:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 12


 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 606:Core/Src/main.c ****   htim3.Instance = TIM3;
 607:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 608:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 609:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 610:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 611:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 612:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 613:Core/Src/main.c ****   {
 614:Core/Src/main.c ****     Error_Handler();
 615:Core/Src/main.c ****   }
 616:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 617:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 618:Core/Src/main.c ****   {
 619:Core/Src/main.c ****     Error_Handler();
 620:Core/Src/main.c ****   }
 621:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 622:Core/Src/main.c ****   {
 623:Core/Src/main.c ****     Error_Handler();
 624:Core/Src/main.c ****   }
 625:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 626:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 627:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 628:Core/Src/main.c ****   {
 629:Core/Src/main.c ****     Error_Handler();
 630:Core/Src/main.c ****   }
 631:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 632:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 633:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 634:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 635:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 636:Core/Src/main.c ****   {
 637:Core/Src/main.c ****     Error_Handler();
 638:Core/Src/main.c ****   }
 639:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 640:Core/Src/main.c **** 
 641:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 642:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 643:Core/Src/main.c **** 
 644:Core/Src/main.c **** }
 645:Core/Src/main.c **** 
 646:Core/Src/main.c **** /**
 647:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 648:Core/Src/main.c ****   * @param None
 649:Core/Src/main.c ****   * @retval None
 650:Core/Src/main.c ****   */
 651:Core/Src/main.c **** static void MX_TIM4_Init(void)
 652:Core/Src/main.c **** {
 653:Core/Src/main.c **** 
 654:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 655:Core/Src/main.c **** 
 656:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 13


 659:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 660:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 661:Core/Src/main.c **** 
 662:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 663:Core/Src/main.c **** 
 664:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 665:Core/Src/main.c ****   htim4.Instance = TIM4;
 666:Core/Src/main.c ****   htim4.Init.Prescaler = 591;
 667:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 668:Core/Src/main.c ****   htim4.Init.Period = 2430;
 669:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 670:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 671:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 672:Core/Src/main.c ****   {
 673:Core/Src/main.c ****     Error_Handler();
 674:Core/Src/main.c ****   }
 675:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 676:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 677:Core/Src/main.c ****   {
 678:Core/Src/main.c ****     Error_Handler();
 679:Core/Src/main.c ****   }
 680:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 681:Core/Src/main.c ****   {
 682:Core/Src/main.c ****     Error_Handler();
 683:Core/Src/main.c ****   }
 684:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 685:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 686:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 687:Core/Src/main.c ****   {
 688:Core/Src/main.c ****     Error_Handler();
 689:Core/Src/main.c ****   }
 690:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 691:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 692:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 693:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 694:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 695:Core/Src/main.c ****   {
 696:Core/Src/main.c ****     Error_Handler();
 697:Core/Src/main.c ****   }
 698:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 699:Core/Src/main.c ****   {
 700:Core/Src/main.c ****     Error_Handler();
 701:Core/Src/main.c ****   }
 702:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 703:Core/Src/main.c **** 
 704:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 705:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim4);
 706:Core/Src/main.c **** 
 707:Core/Src/main.c **** }
 708:Core/Src/main.c **** 
 709:Core/Src/main.c **** /**
 710:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 711:Core/Src/main.c ****   * @param None
 712:Core/Src/main.c ****   * @retval None
 713:Core/Src/main.c ****   */
 714:Core/Src/main.c **** static void MX_TIM5_Init(void)
 715:Core/Src/main.c **** {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 14


 716:Core/Src/main.c **** 
 717:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 718:Core/Src/main.c **** 
 719:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 720:Core/Src/main.c **** 
 721:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 722:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 723:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 724:Core/Src/main.c **** 
 725:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 726:Core/Src/main.c **** 
 727:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 728:Core/Src/main.c ****   htim5.Instance = TIM5;
 729:Core/Src/main.c ****   htim5.Init.Prescaler = 591;
 730:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 731:Core/Src/main.c ****   htim5.Init.Period = 2430;
 732:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 733:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 734:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 735:Core/Src/main.c ****   {
 736:Core/Src/main.c ****     Error_Handler();
 737:Core/Src/main.c ****   }
 738:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 739:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 740:Core/Src/main.c ****   {
 741:Core/Src/main.c ****     Error_Handler();
 742:Core/Src/main.c ****   }
 743:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 744:Core/Src/main.c ****   {
 745:Core/Src/main.c ****     Error_Handler();
 746:Core/Src/main.c ****   }
 747:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 748:Core/Src/main.c ****   {
 749:Core/Src/main.c ****     Error_Handler();
 750:Core/Src/main.c ****   }
 751:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 752:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 753:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 754:Core/Src/main.c ****   {
 755:Core/Src/main.c ****     Error_Handler();
 756:Core/Src/main.c ****   }
 757:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 758:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 759:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 760:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 761:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 762:Core/Src/main.c ****   {
 763:Core/Src/main.c ****     Error_Handler();
 764:Core/Src/main.c ****   }
 765:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 766:Core/Src/main.c ****   {
 767:Core/Src/main.c ****     Error_Handler();
 768:Core/Src/main.c ****   }
 769:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 770:Core/Src/main.c ****   {
 771:Core/Src/main.c ****     Error_Handler();
 772:Core/Src/main.c ****   }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 15


 773:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 774:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 775:Core/Src/main.c ****   {
 776:Core/Src/main.c ****     Error_Handler();
 777:Core/Src/main.c ****   }
 778:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 779:Core/Src/main.c **** 
 780:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 781:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
 782:Core/Src/main.c **** 
 783:Core/Src/main.c **** }
 784:Core/Src/main.c **** 
 785:Core/Src/main.c **** /**
 786:Core/Src/main.c ****   * @brief USART1 Initialization Function
 787:Core/Src/main.c ****   * @param None
 788:Core/Src/main.c ****   * @retval None
 789:Core/Src/main.c ****   */
 790:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 791:Core/Src/main.c **** {
 792:Core/Src/main.c **** 
 793:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 794:Core/Src/main.c **** 
 795:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 796:Core/Src/main.c **** 
 797:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 798:Core/Src/main.c **** 
 799:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 800:Core/Src/main.c ****   huart1.Instance = USART1;
 801:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 802:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 803:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 804:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 805:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 806:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 807:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 808:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 809:Core/Src/main.c ****   {
 810:Core/Src/main.c ****     Error_Handler();
 811:Core/Src/main.c ****   }
 812:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 813:Core/Src/main.c **** 
 814:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 815:Core/Src/main.c **** 
 816:Core/Src/main.c **** }
 817:Core/Src/main.c **** 
 818:Core/Src/main.c **** /**
 819:Core/Src/main.c ****   * Enable DMA controller clock
 820:Core/Src/main.c ****   */
 821:Core/Src/main.c **** static void MX_DMA_Init(void)
 822:Core/Src/main.c **** {
 823:Core/Src/main.c **** 
 824:Core/Src/main.c ****   /* DMA controller clock enable */
 825:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 826:Core/Src/main.c **** 
 827:Core/Src/main.c ****   /* DMA interrupt init */
 828:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 829:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 16


 830:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 831:Core/Src/main.c **** 
 832:Core/Src/main.c **** }
 833:Core/Src/main.c **** 
 834:Core/Src/main.c **** /**
 835:Core/Src/main.c ****   * @brief GPIO Initialization Function
 836:Core/Src/main.c ****   * @param None
 837:Core/Src/main.c ****   * @retval None
 838:Core/Src/main.c ****   */
 839:Core/Src/main.c **** static void MX_GPIO_Init(void)
 840:Core/Src/main.c **** {
  28              		.loc 1 840 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 8BB0     		sub	sp, sp, #44
  44              		.cfi_def_cfa_offset 80
 841:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 841 3 view .LVU1
  46              		.loc 1 841 20 is_stmt 0 view .LVU2
  47 0006 05AD     		add	r5, sp, #20
  48 0008 0024     		movs	r4, #0
  49 000a 0594     		str	r4, [sp, #20]
  50 000c 0694     		str	r4, [sp, #24]
  51 000e 0794     		str	r4, [sp, #28]
  52 0010 0894     		str	r4, [sp, #32]
  53 0012 0994     		str	r4, [sp, #36]
 842:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 843:Core/Src/main.c **** 
 844:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 845:Core/Src/main.c **** 
 846:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 847:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 847 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 847 3 view .LVU4
  57 0014 0094     		str	r4, [sp]
  58              		.loc 1 847 3 view .LVU5
  59 0016 4E4B     		ldr	r3, .L3
  60 0018 1A6B     		ldr	r2, [r3, #48]
  61 001a 42F00402 		orr	r2, r2, #4
  62 001e 1A63     		str	r2, [r3, #48]
  63              		.loc 1 847 3 view .LVU6
  64 0020 1A6B     		ldr	r2, [r3, #48]
  65 0022 02F00402 		and	r2, r2, #4
  66 0026 0092     		str	r2, [sp]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 17


  67              		.loc 1 847 3 view .LVU7
  68 0028 009A     		ldr	r2, [sp]
  69              	.LBE4:
  70              		.loc 1 847 3 view .LVU8
 848:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  71              		.loc 1 848 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 848 3 view .LVU10
  74 002a 0194     		str	r4, [sp, #4]
  75              		.loc 1 848 3 view .LVU11
  76 002c 1A6B     		ldr	r2, [r3, #48]
  77 002e 42F08002 		orr	r2, r2, #128
  78 0032 1A63     		str	r2, [r3, #48]
  79              		.loc 1 848 3 view .LVU12
  80 0034 1A6B     		ldr	r2, [r3, #48]
  81 0036 02F08002 		and	r2, r2, #128
  82 003a 0192     		str	r2, [sp, #4]
  83              		.loc 1 848 3 view .LVU13
  84 003c 019A     		ldr	r2, [sp, #4]
  85              	.LBE5:
  86              		.loc 1 848 3 view .LVU14
 849:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  87              		.loc 1 849 3 view .LVU15
  88              	.LBB6:
  89              		.loc 1 849 3 view .LVU16
  90 003e 0294     		str	r4, [sp, #8]
  91              		.loc 1 849 3 view .LVU17
  92 0040 1A6B     		ldr	r2, [r3, #48]
  93 0042 42F00102 		orr	r2, r2, #1
  94 0046 1A63     		str	r2, [r3, #48]
  95              		.loc 1 849 3 view .LVU18
  96 0048 1A6B     		ldr	r2, [r3, #48]
  97 004a 02F00102 		and	r2, r2, #1
  98 004e 0292     		str	r2, [sp, #8]
  99              		.loc 1 849 3 view .LVU19
 100 0050 029A     		ldr	r2, [sp, #8]
 101              	.LBE6:
 102              		.loc 1 849 3 view .LVU20
 850:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 103              		.loc 1 850 3 view .LVU21
 104              	.LBB7:
 105              		.loc 1 850 3 view .LVU22
 106 0052 0394     		str	r4, [sp, #12]
 107              		.loc 1 850 3 view .LVU23
 108 0054 1A6B     		ldr	r2, [r3, #48]
 109 0056 42F00202 		orr	r2, r2, #2
 110 005a 1A63     		str	r2, [r3, #48]
 111              		.loc 1 850 3 view .LVU24
 112 005c 1A6B     		ldr	r2, [r3, #48]
 113 005e 02F00202 		and	r2, r2, #2
 114 0062 0392     		str	r2, [sp, #12]
 115              		.loc 1 850 3 view .LVU25
 116 0064 039A     		ldr	r2, [sp, #12]
 117              	.LBE7:
 118              		.loc 1 850 3 view .LVU26
 851:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 119              		.loc 1 851 3 view .LVU27
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 18


 120              	.LBB8:
 121              		.loc 1 851 3 view .LVU28
 122 0066 0494     		str	r4, [sp, #16]
 123              		.loc 1 851 3 view .LVU29
 124 0068 1A6B     		ldr	r2, [r3, #48]
 125 006a 42F00802 		orr	r2, r2, #8
 126 006e 1A63     		str	r2, [r3, #48]
 127              		.loc 1 851 3 view .LVU30
 128 0070 1B6B     		ldr	r3, [r3, #48]
 129 0072 03F00803 		and	r3, r3, #8
 130 0076 0493     		str	r3, [sp, #16]
 131              		.loc 1 851 3 view .LVU31
 132 0078 049B     		ldr	r3, [sp, #16]
 133              	.LBE8:
 134              		.loc 1 851 3 view .LVU32
 852:Core/Src/main.c **** 
 853:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 854:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin, GPIO_PIN_RESET);
 135              		.loc 1 854 3 view .LVU33
 136 007a DFF8E080 		ldr	r8, .L3+12
 137 007e 2246     		mov	r2, r4
 138 0080 40F28911 		movw	r1, #393
 139 0084 4046     		mov	r0, r8
 140 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL0:
 855:Core/Src/main.c **** 
 856:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 857:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, FLASH_NSS_Pin|FLASH_WP_Pin, GPIO_PIN_SET);
 142              		.loc 1 857 3 view .LVU34
 143 008a 0122     		movs	r2, #1
 144 008c 3021     		movs	r1, #48
 145 008e 4046     		mov	r0, r8
 146 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 147              	.LVL1:
 858:Core/Src/main.c **** 
 859:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 860:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LORA_DIO1_Pin|EEP_WP_Pin, GPIO_PIN_RESET);
 148              		.loc 1 860 3 view .LVU35
 149 0094 2F4F     		ldr	r7, .L3+4
 150 0096 2246     		mov	r2, r4
 151 0098 2121     		movs	r1, #33
 152 009a 3846     		mov	r0, r7
 153 009c FFF7FEFF 		bl	HAL_GPIO_WritePin
 154              	.LVL2:
 861:Core/Src/main.c **** 
 862:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 863:Core/Src/main.c ****   HAL_GPIO_WritePin(LORA_NRST_GPIO_Port, LORA_NRST_Pin, GPIO_PIN_RESET);
 155              		.loc 1 863 3 view .LVU36
 156 00a0 2246     		mov	r2, r4
 157 00a2 0421     		movs	r1, #4
 158 00a4 2C48     		ldr	r0, .L3+8
 159 00a6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL3:
 864:Core/Src/main.c **** 
 865:Core/Src/main.c ****   /*Configure GPIO pins : CAM_CTRL_Pin BUZZER_Pin PYRO1_Pin PYRO2_Pin */
 866:Core/Src/main.c ****   GPIO_InitStruct.Pin = CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin;
 161              		.loc 1 866 3 view .LVU37
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 19


 162              		.loc 1 866 23 is_stmt 0 view .LVU38
 163 00aa 40F28913 		movw	r3, #393
 164 00ae 0593     		str	r3, [sp, #20]
 867:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 867 3 is_stmt 1 view .LVU39
 166              		.loc 1 867 24 is_stmt 0 view .LVU40
 167 00b0 0126     		movs	r6, #1
 168 00b2 0696     		str	r6, [sp, #24]
 868:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 868 3 is_stmt 1 view .LVU41
 170              		.loc 1 868 24 is_stmt 0 view .LVU42
 171 00b4 0794     		str	r4, [sp, #28]
 869:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 869 3 is_stmt 1 view .LVU43
 173              		.loc 1 869 25 is_stmt 0 view .LVU44
 174 00b6 0894     		str	r4, [sp, #32]
 870:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 175              		.loc 1 870 3 is_stmt 1 view .LVU45
 176 00b8 2946     		mov	r1, r5
 177 00ba 4046     		mov	r0, r8
 178 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 179              	.LVL4:
 871:Core/Src/main.c **** 
 872:Core/Src/main.c ****   /*Configure GPIO pins : FLASH_NSS_Pin FLASH_WP_Pin */
 873:Core/Src/main.c ****   GPIO_InitStruct.Pin = FLASH_NSS_Pin|FLASH_WP_Pin;
 180              		.loc 1 873 3 view .LVU46
 181              		.loc 1 873 23 is_stmt 0 view .LVU47
 182 00c0 3023     		movs	r3, #48
 183 00c2 0593     		str	r3, [sp, #20]
 874:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 184              		.loc 1 874 3 is_stmt 1 view .LVU48
 185              		.loc 1 874 24 is_stmt 0 view .LVU49
 186 00c4 0696     		str	r6, [sp, #24]
 875:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 875 3 is_stmt 1 view .LVU50
 188              		.loc 1 875 24 is_stmt 0 view .LVU51
 189 00c6 0794     		str	r4, [sp, #28]
 876:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 190              		.loc 1 876 3 is_stmt 1 view .LVU52
 191              		.loc 1 876 25 is_stmt 0 view .LVU53
 192 00c8 4FF00309 		mov	r9, #3
 193 00cc CDF82090 		str	r9, [sp, #32]
 877:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 194              		.loc 1 877 3 is_stmt 1 view .LVU54
 195 00d0 2946     		mov	r1, r5
 196 00d2 4046     		mov	r0, r8
 197 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL5:
 878:Core/Src/main.c **** 
 879:Core/Src/main.c ****   /*Configure GPIO pin : LORA_DIO1_Pin */
 880:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_DIO1_Pin;
 199              		.loc 1 880 3 view .LVU55
 200              		.loc 1 880 23 is_stmt 0 view .LVU56
 201 00d8 0596     		str	r6, [sp, #20]
 881:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 202              		.loc 1 881 3 is_stmt 1 view .LVU57
 203              		.loc 1 881 24 is_stmt 0 view .LVU58
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 20


 204 00da 0696     		str	r6, [sp, #24]
 882:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 882 3 is_stmt 1 view .LVU59
 206              		.loc 1 882 24 is_stmt 0 view .LVU60
 207 00dc 0794     		str	r4, [sp, #28]
 883:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 208              		.loc 1 883 3 is_stmt 1 view .LVU61
 209              		.loc 1 883 25 is_stmt 0 view .LVU62
 210 00de 0894     		str	r4, [sp, #32]
 884:Core/Src/main.c ****   HAL_GPIO_Init(LORA_DIO1_GPIO_Port, &GPIO_InitStruct);
 211              		.loc 1 884 3 is_stmt 1 view .LVU63
 212 00e0 2946     		mov	r1, r5
 213 00e2 3846     		mov	r0, r7
 214 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL6:
 885:Core/Src/main.c **** 
 886:Core/Src/main.c ****   /*Configure GPIO pin : LORA_IO0_Pin */
 887:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_IO0_Pin;
 216              		.loc 1 887 3 view .LVU64
 217              		.loc 1 887 23 is_stmt 0 view .LVU65
 218 00e8 0223     		movs	r3, #2
 219 00ea 0593     		str	r3, [sp, #20]
 888:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 220              		.loc 1 888 3 is_stmt 1 view .LVU66
 221              		.loc 1 888 24 is_stmt 0 view .LVU67
 222 00ec 0694     		str	r4, [sp, #24]
 889:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 889 3 is_stmt 1 view .LVU68
 224              		.loc 1 889 24 is_stmt 0 view .LVU69
 225 00ee 0794     		str	r4, [sp, #28]
 890:Core/Src/main.c ****   HAL_GPIO_Init(LORA_IO0_GPIO_Port, &GPIO_InitStruct);
 226              		.loc 1 890 3 is_stmt 1 view .LVU70
 227 00f0 2946     		mov	r1, r5
 228 00f2 3846     		mov	r0, r7
 229 00f4 FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL7:
 891:Core/Src/main.c **** 
 892:Core/Src/main.c ****   /*Configure GPIO pin : BMP_INT_Pin */
 893:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_INT_Pin;
 231              		.loc 1 893 3 view .LVU71
 232              		.loc 1 893 23 is_stmt 0 view .LVU72
 233 00f8 4FF0040A 		mov	r10, #4
 234 00fc CDF814A0 		str	r10, [sp, #20]
 894:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 235              		.loc 1 894 3 is_stmt 1 view .LVU73
 236              		.loc 1 894 24 is_stmt 0 view .LVU74
 237 0100 4FF4881B 		mov	fp, #1114112
 238 0104 CDF818B0 		str	fp, [sp, #24]
 895:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 239              		.loc 1 895 3 is_stmt 1 view .LVU75
 240              		.loc 1 895 24 is_stmt 0 view .LVU76
 241 0108 0794     		str	r4, [sp, #28]
 896:Core/Src/main.c ****   HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 242              		.loc 1 896 3 is_stmt 1 view .LVU77
 243 010a 2946     		mov	r1, r5
 244 010c 3846     		mov	r0, r7
 245 010e FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 21


 246              	.LVL8:
 897:Core/Src/main.c **** 
 898:Core/Src/main.c ****   /*Configure GPIO pin : IMU_INT1_Pin */
 899:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU_INT1_Pin;
 247              		.loc 1 899 3 view .LVU78
 248              		.loc 1 899 23 is_stmt 0 view .LVU79
 249 0112 4023     		movs	r3, #64
 250 0114 0593     		str	r3, [sp, #20]
 900:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 251              		.loc 1 900 3 is_stmt 1 view .LVU80
 252              		.loc 1 900 24 is_stmt 0 view .LVU81
 253 0116 CDF818B0 		str	fp, [sp, #24]
 901:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 901 3 is_stmt 1 view .LVU82
 255              		.loc 1 901 24 is_stmt 0 view .LVU83
 256 011a 0794     		str	r4, [sp, #28]
 902:Core/Src/main.c ****   HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 257              		.loc 1 902 3 is_stmt 1 view .LVU84
 258 011c 2946     		mov	r1, r5
 259 011e 4046     		mov	r0, r8
 260 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL9:
 903:Core/Src/main.c **** 
 904:Core/Src/main.c ****   /*Configure GPIO pin : LORA_NRST_Pin */
 905:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_NRST_Pin;
 262              		.loc 1 905 3 view .LVU85
 263              		.loc 1 905 23 is_stmt 0 view .LVU86
 264 0124 CDF814A0 		str	r10, [sp, #20]
 906:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 265              		.loc 1 906 3 is_stmt 1 view .LVU87
 266              		.loc 1 906 24 is_stmt 0 view .LVU88
 267 0128 0696     		str	r6, [sp, #24]
 907:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 907 3 is_stmt 1 view .LVU89
 269              		.loc 1 907 24 is_stmt 0 view .LVU90
 270 012a 0794     		str	r4, [sp, #28]
 908:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 908 3 is_stmt 1 view .LVU91
 272              		.loc 1 908 25 is_stmt 0 view .LVU92
 273 012c 0894     		str	r4, [sp, #32]
 909:Core/Src/main.c ****   HAL_GPIO_Init(LORA_NRST_GPIO_Port, &GPIO_InitStruct);
 274              		.loc 1 909 3 is_stmt 1 view .LVU93
 275 012e 2946     		mov	r1, r5
 276 0130 0948     		ldr	r0, .L3+8
 277 0132 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL10:
 910:Core/Src/main.c **** 
 911:Core/Src/main.c ****   /*Configure GPIO pin : EEP_WP_Pin */
 912:Core/Src/main.c ****   GPIO_InitStruct.Pin = EEP_WP_Pin;
 279              		.loc 1 912 3 view .LVU94
 280              		.loc 1 912 23 is_stmt 0 view .LVU95
 281 0136 2023     		movs	r3, #32
 282 0138 0593     		str	r3, [sp, #20]
 913:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 283              		.loc 1 913 3 is_stmt 1 view .LVU96
 284              		.loc 1 913 24 is_stmt 0 view .LVU97
 285 013a 0696     		str	r6, [sp, #24]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 22


 914:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 914 3 is_stmt 1 view .LVU98
 287              		.loc 1 914 24 is_stmt 0 view .LVU99
 288 013c 0794     		str	r4, [sp, #28]
 915:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 289              		.loc 1 915 3 is_stmt 1 view .LVU100
 290              		.loc 1 915 25 is_stmt 0 view .LVU101
 291 013e CDF82090 		str	r9, [sp, #32]
 916:Core/Src/main.c ****   HAL_GPIO_Init(EEP_WP_GPIO_Port, &GPIO_InitStruct);
 292              		.loc 1 916 3 is_stmt 1 view .LVU102
 293 0142 2946     		mov	r1, r5
 294 0144 3846     		mov	r0, r7
 295 0146 FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL11:
 917:Core/Src/main.c **** 
 918:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 919:Core/Src/main.c **** 
 920:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 921:Core/Src/main.c **** }
 297              		.loc 1 921 1 is_stmt 0 view .LVU103
 298 014a 0BB0     		add	sp, sp, #44
 299              		.cfi_def_cfa_offset 36
 300              		@ sp needed
 301 014c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 302              	.L4:
 303              		.align	2
 304              	.L3:
 305 0150 00380240 		.word	1073887232
 306 0154 00040240 		.word	1073873920
 307 0158 000C0240 		.word	1073875968
 308 015c 00080240 		.word	1073874944
 309              		.cfi_endproc
 310              	.LFE259:
 312              		.section	.text.MX_DMA_Init,"ax",%progbits
 313              		.align	1
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
 318              	MX_DMA_Init:
 319              	.LFB258:
 822:Core/Src/main.c **** 
 320              		.loc 1 822 1 is_stmt 1 view -0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 8
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324 0000 00B5     		push	{lr}
 325              		.cfi_def_cfa_offset 4
 326              		.cfi_offset 14, -4
 327 0002 83B0     		sub	sp, sp, #12
 328              		.cfi_def_cfa_offset 16
 825:Core/Src/main.c **** 
 329              		.loc 1 825 3 view .LVU105
 330              	.LBB9:
 825:Core/Src/main.c **** 
 331              		.loc 1 825 3 view .LVU106
 332 0004 0021     		movs	r1, #0
 333 0006 0191     		str	r1, [sp, #4]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 23


 825:Core/Src/main.c **** 
 334              		.loc 1 825 3 view .LVU107
 335 0008 094B     		ldr	r3, .L7
 336 000a 1A6B     		ldr	r2, [r3, #48]
 337 000c 42F40012 		orr	r2, r2, #2097152
 338 0010 1A63     		str	r2, [r3, #48]
 825:Core/Src/main.c **** 
 339              		.loc 1 825 3 view .LVU108
 340 0012 1B6B     		ldr	r3, [r3, #48]
 341 0014 03F40013 		and	r3, r3, #2097152
 342 0018 0193     		str	r3, [sp, #4]
 825:Core/Src/main.c **** 
 343              		.loc 1 825 3 view .LVU109
 344 001a 019B     		ldr	r3, [sp, #4]
 345              	.LBE9:
 825:Core/Src/main.c **** 
 346              		.loc 1 825 3 view .LVU110
 829:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 347              		.loc 1 829 3 view .LVU111
 348 001c 0A46     		mov	r2, r1
 349 001e 0F20     		movs	r0, #15
 350 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 351              	.LVL12:
 830:Core/Src/main.c **** 
 352              		.loc 1 830 3 view .LVU112
 353 0024 0F20     		movs	r0, #15
 354 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 355              	.LVL13:
 832:Core/Src/main.c **** 
 356              		.loc 1 832 1 is_stmt 0 view .LVU113
 357 002a 03B0     		add	sp, sp, #12
 358              		.cfi_def_cfa_offset 4
 359              		@ sp needed
 360 002c 5DF804FB 		ldr	pc, [sp], #4
 361              	.L8:
 362              		.align	2
 363              	.L7:
 364 0030 00380240 		.word	1073887232
 365              		.cfi_endproc
 366              	.LFE258:
 368              		.section	.text.Get_Vbat,"ax",%progbits
 369              		.align	1
 370              		.global	Get_Vbat
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 375              	Get_Vbat:
 376              	.LFB260:
 922:Core/Src/main.c **** 
 923:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 924:Core/Src/main.c **** void Get_Vbat(){
 377              		.loc 1 924 16 is_stmt 1 view -0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381 0000 08B5     		push	{r3, lr}
 382              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 24


 383              		.cfi_offset 3, -8
 384              		.cfi_offset 14, -4
 925:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, adc_buff, 1);
 385              		.loc 1 925 3 view .LVU115
 386 0002 0122     		movs	r2, #1
 387 0004 0249     		ldr	r1, .L11
 388 0006 0348     		ldr	r0, .L11+4
 389 0008 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 390              	.LVL14:
 926:Core/Src/main.c **** }
 391              		.loc 1 926 1 is_stmt 0 view .LVU116
 392 000c 08BD     		pop	{r3, pc}
 393              	.L12:
 394 000e 00BF     		.align	2
 395              	.L11:
 396 0010 00000000 		.word	adc_buff
 397 0014 00000000 		.word	hadc1
 398              		.cfi_endproc
 399              	.LFE260:
 401              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 402              		.align	1
 403              		.global	HAL_ADC_ConvCpltCallback
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	HAL_ADC_ConvCpltCallback:
 409              	.LVL15:
 410              	.LFB261:
 927:Core/Src/main.c **** 
 928:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 929:Core/Src/main.c **** {
 411              		.loc 1 929 1 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		.loc 1 929 1 is_stmt 0 view .LVU118
 416 0000 08B5     		push	{r3, lr}
 417              		.cfi_def_cfa_offset 8
 418              		.cfi_offset 3, -8
 419              		.cfi_offset 14, -4
 930:Core/Src/main.c ****   if(hadc->Instance == ADC1){
 420              		.loc 1 930 3 is_stmt 1 view .LVU119
 421              		.loc 1 930 10 is_stmt 0 view .LVU120
 422 0002 0268     		ldr	r2, [r0]
 423              		.loc 1 930 5 view .LVU121
 424 0004 144B     		ldr	r3, .L17+24
 425 0006 9A42     		cmp	r2, r3
 426 0008 00D0     		beq	.L16
 427              	.LVL16:
 428              	.L13:
 931:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 932:Core/Src/main.c ****   }
 933:Core/Src/main.c **** }
 429              		.loc 1 933 1 view .LVU122
 430 000a 08BD     		pop	{r3, pc}
 431              	.LVL17:
 432              	.L16:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 25


 931:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 433              		.loc 1 931 5 is_stmt 1 view .LVU123
 931:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 434              		.loc 1 931 30 is_stmt 0 view .LVU124
 435 000c 134B     		ldr	r3, .L17+28
 436 000e 5868     		ldr	r0, [r3, #4]
 437              	.LVL18:
 931:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 438              		.loc 1 931 30 view .LVU125
 439 0010 FFF7FEFF 		bl	__aeabi_ui2d
 440              	.LVL19:
 441 0014 0AA3     		adr	r3, .L17
 442 0016 D3E90023 		ldrd	r2, [r3]
 443 001a FFF7FEFF 		bl	__aeabi_dmul
 444              	.LVL20:
 931:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 445              		.loc 1 931 36 view .LVU126
 446 001e 0AA3     		adr	r3, .L17+8
 447 0020 D3E90023 		ldrd	r2, [r3]
 448 0024 FFF7FEFF 		bl	__aeabi_ddiv
 449              	.LVL21:
 931:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 450              		.loc 1 931 43 view .LVU127
 451 0028 09A3     		adr	r3, .L17+16
 452 002a D3E90023 		ldrd	r2, [r3]
 453 002e FFF7FEFF 		bl	__aeabi_dmul
 454              	.LVL22:
 455 0032 FFF7FEFF 		bl	__aeabi_d2f
 456              	.LVL23:
 931:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 457              		.loc 1 931 15 view .LVU128
 458 0036 0A4B     		ldr	r3, .L17+32
 459 0038 1860     		str	r0, [r3]	@ float
 460              		.loc 1 933 1 view .LVU129
 461 003a E6E7     		b	.L13
 462              	.L18:
 463 003c AFF30080 		.align	3
 464              	.L17:
 465 0040 66666666 		.word	1717986918
 466 0044 66660A40 		.word	1074423398
 467 0048 00000000 		.word	0
 468 004c 00FEAF40 		.word	1085275648
 469 0050 52B81E85 		.word	-2061584302
 470 0054 EB510440 		.word	1074024939
 471 0058 00200140 		.word	1073815552
 472 005c 00000000 		.word	adc_buff
 473 0060 00000000 		.word	battery_v
 474              		.cfi_endproc
 475              	.LFE261:
 477              		.section	.text.lsm6dso_write_reg,"ax",%progbits
 478              		.align	1
 479              		.global	lsm6dso_write_reg
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 484              	lsm6dso_write_reg:
 485              	.LVL24:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 26


 486              	.LFB262:
 934:Core/Src/main.c **** 
 935:Core/Src/main.c **** 
 936:Core/Src/main.c **** int32_t lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
 937:Core/Src/main.c ****                                  uint8_t *data,
 938:Core/Src/main.c ****                                  uint16_t len){
 487              		.loc 1 938 47 is_stmt 1 view -0
 488              		.cfi_startproc
 489              		@ args = 0, pretend = 0, frame = 0
 490              		@ frame_needed = 1, uses_anonymous_args = 0
 491              		.loc 1 938 47 is_stmt 0 view .LVU131
 492 0000 98B5     		push	{r3, r4, r7, lr}
 493              		.cfi_def_cfa_offset 16
 494              		.cfi_offset 3, -16
 495              		.cfi_offset 4, -12
 496              		.cfi_offset 7, -8
 497              		.cfi_offset 14, -4
 498 0002 00AF     		add	r7, sp, #0
 499              		.cfi_def_cfa_register 7
 500 0004 9446     		mov	ip, r2
 501 0006 1A46     		mov	r2, r3
 502              	.LVL25:
 939:Core/Src/main.c ****   // // HAL_GPIO_WritePin(IMU_NSS_GPIO_Port, IMU_NSS_Pin, GPIO_PIN_RESET);
 940:Core/Src/main.c ****   // reg &= 0x7F; // MSB=0 for write
 941:Core/Src/main.c ****   // HAL_SPI_Transmit(&hspi2, &reg, 1, HAL_MAX_DELAY);
 942:Core/Src/main.c ****   // HAL_SPI_Transmit(&hspi2, (uint8_t *)data, len, HAL_MAX_DELAY);
 943:Core/Src/main.c ****   // // HAL_GPIO_WritePin(IMU_NSS_GPIO_Port, IMU_NSS_Pin, GPIO_PIN_SET);
 944:Core/Src/main.c **** 
 945:Core/Src/main.c ****       uint8_t buf[len + 1];
 503              		.loc 1 945 7 is_stmt 1 view .LVU132
 504              		.loc 1 945 23 is_stmt 0 view .LVU133
 505 0008 5C1C     		adds	r4, r3, #1
 506              	.LVL26:
 507              		.loc 1 945 15 view .LVU134
 508 000a 0833     		adds	r3, r3, #8
 509              	.LVL27:
 510              		.loc 1 945 15 view .LVU135
 511 000c DB08     		lsrs	r3, r3, #3
 512 000e 6846     		mov	r0, sp
 513              	.LVL28:
 514              		.loc 1 945 15 view .LVU136
 515 0010 A0EBC303 		sub	r3, r0, r3, lsl #3
 516 0014 9D46     		mov	sp, r3
 517              	.LVL29:
 946:Core/Src/main.c ****     buf[0] = reg & 0x7F;  // write
 518              		.loc 1 946 5 is_stmt 1 view .LVU137
 519              		.loc 1 946 18 is_stmt 0 view .LVU138
 520 0016 01F07F03 		and	r3, r1, #127
 521              	.LVL30:
 522              		.loc 1 946 12 view .LVU139
 523 001a 6846     		mov	r0, sp
 524 001c 00F8013B 		strb	r3, [r0], #1
 947:Core/Src/main.c ****     memcpy(&buf[1], data, len);
 525              		.loc 1 947 5 is_stmt 1 view .LVU140
 526 0020 6146     		mov	r1, ip
 527              	.LVL31:
 528              		.loc 1 947 5 is_stmt 0 view .LVU141
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 27


 529 0022 FFF7FEFF 		bl	memcpy
 530              	.LVL32:
 948:Core/Src/main.c **** 
 949:Core/Src/main.c ****     HAL_SPI_Transmit(&hspi2, buf, len + 1, HAL_MAX_DELAY);
 531              		.loc 1 949 5 is_stmt 1 view .LVU142
 532 0026 4FF0FF33 		mov	r3, #-1
 533 002a A2B2     		uxth	r2, r4
 534 002c 6946     		mov	r1, sp
 535 002e 0348     		ldr	r0, .L21
 536 0030 FFF7FEFF 		bl	HAL_SPI_Transmit
 537              	.LVL33:
 950:Core/Src/main.c ****   return 0;
 538              		.loc 1 950 3 view .LVU143
 951:Core/Src/main.c **** }
 539              		.loc 1 951 1 is_stmt 0 view .LVU144
 540 0034 0020     		movs	r0, #0
 541 0036 BD46     		mov	sp, r7
 542              		.cfi_def_cfa_register 13
 543              	.LVL34:
 544              		.loc 1 951 1 view .LVU145
 545              		@ sp needed
 546 0038 98BD     		pop	{r3, r4, r7, pc}
 547              	.LVL35:
 548              	.L22:
 549              		.loc 1 951 1 view .LVU146
 550 003a 00BF     		.align	2
 551              	.L21:
 552 003c 00000000 		.word	hspi2
 553              		.cfi_endproc
 554              	.LFE262:
 556              		.section	.text.lsm6dso_read_reg,"ax",%progbits
 557              		.align	1
 558              		.global	lsm6dso_read_reg
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 563              	lsm6dso_read_reg:
 564              	.LVL36:
 565              	.LFB263:
 952:Core/Src/main.c **** 
 953:Core/Src/main.c **** int32_t lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
 954:Core/Src/main.c ****                                 uint8_t *data,
 955:Core/Src/main.c ****                                 uint16_t len){
 566              		.loc 1 955 46 is_stmt 1 view -0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 8
 569              		@ frame_needed = 0, uses_anonymous_args = 0
 570              		.loc 1 955 46 is_stmt 0 view .LVU148
 571 0000 70B5     		push	{r4, r5, r6, lr}
 572              		.cfi_def_cfa_offset 16
 573              		.cfi_offset 4, -16
 574              		.cfi_offset 5, -12
 575              		.cfi_offset 6, -8
 576              		.cfi_offset 14, -4
 577 0002 82B0     		sub	sp, sp, #8
 578              		.cfi_def_cfa_offset 24
 579 0004 1446     		mov	r4, r2
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 28


 580 0006 1D46     		mov	r5, r3
 581 0008 8DF80710 		strb	r1, [sp, #7]
 956:Core/Src/main.c ****   // HAL_GPIO_WritePin(IMU_NSS_GPIO_Port, IMU_NSS_Pin, GPIO_PIN_RESET);
 957:Core/Src/main.c ****   reg |= 0x80; // MSB=1 for read
 582              		.loc 1 957 3 is_stmt 1 view .LVU149
 583              		.loc 1 957 7 is_stmt 0 view .LVU150
 584 000c CBB2     		uxtb	r3, r1
 585              	.LVL37:
 586              		.loc 1 957 7 view .LVU151
 587 000e 63F07F03 		orn	r3, r3, #127
 588 0012 8DF80730 		strb	r3, [sp, #7]
 958:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi2, &reg, 1, HAL_MAX_DELAY);
 589              		.loc 1 958 3 is_stmt 1 view .LVU152
 590 0016 094E     		ldr	r6, .L25
 591 0018 4FF0FF33 		mov	r3, #-1
 592 001c 0122     		movs	r2, #1
 593              	.LVL38:
 594              		.loc 1 958 3 is_stmt 0 view .LVU153
 595 001e 0DF10701 		add	r1, sp, #7
 596              	.LVL39:
 597              		.loc 1 958 3 view .LVU154
 598 0022 3046     		mov	r0, r6
 599              	.LVL40:
 600              		.loc 1 958 3 view .LVU155
 601 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 602              	.LVL41:
 959:Core/Src/main.c ****   HAL_SPI_Receive(&hspi2, data, len, HAL_MAX_DELAY);
 603              		.loc 1 959 3 is_stmt 1 view .LVU156
 604 0028 4FF0FF33 		mov	r3, #-1
 605 002c 2A46     		mov	r2, r5
 606 002e 2146     		mov	r1, r4
 607 0030 3046     		mov	r0, r6
 608 0032 FFF7FEFF 		bl	HAL_SPI_Receive
 609              	.LVL42:
 960:Core/Src/main.c ****   // HAL_GPIO_WritePin(IMU_NSS_GPIO_Port, IMU_NSS_Pin, GPIO_PIN_SET);
 961:Core/Src/main.c ****   return 0;
 610              		.loc 1 961 3 view .LVU157
 962:Core/Src/main.c **** }
 611              		.loc 1 962 1 is_stmt 0 view .LVU158
 612 0036 0020     		movs	r0, #0
 613 0038 02B0     		add	sp, sp, #8
 614              		.cfi_def_cfa_offset 16
 615              		@ sp needed
 616 003a 70BD     		pop	{r4, r5, r6, pc}
 617              	.LVL43:
 618              	.L26:
 619              		.loc 1 962 1 view .LVU159
 620              		.align	2
 621              	.L25:
 622 003c 00000000 		.word	hspi2
 623              		.cfi_endproc
 624              	.LFE263:
 626              		.section	.text.platform_delay,"ax",%progbits
 627              		.align	1
 628              		.global	platform_delay
 629              		.syntax unified
 630              		.thumb
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 29


 631              		.thumb_func
 633              	platform_delay:
 634              	.LVL44:
 635              	.LFB264:
 963:Core/Src/main.c **** 
 964:Core/Src/main.c **** void platform_delay(uint32_t ms)
 965:Core/Src/main.c **** {
 636              		.loc 1 965 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640              		.loc 1 965 1 is_stmt 0 view .LVU161
 641 0000 08B5     		push	{r3, lr}
 642              		.cfi_def_cfa_offset 8
 643              		.cfi_offset 3, -8
 644              		.cfi_offset 14, -4
 966:Core/Src/main.c ****     HAL_Delay(ms);
 645              		.loc 1 966 5 is_stmt 1 view .LVU162
 646 0002 FFF7FEFF 		bl	HAL_Delay
 647              	.LVL45:
 967:Core/Src/main.c **** }
 648              		.loc 1 967 1 is_stmt 0 view .LVU163
 649 0006 08BD     		pop	{r3, pc}
 650              		.cfi_endproc
 651              	.LFE264:
 653              		.section	.text.Error_Handler,"ax",%progbits
 654              		.align	1
 655              		.global	Error_Handler
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 660              	Error_Handler:
 661              	.LFB265:
 968:Core/Src/main.c **** /* USER CODE END 4 */
 969:Core/Src/main.c **** 
 970:Core/Src/main.c **** /**
 971:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 972:Core/Src/main.c ****   * @retval None
 973:Core/Src/main.c ****   */
 974:Core/Src/main.c **** void Error_Handler(void)
 975:Core/Src/main.c **** {
 662              		.loc 1 975 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ Volatile: function does not return.
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 667              		@ link register save eliminated.
 976:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 977:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 978:Core/Src/main.c ****   __disable_irq();
 668              		.loc 1 978 3 view .LVU165
 669              	.LBB10:
 670              	.LBI10:
 671              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 30


   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 31


  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 32


 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 33


 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 34


 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 35


 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 36


 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 37


 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 38


 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 39


 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 40


 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 41


 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 42


 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 43


 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 44


 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 45


 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 46


 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 672              		.loc 2 960 27 view .LVU166
 673              	.LBB11:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 674              		.loc 2 962 3 view .LVU167
 675              		.syntax unified
 676              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 677 0000 72B6     		cpsid i
 678              	@ 0 "" 2
 679              		.thumb
 680              		.syntax unified
 681              	.L30:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 47


 682              	.LBE11:
 683              	.LBE10:
 979:Core/Src/main.c ****   while (1)
 684              		.loc 1 979 3 view .LVU168
 980:Core/Src/main.c ****   {
 981:Core/Src/main.c ****   }
 685              		.loc 1 981 3 view .LVU169
 979:Core/Src/main.c ****   while (1)
 686              		.loc 1 979 9 view .LVU170
 687 0002 FEE7     		b	.L30
 688              		.cfi_endproc
 689              	.LFE265:
 691              		.section	.text.MX_ADC1_Init,"ax",%progbits
 692              		.align	1
 693              		.syntax unified
 694              		.thumb
 695              		.thumb_func
 697              	MX_ADC1_Init:
 698              	.LFB245:
 264:Core/Src/main.c **** 
 699              		.loc 1 264 1 view -0
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 16
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 703 0000 00B5     		push	{lr}
 704              		.cfi_def_cfa_offset 4
 705              		.cfi_offset 14, -4
 706 0002 85B0     		sub	sp, sp, #20
 707              		.cfi_def_cfa_offset 24
 270:Core/Src/main.c **** 
 708              		.loc 1 270 3 view .LVU172
 270:Core/Src/main.c **** 
 709              		.loc 1 270 26 is_stmt 0 view .LVU173
 710 0004 0023     		movs	r3, #0
 711 0006 0093     		str	r3, [sp]
 712 0008 0193     		str	r3, [sp, #4]
 713 000a 0293     		str	r3, [sp, #8]
 714 000c 0393     		str	r3, [sp, #12]
 278:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 715              		.loc 1 278 3 is_stmt 1 view .LVU174
 278:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 716              		.loc 1 278 18 is_stmt 0 view .LVU175
 717 000e 1348     		ldr	r0, .L37
 718 0010 134A     		ldr	r2, .L37+4
 719 0012 0260     		str	r2, [r0]
 279:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 720              		.loc 1 279 3 is_stmt 1 view .LVU176
 279:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 721              		.loc 1 279 29 is_stmt 0 view .LVU177
 722 0014 4360     		str	r3, [r0, #4]
 280:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 723              		.loc 1 280 3 is_stmt 1 view .LVU178
 280:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 724              		.loc 1 280 25 is_stmt 0 view .LVU179
 725 0016 8360     		str	r3, [r0, #8]
 281:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 726              		.loc 1 281 3 is_stmt 1 view .LVU180
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 48


 281:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 727              		.loc 1 281 27 is_stmt 0 view .LVU181
 728 0018 0361     		str	r3, [r0, #16]
 282:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 729              		.loc 1 282 3 is_stmt 1 view .LVU182
 282:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 730              		.loc 1 282 33 is_stmt 0 view .LVU183
 731 001a 0376     		strb	r3, [r0, #24]
 283:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 732              		.loc 1 283 3 is_stmt 1 view .LVU184
 283:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 733              		.loc 1 283 36 is_stmt 0 view .LVU185
 734 001c 80F82030 		strb	r3, [r0, #32]
 284:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 735              		.loc 1 284 3 is_stmt 1 view .LVU186
 284:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 736              		.loc 1 284 35 is_stmt 0 view .LVU187
 737 0020 C362     		str	r3, [r0, #44]
 285:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 738              		.loc 1 285 3 is_stmt 1 view .LVU188
 285:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 739              		.loc 1 285 31 is_stmt 0 view .LVU189
 740 0022 104A     		ldr	r2, .L37+8
 741 0024 8262     		str	r2, [r0, #40]
 286:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 742              		.loc 1 286 3 is_stmt 1 view .LVU190
 286:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 743              		.loc 1 286 24 is_stmt 0 view .LVU191
 744 0026 C360     		str	r3, [r0, #12]
 287:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 745              		.loc 1 287 3 is_stmt 1 view .LVU192
 287:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 746              		.loc 1 287 30 is_stmt 0 view .LVU193
 747 0028 0122     		movs	r2, #1
 748 002a C261     		str	r2, [r0, #28]
 288:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 749              		.loc 1 288 3 is_stmt 1 view .LVU194
 288:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 750              		.loc 1 288 36 is_stmt 0 view .LVU195
 751 002c 80F83030 		strb	r3, [r0, #48]
 289:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 752              		.loc 1 289 3 is_stmt 1 view .LVU196
 289:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 753              		.loc 1 289 27 is_stmt 0 view .LVU197
 754 0030 4261     		str	r2, [r0, #20]
 290:Core/Src/main.c ****   {
 755              		.loc 1 290 3 is_stmt 1 view .LVU198
 290:Core/Src/main.c ****   {
 756              		.loc 1 290 7 is_stmt 0 view .LVU199
 757 0032 FFF7FEFF 		bl	HAL_ADC_Init
 758              	.LVL46:
 290:Core/Src/main.c ****   {
 759              		.loc 1 290 6 discriminator 1 view .LVU200
 760 0036 68B9     		cbnz	r0, .L35
 297:Core/Src/main.c ****   sConfig.Rank = 1;
 761              		.loc 1 297 3 is_stmt 1 view .LVU201
 297:Core/Src/main.c ****   sConfig.Rank = 1;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 49


 762              		.loc 1 297 19 is_stmt 0 view .LVU202
 763 0038 0423     		movs	r3, #4
 764 003a 0093     		str	r3, [sp]
 298:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 765              		.loc 1 298 3 is_stmt 1 view .LVU203
 298:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 766              		.loc 1 298 16 is_stmt 0 view .LVU204
 767 003c 0123     		movs	r3, #1
 768 003e 0193     		str	r3, [sp, #4]
 299:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 769              		.loc 1 299 3 is_stmt 1 view .LVU205
 299:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 770              		.loc 1 299 24 is_stmt 0 view .LVU206
 771 0040 0023     		movs	r3, #0
 772 0042 0293     		str	r3, [sp, #8]
 300:Core/Src/main.c ****   {
 773              		.loc 1 300 3 is_stmt 1 view .LVU207
 300:Core/Src/main.c ****   {
 774              		.loc 1 300 7 is_stmt 0 view .LVU208
 775 0044 6946     		mov	r1, sp
 776 0046 0548     		ldr	r0, .L37
 777 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 778              	.LVL47:
 300:Core/Src/main.c ****   {
 779              		.loc 1 300 6 discriminator 1 view .LVU209
 780 004c 20B9     		cbnz	r0, .L36
 308:Core/Src/main.c **** 
 781              		.loc 1 308 1 view .LVU210
 782 004e 05B0     		add	sp, sp, #20
 783              		.cfi_remember_state
 784              		.cfi_def_cfa_offset 4
 785              		@ sp needed
 786 0050 5DF804FB 		ldr	pc, [sp], #4
 787              	.L35:
 788              		.cfi_restore_state
 292:Core/Src/main.c ****   }
 789              		.loc 1 292 5 is_stmt 1 view .LVU211
 790 0054 FFF7FEFF 		bl	Error_Handler
 791              	.LVL48:
 792              	.L36:
 302:Core/Src/main.c ****   }
 793              		.loc 1 302 5 view .LVU212
 794 0058 FFF7FEFF 		bl	Error_Handler
 795              	.LVL49:
 796              	.L38:
 797              		.align	2
 798              	.L37:
 799 005c 00000000 		.word	hadc1
 800 0060 00200140 		.word	1073815552
 801 0064 0100000F 		.word	251658241
 802              		.cfi_endproc
 803              	.LFE245:
 805              		.section	.text.MX_I2C1_Init,"ax",%progbits
 806              		.align	1
 807              		.syntax unified
 808              		.thumb
 809              		.thumb_func
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 50


 811              	MX_I2C1_Init:
 812              	.LFB247:
 342:Core/Src/main.c **** 
 813              		.loc 1 342 1 view -0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 0
 816              		@ frame_needed = 0, uses_anonymous_args = 0
 817 0000 08B5     		push	{r3, lr}
 818              		.cfi_def_cfa_offset 8
 819              		.cfi_offset 3, -8
 820              		.cfi_offset 14, -4
 351:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 821              		.loc 1 351 3 view .LVU214
 351:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 822              		.loc 1 351 18 is_stmt 0 view .LVU215
 823 0002 0A48     		ldr	r0, .L43
 824 0004 0A4B     		ldr	r3, .L43+4
 825 0006 0360     		str	r3, [r0]
 352:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 826              		.loc 1 352 3 is_stmt 1 view .LVU216
 352:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 827              		.loc 1 352 25 is_stmt 0 view .LVU217
 828 0008 0A4B     		ldr	r3, .L43+8
 829 000a 4360     		str	r3, [r0, #4]
 353:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 830              		.loc 1 353 3 is_stmt 1 view .LVU218
 353:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 831              		.loc 1 353 24 is_stmt 0 view .LVU219
 832 000c 0023     		movs	r3, #0
 833 000e 8360     		str	r3, [r0, #8]
 354:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 834              		.loc 1 354 3 is_stmt 1 view .LVU220
 354:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 835              		.loc 1 354 26 is_stmt 0 view .LVU221
 836 0010 C360     		str	r3, [r0, #12]
 355:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 837              		.loc 1 355 3 is_stmt 1 view .LVU222
 355:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 838              		.loc 1 355 29 is_stmt 0 view .LVU223
 839 0012 4FF48042 		mov	r2, #16384
 840 0016 0261     		str	r2, [r0, #16]
 356:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 841              		.loc 1 356 3 is_stmt 1 view .LVU224
 356:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 842              		.loc 1 356 30 is_stmt 0 view .LVU225
 843 0018 4361     		str	r3, [r0, #20]
 357:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 844              		.loc 1 357 3 is_stmt 1 view .LVU226
 357:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 845              		.loc 1 357 26 is_stmt 0 view .LVU227
 846 001a 8361     		str	r3, [r0, #24]
 358:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 847              		.loc 1 358 3 is_stmt 1 view .LVU228
 358:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 848              		.loc 1 358 30 is_stmt 0 view .LVU229
 849 001c C361     		str	r3, [r0, #28]
 359:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 51


 850              		.loc 1 359 3 is_stmt 1 view .LVU230
 359:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 851              		.loc 1 359 28 is_stmt 0 view .LVU231
 852 001e 0362     		str	r3, [r0, #32]
 360:Core/Src/main.c ****   {
 853              		.loc 1 360 3 is_stmt 1 view .LVU232
 360:Core/Src/main.c ****   {
 854              		.loc 1 360 7 is_stmt 0 view .LVU233
 855 0020 FFF7FEFF 		bl	HAL_I2C_Init
 856              	.LVL50:
 360:Core/Src/main.c ****   {
 857              		.loc 1 360 6 discriminator 1 view .LVU234
 858 0024 00B9     		cbnz	r0, .L42
 368:Core/Src/main.c **** 
 859              		.loc 1 368 1 view .LVU235
 860 0026 08BD     		pop	{r3, pc}
 861              	.L42:
 362:Core/Src/main.c ****   }
 862              		.loc 1 362 5 is_stmt 1 view .LVU236
 863 0028 FFF7FEFF 		bl	Error_Handler
 864              	.LVL51:
 865              	.L44:
 866              		.align	2
 867              	.L43:
 868 002c 00000000 		.word	hi2c1
 869 0030 00540040 		.word	1073763328
 870 0034 801A0600 		.word	400000
 871              		.cfi_endproc
 872              	.LFE247:
 874              		.section	.text.MX_I2C2_Init,"ax",%progbits
 875              		.align	1
 876              		.syntax unified
 877              		.thumb
 878              		.thumb_func
 880              	MX_I2C2_Init:
 881              	.LFB248:
 376:Core/Src/main.c **** 
 882              		.loc 1 376 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886 0000 08B5     		push	{r3, lr}
 887              		.cfi_def_cfa_offset 8
 888              		.cfi_offset 3, -8
 889              		.cfi_offset 14, -4
 385:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 890              		.loc 1 385 3 view .LVU238
 385:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 891              		.loc 1 385 18 is_stmt 0 view .LVU239
 892 0002 0A48     		ldr	r0, .L49
 893 0004 0A4B     		ldr	r3, .L49+4
 894 0006 0360     		str	r3, [r0]
 386:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 895              		.loc 1 386 3 is_stmt 1 view .LVU240
 386:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 896              		.loc 1 386 25 is_stmt 0 view .LVU241
 897 0008 0A4B     		ldr	r3, .L49+8
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 52


 898 000a 4360     		str	r3, [r0, #4]
 387:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 899              		.loc 1 387 3 is_stmt 1 view .LVU242
 387:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 900              		.loc 1 387 24 is_stmt 0 view .LVU243
 901 000c 0023     		movs	r3, #0
 902 000e 8360     		str	r3, [r0, #8]
 388:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 903              		.loc 1 388 3 is_stmt 1 view .LVU244
 388:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 904              		.loc 1 388 26 is_stmt 0 view .LVU245
 905 0010 C360     		str	r3, [r0, #12]
 389:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 906              		.loc 1 389 3 is_stmt 1 view .LVU246
 389:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 907              		.loc 1 389 29 is_stmt 0 view .LVU247
 908 0012 4FF48042 		mov	r2, #16384
 909 0016 0261     		str	r2, [r0, #16]
 390:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 910              		.loc 1 390 3 is_stmt 1 view .LVU248
 390:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 911              		.loc 1 390 30 is_stmt 0 view .LVU249
 912 0018 4361     		str	r3, [r0, #20]
 391:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 913              		.loc 1 391 3 is_stmt 1 view .LVU250
 391:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 914              		.loc 1 391 26 is_stmt 0 view .LVU251
 915 001a 8361     		str	r3, [r0, #24]
 392:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 916              		.loc 1 392 3 is_stmt 1 view .LVU252
 392:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 917              		.loc 1 392 30 is_stmt 0 view .LVU253
 918 001c C361     		str	r3, [r0, #28]
 393:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 919              		.loc 1 393 3 is_stmt 1 view .LVU254
 393:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 920              		.loc 1 393 28 is_stmt 0 view .LVU255
 921 001e 0362     		str	r3, [r0, #32]
 394:Core/Src/main.c ****   {
 922              		.loc 1 394 3 is_stmt 1 view .LVU256
 394:Core/Src/main.c ****   {
 923              		.loc 1 394 7 is_stmt 0 view .LVU257
 924 0020 FFF7FEFF 		bl	HAL_I2C_Init
 925              	.LVL52:
 394:Core/Src/main.c ****   {
 926              		.loc 1 394 6 discriminator 1 view .LVU258
 927 0024 00B9     		cbnz	r0, .L48
 402:Core/Src/main.c **** 
 928              		.loc 1 402 1 view .LVU259
 929 0026 08BD     		pop	{r3, pc}
 930              	.L48:
 396:Core/Src/main.c ****   }
 931              		.loc 1 396 5 is_stmt 1 view .LVU260
 932 0028 FFF7FEFF 		bl	Error_Handler
 933              	.LVL53:
 934              	.L50:
 935              		.align	2
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 53


 936              	.L49:
 937 002c 00000000 		.word	hi2c2
 938 0030 00580040 		.word	1073764352
 939 0034 801A0600 		.word	400000
 940              		.cfi_endproc
 941              	.LFE248:
 943              		.section	.text.MX_I2C3_Init,"ax",%progbits
 944              		.align	1
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 949              	MX_I2C3_Init:
 950              	.LFB249:
 410:Core/Src/main.c **** 
 951              		.loc 1 410 1 view -0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 0
 954              		@ frame_needed = 0, uses_anonymous_args = 0
 955 0000 08B5     		push	{r3, lr}
 956              		.cfi_def_cfa_offset 8
 957              		.cfi_offset 3, -8
 958              		.cfi_offset 14, -4
 419:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 959              		.loc 1 419 3 view .LVU262
 419:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 960              		.loc 1 419 18 is_stmt 0 view .LVU263
 961 0002 0A48     		ldr	r0, .L55
 962 0004 0A4B     		ldr	r3, .L55+4
 963 0006 0360     		str	r3, [r0]
 420:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 964              		.loc 1 420 3 is_stmt 1 view .LVU264
 420:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 965              		.loc 1 420 25 is_stmt 0 view .LVU265
 966 0008 0A4B     		ldr	r3, .L55+8
 967 000a 4360     		str	r3, [r0, #4]
 421:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 968              		.loc 1 421 3 is_stmt 1 view .LVU266
 421:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 969              		.loc 1 421 24 is_stmt 0 view .LVU267
 970 000c 0023     		movs	r3, #0
 971 000e 8360     		str	r3, [r0, #8]
 422:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 972              		.loc 1 422 3 is_stmt 1 view .LVU268
 422:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 973              		.loc 1 422 26 is_stmt 0 view .LVU269
 974 0010 C360     		str	r3, [r0, #12]
 423:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 975              		.loc 1 423 3 is_stmt 1 view .LVU270
 423:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 976              		.loc 1 423 29 is_stmt 0 view .LVU271
 977 0012 4FF48042 		mov	r2, #16384
 978 0016 0261     		str	r2, [r0, #16]
 424:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 979              		.loc 1 424 3 is_stmt 1 view .LVU272
 424:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 980              		.loc 1 424 30 is_stmt 0 view .LVU273
 981 0018 4361     		str	r3, [r0, #20]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 54


 425:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 982              		.loc 1 425 3 is_stmt 1 view .LVU274
 425:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 983              		.loc 1 425 26 is_stmt 0 view .LVU275
 984 001a 8361     		str	r3, [r0, #24]
 426:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 985              		.loc 1 426 3 is_stmt 1 view .LVU276
 426:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 986              		.loc 1 426 30 is_stmt 0 view .LVU277
 987 001c C361     		str	r3, [r0, #28]
 427:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 988              		.loc 1 427 3 is_stmt 1 view .LVU278
 427:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 989              		.loc 1 427 28 is_stmt 0 view .LVU279
 990 001e 0362     		str	r3, [r0, #32]
 428:Core/Src/main.c ****   {
 991              		.loc 1 428 3 is_stmt 1 view .LVU280
 428:Core/Src/main.c ****   {
 992              		.loc 1 428 7 is_stmt 0 view .LVU281
 993 0020 FFF7FEFF 		bl	HAL_I2C_Init
 994              	.LVL54:
 428:Core/Src/main.c ****   {
 995              		.loc 1 428 6 discriminator 1 view .LVU282
 996 0024 00B9     		cbnz	r0, .L54
 436:Core/Src/main.c **** 
 997              		.loc 1 436 1 view .LVU283
 998 0026 08BD     		pop	{r3, pc}
 999              	.L54:
 430:Core/Src/main.c ****   }
 1000              		.loc 1 430 5 is_stmt 1 view .LVU284
 1001 0028 FFF7FEFF 		bl	Error_Handler
 1002              	.LVL55:
 1003              	.L56:
 1004              		.align	2
 1005              	.L55:
 1006 002c 00000000 		.word	hi2c3
 1007 0030 005C0040 		.word	1073765376
 1008 0034 A0860100 		.word	100000
 1009              		.cfi_endproc
 1010              	.LFE249:
 1012              		.section	.text.MX_RTC_Init,"ax",%progbits
 1013              		.align	1
 1014              		.syntax unified
 1015              		.thumb
 1016              		.thumb_func
 1018              	MX_RTC_Init:
 1019              	.LFB250:
 444:Core/Src/main.c **** 
 1020              		.loc 1 444 1 view -0
 1021              		.cfi_startproc
 1022              		@ args = 0, pretend = 0, frame = 0
 1023              		@ frame_needed = 0, uses_anonymous_args = 0
 1024 0000 08B5     		push	{r3, lr}
 1025              		.cfi_def_cfa_offset 8
 1026              		.cfi_offset 3, -8
 1027              		.cfi_offset 14, -4
 456:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 55


 1028              		.loc 1 456 3 view .LVU286
 456:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1029              		.loc 1 456 17 is_stmt 0 view .LVU287
 1030 0002 0948     		ldr	r0, .L61
 1031 0004 094B     		ldr	r3, .L61+4
 1032 0006 0360     		str	r3, [r0]
 457:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1033              		.loc 1 457 3 is_stmt 1 view .LVU288
 457:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1034              		.loc 1 457 24 is_stmt 0 view .LVU289
 1035 0008 0023     		movs	r3, #0
 1036 000a 4360     		str	r3, [r0, #4]
 458:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1037              		.loc 1 458 3 is_stmt 1 view .LVU290
 458:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1038              		.loc 1 458 26 is_stmt 0 view .LVU291
 1039 000c 7F22     		movs	r2, #127
 1040 000e 8260     		str	r2, [r0, #8]
 459:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1041              		.loc 1 459 3 is_stmt 1 view .LVU292
 459:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1042              		.loc 1 459 25 is_stmt 0 view .LVU293
 1043 0010 FF22     		movs	r2, #255
 1044 0012 C260     		str	r2, [r0, #12]
 460:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1045              		.loc 1 460 3 is_stmt 1 view .LVU294
 460:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1046              		.loc 1 460 20 is_stmt 0 view .LVU295
 1047 0014 0361     		str	r3, [r0, #16]
 461:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1048              		.loc 1 461 3 is_stmt 1 view .LVU296
 461:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1049              		.loc 1 461 28 is_stmt 0 view .LVU297
 1050 0016 4361     		str	r3, [r0, #20]
 462:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1051              		.loc 1 462 3 is_stmt 1 view .LVU298
 462:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1052              		.loc 1 462 24 is_stmt 0 view .LVU299
 1053 0018 8361     		str	r3, [r0, #24]
 463:Core/Src/main.c ****   {
 1054              		.loc 1 463 3 is_stmt 1 view .LVU300
 463:Core/Src/main.c ****   {
 1055              		.loc 1 463 7 is_stmt 0 view .LVU301
 1056 001a FFF7FEFF 		bl	HAL_RTC_Init
 1057              	.LVL56:
 463:Core/Src/main.c ****   {
 1058              		.loc 1 463 6 discriminator 1 view .LVU302
 1059 001e 00B9     		cbnz	r0, .L60
 471:Core/Src/main.c **** 
 1060              		.loc 1 471 1 view .LVU303
 1061 0020 08BD     		pop	{r3, pc}
 1062              	.L60:
 465:Core/Src/main.c ****   }
 1063              		.loc 1 465 5 is_stmt 1 view .LVU304
 1064 0022 FFF7FEFF 		bl	Error_Handler
 1065              	.LVL57:
 1066              	.L62:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 56


 1067 0026 00BF     		.align	2
 1068              	.L61:
 1069 0028 00000000 		.word	hrtc
 1070 002c 00280040 		.word	1073752064
 1071              		.cfi_endproc
 1072              	.LFE250:
 1074              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1075              		.align	1
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1080              	MX_SPI1_Init:
 1081              	.LFB251:
 479:Core/Src/main.c **** 
 1082              		.loc 1 479 1 view -0
 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 0
 1085              		@ frame_needed = 0, uses_anonymous_args = 0
 1086 0000 08B5     		push	{r3, lr}
 1087              		.cfi_def_cfa_offset 8
 1088              		.cfi_offset 3, -8
 1089              		.cfi_offset 14, -4
 489:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1090              		.loc 1 489 3 view .LVU306
 489:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1091              		.loc 1 489 18 is_stmt 0 view .LVU307
 1092 0002 0D48     		ldr	r0, .L67
 1093 0004 0D4B     		ldr	r3, .L67+4
 1094 0006 0360     		str	r3, [r0]
 490:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1095              		.loc 1 490 3 is_stmt 1 view .LVU308
 490:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1096              		.loc 1 490 19 is_stmt 0 view .LVU309
 1097 0008 4FF48273 		mov	r3, #260
 1098 000c 4360     		str	r3, [r0, #4]
 491:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1099              		.loc 1 491 3 is_stmt 1 view .LVU310
 491:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1100              		.loc 1 491 24 is_stmt 0 view .LVU311
 1101 000e 0023     		movs	r3, #0
 1102 0010 8360     		str	r3, [r0, #8]
 492:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1103              		.loc 1 492 3 is_stmt 1 view .LVU312
 492:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1104              		.loc 1 492 23 is_stmt 0 view .LVU313
 1105 0012 C360     		str	r3, [r0, #12]
 493:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1106              		.loc 1 493 3 is_stmt 1 view .LVU314
 493:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1107              		.loc 1 493 26 is_stmt 0 view .LVU315
 1108 0014 0361     		str	r3, [r0, #16]
 494:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1109              		.loc 1 494 3 is_stmt 1 view .LVU316
 494:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1110              		.loc 1 494 23 is_stmt 0 view .LVU317
 1111 0016 4361     		str	r3, [r0, #20]
 495:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 57


 1112              		.loc 1 495 3 is_stmt 1 view .LVU318
 495:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1113              		.loc 1 495 18 is_stmt 0 view .LVU319
 1114 0018 4FF40072 		mov	r2, #512
 1115 001c 8261     		str	r2, [r0, #24]
 496:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1116              		.loc 1 496 3 is_stmt 1 view .LVU320
 496:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1117              		.loc 1 496 32 is_stmt 0 view .LVU321
 1118 001e C361     		str	r3, [r0, #28]
 497:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1119              		.loc 1 497 3 is_stmt 1 view .LVU322
 497:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1120              		.loc 1 497 23 is_stmt 0 view .LVU323
 1121 0020 0362     		str	r3, [r0, #32]
 498:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1122              		.loc 1 498 3 is_stmt 1 view .LVU324
 498:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1123              		.loc 1 498 21 is_stmt 0 view .LVU325
 1124 0022 4362     		str	r3, [r0, #36]
 499:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1125              		.loc 1 499 3 is_stmt 1 view .LVU326
 499:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1126              		.loc 1 499 29 is_stmt 0 view .LVU327
 1127 0024 8362     		str	r3, [r0, #40]
 500:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1128              		.loc 1 500 3 is_stmt 1 view .LVU328
 500:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1129              		.loc 1 500 28 is_stmt 0 view .LVU329
 1130 0026 0A23     		movs	r3, #10
 1131 0028 C362     		str	r3, [r0, #44]
 501:Core/Src/main.c ****   {
 1132              		.loc 1 501 3 is_stmt 1 view .LVU330
 501:Core/Src/main.c ****   {
 1133              		.loc 1 501 7 is_stmt 0 view .LVU331
 1134 002a FFF7FEFF 		bl	HAL_SPI_Init
 1135              	.LVL58:
 501:Core/Src/main.c ****   {
 1136              		.loc 1 501 6 discriminator 1 view .LVU332
 1137 002e 00B9     		cbnz	r0, .L66
 509:Core/Src/main.c **** 
 1138              		.loc 1 509 1 view .LVU333
 1139 0030 08BD     		pop	{r3, pc}
 1140              	.L66:
 503:Core/Src/main.c ****   }
 1141              		.loc 1 503 5 is_stmt 1 view .LVU334
 1142 0032 FFF7FEFF 		bl	Error_Handler
 1143              	.LVL59:
 1144              	.L68:
 1145 0036 00BF     		.align	2
 1146              	.L67:
 1147 0038 00000000 		.word	hspi1
 1148 003c 00300140 		.word	1073819648
 1149              		.cfi_endproc
 1150              	.LFE251:
 1152              		.section	.text.MX_SPI2_Init,"ax",%progbits
 1153              		.align	1
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 58


 1154              		.syntax unified
 1155              		.thumb
 1156              		.thumb_func
 1158              	MX_SPI2_Init:
 1159              	.LFB252:
 517:Core/Src/main.c **** 
 1160              		.loc 1 517 1 view -0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 0
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164 0000 08B5     		push	{r3, lr}
 1165              		.cfi_def_cfa_offset 8
 1166              		.cfi_offset 3, -8
 1167              		.cfi_offset 14, -4
 527:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1168              		.loc 1 527 3 view .LVU336
 527:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1169              		.loc 1 527 18 is_stmt 0 view .LVU337
 1170 0002 0D48     		ldr	r0, .L73
 1171 0004 0D4B     		ldr	r3, .L73+4
 1172 0006 0360     		str	r3, [r0]
 528:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1173              		.loc 1 528 3 is_stmt 1 view .LVU338
 528:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1174              		.loc 1 528 19 is_stmt 0 view .LVU339
 1175 0008 4FF48273 		mov	r3, #260
 1176 000c 4360     		str	r3, [r0, #4]
 529:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1177              		.loc 1 529 3 is_stmt 1 view .LVU340
 529:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1178              		.loc 1 529 24 is_stmt 0 view .LVU341
 1179 000e 0023     		movs	r3, #0
 1180 0010 8360     		str	r3, [r0, #8]
 530:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1181              		.loc 1 530 3 is_stmt 1 view .LVU342
 530:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1182              		.loc 1 530 23 is_stmt 0 view .LVU343
 1183 0012 C360     		str	r3, [r0, #12]
 531:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1184              		.loc 1 531 3 is_stmt 1 view .LVU344
 531:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1185              		.loc 1 531 26 is_stmt 0 view .LVU345
 1186 0014 0361     		str	r3, [r0, #16]
 532:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1187              		.loc 1 532 3 is_stmt 1 view .LVU346
 532:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1188              		.loc 1 532 23 is_stmt 0 view .LVU347
 1189 0016 4361     		str	r3, [r0, #20]
 533:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 1190              		.loc 1 533 3 is_stmt 1 view .LVU348
 533:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 1191              		.loc 1 533 18 is_stmt 0 view .LVU349
 1192 0018 4FF48022 		mov	r2, #262144
 1193 001c 8261     		str	r2, [r0, #24]
 534:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1194              		.loc 1 534 3 is_stmt 1 view .LVU350
 534:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 59


 1195              		.loc 1 534 32 is_stmt 0 view .LVU351
 1196 001e 0822     		movs	r2, #8
 1197 0020 C261     		str	r2, [r0, #28]
 535:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1198              		.loc 1 535 3 is_stmt 1 view .LVU352
 535:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1199              		.loc 1 535 23 is_stmt 0 view .LVU353
 1200 0022 0362     		str	r3, [r0, #32]
 536:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1201              		.loc 1 536 3 is_stmt 1 view .LVU354
 536:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1202              		.loc 1 536 21 is_stmt 0 view .LVU355
 1203 0024 4362     		str	r3, [r0, #36]
 537:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 1204              		.loc 1 537 3 is_stmt 1 view .LVU356
 537:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 1205              		.loc 1 537 29 is_stmt 0 view .LVU357
 1206 0026 8362     		str	r3, [r0, #40]
 538:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1207              		.loc 1 538 3 is_stmt 1 view .LVU358
 538:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1208              		.loc 1 538 28 is_stmt 0 view .LVU359
 1209 0028 0A23     		movs	r3, #10
 1210 002a C362     		str	r3, [r0, #44]
 539:Core/Src/main.c ****   {
 1211              		.loc 1 539 3 is_stmt 1 view .LVU360
 539:Core/Src/main.c ****   {
 1212              		.loc 1 539 7 is_stmt 0 view .LVU361
 1213 002c FFF7FEFF 		bl	HAL_SPI_Init
 1214              	.LVL60:
 539:Core/Src/main.c ****   {
 1215              		.loc 1 539 6 discriminator 1 view .LVU362
 1216 0030 00B9     		cbnz	r0, .L72
 547:Core/Src/main.c **** 
 1217              		.loc 1 547 1 view .LVU363
 1218 0032 08BD     		pop	{r3, pc}
 1219              	.L72:
 541:Core/Src/main.c ****   }
 1220              		.loc 1 541 5 is_stmt 1 view .LVU364
 1221 0034 FFF7FEFF 		bl	Error_Handler
 1222              	.LVL61:
 1223              	.L74:
 1224              		.align	2
 1225              	.L73:
 1226 0038 00000000 		.word	hspi2
 1227 003c 00380040 		.word	1073756160
 1228              		.cfi_endproc
 1229              	.LFE252:
 1231              		.section	.text.MX_SPI3_Init,"ax",%progbits
 1232              		.align	1
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	MX_SPI3_Init:
 1238              	.LFB253:
 555:Core/Src/main.c **** 
 1239              		.loc 1 555 1 view -0
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 60


 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243 0000 08B5     		push	{r3, lr}
 1244              		.cfi_def_cfa_offset 8
 1245              		.cfi_offset 3, -8
 1246              		.cfi_offset 14, -4
 565:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1247              		.loc 1 565 3 view .LVU366
 565:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1248              		.loc 1 565 18 is_stmt 0 view .LVU367
 1249 0002 0D48     		ldr	r0, .L79
 1250 0004 0D4B     		ldr	r3, .L79+4
 1251 0006 0360     		str	r3, [r0]
 566:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1252              		.loc 1 566 3 is_stmt 1 view .LVU368
 566:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1253              		.loc 1 566 19 is_stmt 0 view .LVU369
 1254 0008 4FF48273 		mov	r3, #260
 1255 000c 4360     		str	r3, [r0, #4]
 567:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1256              		.loc 1 567 3 is_stmt 1 view .LVU370
 567:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1257              		.loc 1 567 24 is_stmt 0 view .LVU371
 1258 000e 0023     		movs	r3, #0
 1259 0010 8360     		str	r3, [r0, #8]
 568:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1260              		.loc 1 568 3 is_stmt 1 view .LVU372
 568:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1261              		.loc 1 568 23 is_stmt 0 view .LVU373
 1262 0012 C360     		str	r3, [r0, #12]
 569:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1263              		.loc 1 569 3 is_stmt 1 view .LVU374
 569:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1264              		.loc 1 569 26 is_stmt 0 view .LVU375
 1265 0014 0361     		str	r3, [r0, #16]
 570:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1266              		.loc 1 570 3 is_stmt 1 view .LVU376
 570:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1267              		.loc 1 570 23 is_stmt 0 view .LVU377
 1268 0016 4361     		str	r3, [r0, #20]
 571:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1269              		.loc 1 571 3 is_stmt 1 view .LVU378
 571:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1270              		.loc 1 571 18 is_stmt 0 view .LVU379
 1271 0018 4FF48022 		mov	r2, #262144
 1272 001c 8261     		str	r2, [r0, #24]
 572:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1273              		.loc 1 572 3 is_stmt 1 view .LVU380
 572:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1274              		.loc 1 572 32 is_stmt 0 view .LVU381
 1275 001e C361     		str	r3, [r0, #28]
 573:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1276              		.loc 1 573 3 is_stmt 1 view .LVU382
 573:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1277              		.loc 1 573 23 is_stmt 0 view .LVU383
 1278 0020 0362     		str	r3, [r0, #32]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 61


 574:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1279              		.loc 1 574 3 is_stmt 1 view .LVU384
 574:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1280              		.loc 1 574 21 is_stmt 0 view .LVU385
 1281 0022 4362     		str	r3, [r0, #36]
 575:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1282              		.loc 1 575 3 is_stmt 1 view .LVU386
 575:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1283              		.loc 1 575 29 is_stmt 0 view .LVU387
 1284 0024 8362     		str	r3, [r0, #40]
 576:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1285              		.loc 1 576 3 is_stmt 1 view .LVU388
 576:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1286              		.loc 1 576 28 is_stmt 0 view .LVU389
 1287 0026 0A23     		movs	r3, #10
 1288 0028 C362     		str	r3, [r0, #44]
 577:Core/Src/main.c ****   {
 1289              		.loc 1 577 3 is_stmt 1 view .LVU390
 577:Core/Src/main.c ****   {
 1290              		.loc 1 577 7 is_stmt 0 view .LVU391
 1291 002a FFF7FEFF 		bl	HAL_SPI_Init
 1292              	.LVL62:
 577:Core/Src/main.c ****   {
 1293              		.loc 1 577 6 discriminator 1 view .LVU392
 1294 002e 00B9     		cbnz	r0, .L78
 585:Core/Src/main.c **** 
 1295              		.loc 1 585 1 view .LVU393
 1296 0030 08BD     		pop	{r3, pc}
 1297              	.L78:
 579:Core/Src/main.c ****   }
 1298              		.loc 1 579 5 is_stmt 1 view .LVU394
 1299 0032 FFF7FEFF 		bl	Error_Handler
 1300              	.LVL63:
 1301              	.L80:
 1302 0036 00BF     		.align	2
 1303              	.L79:
 1304 0038 00000000 		.word	hspi3
 1305 003c 003C0040 		.word	1073757184
 1306              		.cfi_endproc
 1307              	.LFE253:
 1309              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1310              		.align	1
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1315              	MX_TIM3_Init:
 1316              	.LFB254:
 593:Core/Src/main.c **** 
 1317              		.loc 1 593 1 view -0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 56
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321 0000 00B5     		push	{lr}
 1322              		.cfi_def_cfa_offset 4
 1323              		.cfi_offset 14, -4
 1324 0002 8FB0     		sub	sp, sp, #60
 1325              		.cfi_def_cfa_offset 64
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 62


 599:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1326              		.loc 1 599 3 view .LVU396
 599:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1327              		.loc 1 599 26 is_stmt 0 view .LVU397
 1328 0004 0023     		movs	r3, #0
 1329 0006 0A93     		str	r3, [sp, #40]
 1330 0008 0B93     		str	r3, [sp, #44]
 1331 000a 0C93     		str	r3, [sp, #48]
 1332 000c 0D93     		str	r3, [sp, #52]
 600:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1333              		.loc 1 600 3 is_stmt 1 view .LVU398
 600:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1334              		.loc 1 600 27 is_stmt 0 view .LVU399
 1335 000e 0893     		str	r3, [sp, #32]
 1336 0010 0993     		str	r3, [sp, #36]
 601:Core/Src/main.c **** 
 1337              		.loc 1 601 3 is_stmt 1 view .LVU400
 601:Core/Src/main.c **** 
 1338              		.loc 1 601 22 is_stmt 0 view .LVU401
 1339 0012 0193     		str	r3, [sp, #4]
 1340 0014 0293     		str	r3, [sp, #8]
 1341 0016 0393     		str	r3, [sp, #12]
 1342 0018 0493     		str	r3, [sp, #16]
 1343 001a 0593     		str	r3, [sp, #20]
 1344 001c 0693     		str	r3, [sp, #24]
 1345 001e 0793     		str	r3, [sp, #28]
 606:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1346              		.loc 1 606 3 is_stmt 1 view .LVU402
 606:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1347              		.loc 1 606 18 is_stmt 0 view .LVU403
 1348 0020 1D48     		ldr	r0, .L93
 1349 0022 1E4A     		ldr	r2, .L93+4
 1350 0024 0260     		str	r2, [r0]
 607:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1351              		.loc 1 607 3 is_stmt 1 view .LVU404
 607:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1352              		.loc 1 607 24 is_stmt 0 view .LVU405
 1353 0026 4360     		str	r3, [r0, #4]
 608:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1354              		.loc 1 608 3 is_stmt 1 view .LVU406
 608:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1355              		.loc 1 608 26 is_stmt 0 view .LVU407
 1356 0028 8360     		str	r3, [r0, #8]
 609:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1357              		.loc 1 609 3 is_stmt 1 view .LVU408
 609:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1358              		.loc 1 609 21 is_stmt 0 view .LVU409
 1359 002a 5922     		movs	r2, #89
 1360 002c C260     		str	r2, [r0, #12]
 610:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1361              		.loc 1 610 3 is_stmt 1 view .LVU410
 610:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1362              		.loc 1 610 28 is_stmt 0 view .LVU411
 1363 002e 0361     		str	r3, [r0, #16]
 611:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1364              		.loc 1 611 3 is_stmt 1 view .LVU412
 611:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 63


 1365              		.loc 1 611 32 is_stmt 0 view .LVU413
 1366 0030 8361     		str	r3, [r0, #24]
 612:Core/Src/main.c ****   {
 1367              		.loc 1 612 3 is_stmt 1 view .LVU414
 612:Core/Src/main.c ****   {
 1368              		.loc 1 612 7 is_stmt 0 view .LVU415
 1369 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1370              	.LVL64:
 612:Core/Src/main.c ****   {
 1371              		.loc 1 612 6 discriminator 1 view .LVU416
 1372 0036 20BB     		cbnz	r0, .L88
 616:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1373              		.loc 1 616 3 is_stmt 1 view .LVU417
 616:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1374              		.loc 1 616 34 is_stmt 0 view .LVU418
 1375 0038 4FF48053 		mov	r3, #4096
 1376 003c 0A93     		str	r3, [sp, #40]
 617:Core/Src/main.c ****   {
 1377              		.loc 1 617 3 is_stmt 1 view .LVU419
 617:Core/Src/main.c ****   {
 1378              		.loc 1 617 7 is_stmt 0 view .LVU420
 1379 003e 0AA9     		add	r1, sp, #40
 1380 0040 1548     		ldr	r0, .L93
 1381 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1382              	.LVL65:
 617:Core/Src/main.c ****   {
 1383              		.loc 1 617 6 discriminator 1 view .LVU421
 1384 0046 F0B9     		cbnz	r0, .L89
 621:Core/Src/main.c ****   {
 1385              		.loc 1 621 3 is_stmt 1 view .LVU422
 621:Core/Src/main.c ****   {
 1386              		.loc 1 621 7 is_stmt 0 view .LVU423
 1387 0048 1348     		ldr	r0, .L93
 1388 004a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1389              	.LVL66:
 621:Core/Src/main.c ****   {
 1390              		.loc 1 621 6 discriminator 1 view .LVU424
 1391 004e E0B9     		cbnz	r0, .L90
 625:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1392              		.loc 1 625 3 is_stmt 1 view .LVU425
 625:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1393              		.loc 1 625 37 is_stmt 0 view .LVU426
 1394 0050 0023     		movs	r3, #0
 1395 0052 0893     		str	r3, [sp, #32]
 626:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1396              		.loc 1 626 3 is_stmt 1 view .LVU427
 626:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1397              		.loc 1 626 33 is_stmt 0 view .LVU428
 1398 0054 0993     		str	r3, [sp, #36]
 627:Core/Src/main.c ****   {
 1399              		.loc 1 627 3 is_stmt 1 view .LVU429
 627:Core/Src/main.c ****   {
 1400              		.loc 1 627 7 is_stmt 0 view .LVU430
 1401 0056 08A9     		add	r1, sp, #32
 1402 0058 0F48     		ldr	r0, .L93
 1403 005a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1404              	.LVL67:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 64


 627:Core/Src/main.c ****   {
 1405              		.loc 1 627 6 discriminator 1 view .LVU431
 1406 005e B0B9     		cbnz	r0, .L91
 631:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1407              		.loc 1 631 3 is_stmt 1 view .LVU432
 631:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1408              		.loc 1 631 20 is_stmt 0 view .LVU433
 1409 0060 6023     		movs	r3, #96
 1410 0062 0193     		str	r3, [sp, #4]
 632:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1411              		.loc 1 632 3 is_stmt 1 view .LVU434
 632:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1412              		.loc 1 632 19 is_stmt 0 view .LVU435
 1413 0064 0022     		movs	r2, #0
 1414 0066 0292     		str	r2, [sp, #8]
 633:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1415              		.loc 1 633 3 is_stmt 1 view .LVU436
 633:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1416              		.loc 1 633 24 is_stmt 0 view .LVU437
 1417 0068 0392     		str	r2, [sp, #12]
 634:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1418              		.loc 1 634 3 is_stmt 1 view .LVU438
 634:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1419              		.loc 1 634 24 is_stmt 0 view .LVU439
 1420 006a 0592     		str	r2, [sp, #20]
 635:Core/Src/main.c ****   {
 1421              		.loc 1 635 3 is_stmt 1 view .LVU440
 635:Core/Src/main.c ****   {
 1422              		.loc 1 635 7 is_stmt 0 view .LVU441
 1423 006c 01A9     		add	r1, sp, #4
 1424 006e 0A48     		ldr	r0, .L93
 1425 0070 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1426              	.LVL68:
 635:Core/Src/main.c ****   {
 1427              		.loc 1 635 6 discriminator 1 view .LVU442
 1428 0074 68B9     		cbnz	r0, .L92
 642:Core/Src/main.c **** 
 1429              		.loc 1 642 3 is_stmt 1 view .LVU443
 1430 0076 0848     		ldr	r0, .L93
 1431 0078 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1432              	.LVL69:
 644:Core/Src/main.c **** 
 1433              		.loc 1 644 1 is_stmt 0 view .LVU444
 1434 007c 0FB0     		add	sp, sp, #60
 1435              		.cfi_remember_state
 1436              		.cfi_def_cfa_offset 4
 1437              		@ sp needed
 1438 007e 5DF804FB 		ldr	pc, [sp], #4
 1439              	.L88:
 1440              		.cfi_restore_state
 614:Core/Src/main.c ****   }
 1441              		.loc 1 614 5 is_stmt 1 view .LVU445
 1442 0082 FFF7FEFF 		bl	Error_Handler
 1443              	.LVL70:
 1444              	.L89:
 619:Core/Src/main.c ****   }
 1445              		.loc 1 619 5 view .LVU446
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 65


 1446 0086 FFF7FEFF 		bl	Error_Handler
 1447              	.LVL71:
 1448              	.L90:
 623:Core/Src/main.c ****   }
 1449              		.loc 1 623 5 view .LVU447
 1450 008a FFF7FEFF 		bl	Error_Handler
 1451              	.LVL72:
 1452              	.L91:
 629:Core/Src/main.c ****   }
 1453              		.loc 1 629 5 view .LVU448
 1454 008e FFF7FEFF 		bl	Error_Handler
 1455              	.LVL73:
 1456              	.L92:
 637:Core/Src/main.c ****   }
 1457              		.loc 1 637 5 view .LVU449
 1458 0092 FFF7FEFF 		bl	Error_Handler
 1459              	.LVL74:
 1460              	.L94:
 1461 0096 00BF     		.align	2
 1462              	.L93:
 1463 0098 00000000 		.word	htim3
 1464 009c 00040040 		.word	1073742848
 1465              		.cfi_endproc
 1466              	.LFE254:
 1468              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1469              		.align	1
 1470              		.syntax unified
 1471              		.thumb
 1472              		.thumb_func
 1474              	MX_TIM4_Init:
 1475              	.LFB255:
 652:Core/Src/main.c **** 
 1476              		.loc 1 652 1 view -0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 56
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 1480 0000 00B5     		push	{lr}
 1481              		.cfi_def_cfa_offset 4
 1482              		.cfi_offset 14, -4
 1483 0002 8FB0     		sub	sp, sp, #60
 1484              		.cfi_def_cfa_offset 64
 658:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1485              		.loc 1 658 3 view .LVU451
 658:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1486              		.loc 1 658 26 is_stmt 0 view .LVU452
 1487 0004 0023     		movs	r3, #0
 1488 0006 0A93     		str	r3, [sp, #40]
 1489 0008 0B93     		str	r3, [sp, #44]
 1490 000a 0C93     		str	r3, [sp, #48]
 1491 000c 0D93     		str	r3, [sp, #52]
 659:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1492              		.loc 1 659 3 is_stmt 1 view .LVU453
 659:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1493              		.loc 1 659 27 is_stmt 0 view .LVU454
 1494 000e 0893     		str	r3, [sp, #32]
 1495 0010 0993     		str	r3, [sp, #36]
 660:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 66


 1496              		.loc 1 660 3 is_stmt 1 view .LVU455
 660:Core/Src/main.c **** 
 1497              		.loc 1 660 22 is_stmt 0 view .LVU456
 1498 0012 0193     		str	r3, [sp, #4]
 1499 0014 0293     		str	r3, [sp, #8]
 1500 0016 0393     		str	r3, [sp, #12]
 1501 0018 0493     		str	r3, [sp, #16]
 1502 001a 0593     		str	r3, [sp, #20]
 1503 001c 0693     		str	r3, [sp, #24]
 1504 001e 0793     		str	r3, [sp, #28]
 665:Core/Src/main.c ****   htim4.Init.Prescaler = 591;
 1505              		.loc 1 665 3 is_stmt 1 view .LVU457
 665:Core/Src/main.c ****   htim4.Init.Prescaler = 591;
 1506              		.loc 1 665 18 is_stmt 0 view .LVU458
 1507 0020 2348     		ldr	r0, .L109
 1508 0022 244A     		ldr	r2, .L109+4
 1509 0024 0260     		str	r2, [r0]
 666:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1510              		.loc 1 666 3 is_stmt 1 view .LVU459
 666:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1511              		.loc 1 666 24 is_stmt 0 view .LVU460
 1512 0026 40F24F22 		movw	r2, #591
 1513 002a 4260     		str	r2, [r0, #4]
 667:Core/Src/main.c ****   htim4.Init.Period = 2430;
 1514              		.loc 1 667 3 is_stmt 1 view .LVU461
 667:Core/Src/main.c ****   htim4.Init.Period = 2430;
 1515              		.loc 1 667 26 is_stmt 0 view .LVU462
 1516 002c 8360     		str	r3, [r0, #8]
 668:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1517              		.loc 1 668 3 is_stmt 1 view .LVU463
 668:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1518              		.loc 1 668 21 is_stmt 0 view .LVU464
 1519 002e 40F67E12 		movw	r2, #2430
 1520 0032 C260     		str	r2, [r0, #12]
 669:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1521              		.loc 1 669 3 is_stmt 1 view .LVU465
 669:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1522              		.loc 1 669 28 is_stmt 0 view .LVU466
 1523 0034 0361     		str	r3, [r0, #16]
 670:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1524              		.loc 1 670 3 is_stmt 1 view .LVU467
 670:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1525              		.loc 1 670 32 is_stmt 0 view .LVU468
 1526 0036 8361     		str	r3, [r0, #24]
 671:Core/Src/main.c ****   {
 1527              		.loc 1 671 3 is_stmt 1 view .LVU469
 671:Core/Src/main.c ****   {
 1528              		.loc 1 671 7 is_stmt 0 view .LVU470
 1529 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1530              	.LVL75:
 671:Core/Src/main.c ****   {
 1531              		.loc 1 671 6 discriminator 1 view .LVU471
 1532 003c 58BB     		cbnz	r0, .L103
 675:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1533              		.loc 1 675 3 is_stmt 1 view .LVU472
 675:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1534              		.loc 1 675 34 is_stmt 0 view .LVU473
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 67


 1535 003e 4FF48053 		mov	r3, #4096
 1536 0042 0A93     		str	r3, [sp, #40]
 676:Core/Src/main.c ****   {
 1537              		.loc 1 676 3 is_stmt 1 view .LVU474
 676:Core/Src/main.c ****   {
 1538              		.loc 1 676 7 is_stmt 0 view .LVU475
 1539 0044 0AA9     		add	r1, sp, #40
 1540 0046 1A48     		ldr	r0, .L109
 1541 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1542              	.LVL76:
 676:Core/Src/main.c ****   {
 1543              		.loc 1 676 6 discriminator 1 view .LVU476
 1544 004c 28BB     		cbnz	r0, .L104
 680:Core/Src/main.c ****   {
 1545              		.loc 1 680 3 is_stmt 1 view .LVU477
 680:Core/Src/main.c ****   {
 1546              		.loc 1 680 7 is_stmt 0 view .LVU478
 1547 004e 1848     		ldr	r0, .L109
 1548 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1549              	.LVL77:
 680:Core/Src/main.c ****   {
 1550              		.loc 1 680 6 discriminator 1 view .LVU479
 1551 0054 18BB     		cbnz	r0, .L105
 684:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1552              		.loc 1 684 3 is_stmt 1 view .LVU480
 684:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1553              		.loc 1 684 37 is_stmt 0 view .LVU481
 1554 0056 0023     		movs	r3, #0
 1555 0058 0893     		str	r3, [sp, #32]
 685:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1556              		.loc 1 685 3 is_stmt 1 view .LVU482
 685:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1557              		.loc 1 685 33 is_stmt 0 view .LVU483
 1558 005a 0993     		str	r3, [sp, #36]
 686:Core/Src/main.c ****   {
 1559              		.loc 1 686 3 is_stmt 1 view .LVU484
 686:Core/Src/main.c ****   {
 1560              		.loc 1 686 7 is_stmt 0 view .LVU485
 1561 005c 08A9     		add	r1, sp, #32
 1562 005e 1448     		ldr	r0, .L109
 1563 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1564              	.LVL78:
 686:Core/Src/main.c ****   {
 1565              		.loc 1 686 6 discriminator 1 view .LVU486
 1566 0064 E8B9     		cbnz	r0, .L106
 690:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1567              		.loc 1 690 3 is_stmt 1 view .LVU487
 690:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1568              		.loc 1 690 20 is_stmt 0 view .LVU488
 1569 0066 6023     		movs	r3, #96
 1570 0068 0193     		str	r3, [sp, #4]
 691:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1571              		.loc 1 691 3 is_stmt 1 view .LVU489
 691:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1572              		.loc 1 691 19 is_stmt 0 view .LVU490
 1573 006a 0023     		movs	r3, #0
 1574 006c 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 68


 692:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1575              		.loc 1 692 3 is_stmt 1 view .LVU491
 692:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1576              		.loc 1 692 24 is_stmt 0 view .LVU492
 1577 006e 0393     		str	r3, [sp, #12]
 693:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1578              		.loc 1 693 3 is_stmt 1 view .LVU493
 693:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1579              		.loc 1 693 24 is_stmt 0 view .LVU494
 1580 0070 0593     		str	r3, [sp, #20]
 694:Core/Src/main.c ****   {
 1581              		.loc 1 694 3 is_stmt 1 view .LVU495
 694:Core/Src/main.c ****   {
 1582              		.loc 1 694 7 is_stmt 0 view .LVU496
 1583 0072 0822     		movs	r2, #8
 1584 0074 01A9     		add	r1, sp, #4
 1585 0076 0E48     		ldr	r0, .L109
 1586 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1587              	.LVL79:
 694:Core/Src/main.c ****   {
 1588              		.loc 1 694 6 discriminator 1 view .LVU497
 1589 007c 98B9     		cbnz	r0, .L107
 698:Core/Src/main.c ****   {
 1590              		.loc 1 698 3 is_stmt 1 view .LVU498
 698:Core/Src/main.c ****   {
 1591              		.loc 1 698 7 is_stmt 0 view .LVU499
 1592 007e 0C22     		movs	r2, #12
 1593 0080 01A9     		add	r1, sp, #4
 1594 0082 0B48     		ldr	r0, .L109
 1595 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1596              	.LVL80:
 698:Core/Src/main.c ****   {
 1597              		.loc 1 698 6 discriminator 1 view .LVU500
 1598 0088 78B9     		cbnz	r0, .L108
 705:Core/Src/main.c **** 
 1599              		.loc 1 705 3 is_stmt 1 view .LVU501
 1600 008a 0948     		ldr	r0, .L109
 1601 008c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1602              	.LVL81:
 707:Core/Src/main.c **** 
 1603              		.loc 1 707 1 is_stmt 0 view .LVU502
 1604 0090 0FB0     		add	sp, sp, #60
 1605              		.cfi_remember_state
 1606              		.cfi_def_cfa_offset 4
 1607              		@ sp needed
 1608 0092 5DF804FB 		ldr	pc, [sp], #4
 1609              	.L103:
 1610              		.cfi_restore_state
 673:Core/Src/main.c ****   }
 1611              		.loc 1 673 5 is_stmt 1 view .LVU503
 1612 0096 FFF7FEFF 		bl	Error_Handler
 1613              	.LVL82:
 1614              	.L104:
 678:Core/Src/main.c ****   }
 1615              		.loc 1 678 5 view .LVU504
 1616 009a FFF7FEFF 		bl	Error_Handler
 1617              	.LVL83:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 69


 1618              	.L105:
 682:Core/Src/main.c ****   }
 1619              		.loc 1 682 5 view .LVU505
 1620 009e FFF7FEFF 		bl	Error_Handler
 1621              	.LVL84:
 1622              	.L106:
 688:Core/Src/main.c ****   }
 1623              		.loc 1 688 5 view .LVU506
 1624 00a2 FFF7FEFF 		bl	Error_Handler
 1625              	.LVL85:
 1626              	.L107:
 696:Core/Src/main.c ****   }
 1627              		.loc 1 696 5 view .LVU507
 1628 00a6 FFF7FEFF 		bl	Error_Handler
 1629              	.LVL86:
 1630              	.L108:
 700:Core/Src/main.c ****   }
 1631              		.loc 1 700 5 view .LVU508
 1632 00aa FFF7FEFF 		bl	Error_Handler
 1633              	.LVL87:
 1634              	.L110:
 1635 00ae 00BF     		.align	2
 1636              	.L109:
 1637 00b0 00000000 		.word	htim4
 1638 00b4 00080040 		.word	1073743872
 1639              		.cfi_endproc
 1640              	.LFE255:
 1642              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1643              		.align	1
 1644              		.syntax unified
 1645              		.thumb
 1646              		.thumb_func
 1648              	MX_TIM5_Init:
 1649              	.LFB256:
 715:Core/Src/main.c **** 
 1650              		.loc 1 715 1 view -0
 1651              		.cfi_startproc
 1652              		@ args = 0, pretend = 0, frame = 56
 1653              		@ frame_needed = 0, uses_anonymous_args = 0
 1654 0000 00B5     		push	{lr}
 1655              		.cfi_def_cfa_offset 4
 1656              		.cfi_offset 14, -4
 1657 0002 8FB0     		sub	sp, sp, #60
 1658              		.cfi_def_cfa_offset 64
 721:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1659              		.loc 1 721 3 view .LVU510
 721:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1660              		.loc 1 721 26 is_stmt 0 view .LVU511
 1661 0004 0023     		movs	r3, #0
 1662 0006 0A93     		str	r3, [sp, #40]
 1663 0008 0B93     		str	r3, [sp, #44]
 1664 000a 0C93     		str	r3, [sp, #48]
 1665 000c 0D93     		str	r3, [sp, #52]
 722:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1666              		.loc 1 722 3 is_stmt 1 view .LVU512
 722:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1667              		.loc 1 722 27 is_stmt 0 view .LVU513
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 70


 1668 000e 0893     		str	r3, [sp, #32]
 1669 0010 0993     		str	r3, [sp, #36]
 723:Core/Src/main.c **** 
 1670              		.loc 1 723 3 is_stmt 1 view .LVU514
 723:Core/Src/main.c **** 
 1671              		.loc 1 723 22 is_stmt 0 view .LVU515
 1672 0012 0193     		str	r3, [sp, #4]
 1673 0014 0293     		str	r3, [sp, #8]
 1674 0016 0393     		str	r3, [sp, #12]
 1675 0018 0493     		str	r3, [sp, #16]
 1676 001a 0593     		str	r3, [sp, #20]
 1677 001c 0693     		str	r3, [sp, #24]
 1678 001e 0793     		str	r3, [sp, #28]
 728:Core/Src/main.c ****   htim5.Init.Prescaler = 591;
 1679              		.loc 1 728 3 is_stmt 1 view .LVU516
 728:Core/Src/main.c ****   htim5.Init.Prescaler = 591;
 1680              		.loc 1 728 18 is_stmt 0 view .LVU517
 1681 0020 3148     		ldr	r0, .L131
 1682 0022 324A     		ldr	r2, .L131+4
 1683 0024 0260     		str	r2, [r0]
 729:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1684              		.loc 1 729 3 is_stmt 1 view .LVU518
 729:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1685              		.loc 1 729 24 is_stmt 0 view .LVU519
 1686 0026 40F24F22 		movw	r2, #591
 1687 002a 4260     		str	r2, [r0, #4]
 730:Core/Src/main.c ****   htim5.Init.Period = 2430;
 1688              		.loc 1 730 3 is_stmt 1 view .LVU520
 730:Core/Src/main.c ****   htim5.Init.Period = 2430;
 1689              		.loc 1 730 26 is_stmt 0 view .LVU521
 1690 002c 8360     		str	r3, [r0, #8]
 731:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1691              		.loc 1 731 3 is_stmt 1 view .LVU522
 731:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1692              		.loc 1 731 21 is_stmt 0 view .LVU523
 1693 002e 40F67E12 		movw	r2, #2430
 1694 0032 C260     		str	r2, [r0, #12]
 732:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1695              		.loc 1 732 3 is_stmt 1 view .LVU524
 732:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1696              		.loc 1 732 28 is_stmt 0 view .LVU525
 1697 0034 0361     		str	r3, [r0, #16]
 733:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1698              		.loc 1 733 3 is_stmt 1 view .LVU526
 733:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1699              		.loc 1 733 32 is_stmt 0 view .LVU527
 1700 0036 8361     		str	r3, [r0, #24]
 734:Core/Src/main.c ****   {
 1701              		.loc 1 734 3 is_stmt 1 view .LVU528
 734:Core/Src/main.c ****   {
 1702              		.loc 1 734 7 is_stmt 0 view .LVU529
 1703 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1704              	.LVL88:
 734:Core/Src/main.c ****   {
 1705              		.loc 1 734 6 discriminator 1 view .LVU530
 1706 003c 0028     		cmp	r0, #0
 1707 003e 40D1     		bne	.L122
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 71


 738:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1708              		.loc 1 738 3 is_stmt 1 view .LVU531
 738:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1709              		.loc 1 738 34 is_stmt 0 view .LVU532
 1710 0040 4FF48053 		mov	r3, #4096
 1711 0044 0A93     		str	r3, [sp, #40]
 739:Core/Src/main.c ****   {
 1712              		.loc 1 739 3 is_stmt 1 view .LVU533
 739:Core/Src/main.c ****   {
 1713              		.loc 1 739 7 is_stmt 0 view .LVU534
 1714 0046 0AA9     		add	r1, sp, #40
 1715 0048 2748     		ldr	r0, .L131
 1716 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1717              	.LVL89:
 739:Core/Src/main.c ****   {
 1718              		.loc 1 739 6 discriminator 1 view .LVU535
 1719 004e 0028     		cmp	r0, #0
 1720 0050 39D1     		bne	.L123
 743:Core/Src/main.c ****   {
 1721              		.loc 1 743 3 is_stmt 1 view .LVU536
 743:Core/Src/main.c ****   {
 1722              		.loc 1 743 7 is_stmt 0 view .LVU537
 1723 0052 2548     		ldr	r0, .L131
 1724 0054 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1725              	.LVL90:
 743:Core/Src/main.c ****   {
 1726              		.loc 1 743 6 discriminator 1 view .LVU538
 1727 0058 0028     		cmp	r0, #0
 1728 005a 36D1     		bne	.L124
 747:Core/Src/main.c ****   {
 1729              		.loc 1 747 3 is_stmt 1 view .LVU539
 747:Core/Src/main.c ****   {
 1730              		.loc 1 747 7 is_stmt 0 view .LVU540
 1731 005c 2248     		ldr	r0, .L131
 1732 005e FFF7FEFF 		bl	HAL_TIM_OC_Init
 1733              	.LVL91:
 747:Core/Src/main.c ****   {
 1734              		.loc 1 747 6 discriminator 1 view .LVU541
 1735 0062 0028     		cmp	r0, #0
 1736 0064 33D1     		bne	.L125
 751:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1737              		.loc 1 751 3 is_stmt 1 view .LVU542
 751:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1738              		.loc 1 751 37 is_stmt 0 view .LVU543
 1739 0066 0023     		movs	r3, #0
 1740 0068 0893     		str	r3, [sp, #32]
 752:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1741              		.loc 1 752 3 is_stmt 1 view .LVU544
 752:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1742              		.loc 1 752 33 is_stmt 0 view .LVU545
 1743 006a 0993     		str	r3, [sp, #36]
 753:Core/Src/main.c ****   {
 1744              		.loc 1 753 3 is_stmt 1 view .LVU546
 753:Core/Src/main.c ****   {
 1745              		.loc 1 753 7 is_stmt 0 view .LVU547
 1746 006c 08A9     		add	r1, sp, #32
 1747 006e 1E48     		ldr	r0, .L131
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 72


 1748 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1749              	.LVL92:
 753:Core/Src/main.c ****   {
 1750              		.loc 1 753 6 discriminator 1 view .LVU548
 1751 0074 68BB     		cbnz	r0, .L126
 757:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1752              		.loc 1 757 3 is_stmt 1 view .LVU549
 757:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1753              		.loc 1 757 20 is_stmt 0 view .LVU550
 1754 0076 6023     		movs	r3, #96
 1755 0078 0193     		str	r3, [sp, #4]
 758:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1756              		.loc 1 758 3 is_stmt 1 view .LVU551
 758:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1757              		.loc 1 758 19 is_stmt 0 view .LVU552
 1758 007a 0022     		movs	r2, #0
 1759 007c 0292     		str	r2, [sp, #8]
 759:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1760              		.loc 1 759 3 is_stmt 1 view .LVU553
 759:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1761              		.loc 1 759 24 is_stmt 0 view .LVU554
 1762 007e 0392     		str	r2, [sp, #12]
 760:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1763              		.loc 1 760 3 is_stmt 1 view .LVU555
 760:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1764              		.loc 1 760 24 is_stmt 0 view .LVU556
 1765 0080 0592     		str	r2, [sp, #20]
 761:Core/Src/main.c ****   {
 1766              		.loc 1 761 3 is_stmt 1 view .LVU557
 761:Core/Src/main.c ****   {
 1767              		.loc 1 761 7 is_stmt 0 view .LVU558
 1768 0082 01A9     		add	r1, sp, #4
 1769 0084 1848     		ldr	r0, .L131
 1770 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1771              	.LVL93:
 761:Core/Src/main.c ****   {
 1772              		.loc 1 761 6 discriminator 1 view .LVU559
 1773 008a 20BB     		cbnz	r0, .L127
 765:Core/Src/main.c ****   {
 1774              		.loc 1 765 3 is_stmt 1 view .LVU560
 765:Core/Src/main.c ****   {
 1775              		.loc 1 765 7 is_stmt 0 view .LVU561
 1776 008c 0422     		movs	r2, #4
 1777 008e 0DEB0201 		add	r1, sp, r2
 1778 0092 1548     		ldr	r0, .L131
 1779 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1780              	.LVL94:
 765:Core/Src/main.c ****   {
 1781              		.loc 1 765 6 discriminator 1 view .LVU562
 1782 0098 F8B9     		cbnz	r0, .L128
 769:Core/Src/main.c ****   {
 1783              		.loc 1 769 3 is_stmt 1 view .LVU563
 769:Core/Src/main.c ****   {
 1784              		.loc 1 769 7 is_stmt 0 view .LVU564
 1785 009a 0822     		movs	r2, #8
 1786 009c 01A9     		add	r1, sp, #4
 1787 009e 1248     		ldr	r0, .L131
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 73


 1788 00a0 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1789              	.LVL95:
 769:Core/Src/main.c ****   {
 1790              		.loc 1 769 6 discriminator 1 view .LVU565
 1791 00a4 D8B9     		cbnz	r0, .L129
 773:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1792              		.loc 1 773 3 is_stmt 1 view .LVU566
 773:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1793              		.loc 1 773 20 is_stmt 0 view .LVU567
 1794 00a6 0023     		movs	r3, #0
 1795 00a8 0193     		str	r3, [sp, #4]
 774:Core/Src/main.c ****   {
 1796              		.loc 1 774 3 is_stmt 1 view .LVU568
 774:Core/Src/main.c ****   {
 1797              		.loc 1 774 7 is_stmt 0 view .LVU569
 1798 00aa 0C22     		movs	r2, #12
 1799 00ac 01A9     		add	r1, sp, #4
 1800 00ae 0E48     		ldr	r0, .L131
 1801 00b0 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 1802              	.LVL96:
 774:Core/Src/main.c ****   {
 1803              		.loc 1 774 6 discriminator 1 view .LVU570
 1804 00b4 A8B9     		cbnz	r0, .L130
 781:Core/Src/main.c **** 
 1805              		.loc 1 781 3 is_stmt 1 view .LVU571
 1806 00b6 0C48     		ldr	r0, .L131
 1807 00b8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1808              	.LVL97:
 783:Core/Src/main.c **** 
 1809              		.loc 1 783 1 is_stmt 0 view .LVU572
 1810 00bc 0FB0     		add	sp, sp, #60
 1811              		.cfi_remember_state
 1812              		.cfi_def_cfa_offset 4
 1813              		@ sp needed
 1814 00be 5DF804FB 		ldr	pc, [sp], #4
 1815              	.L122:
 1816              		.cfi_restore_state
 736:Core/Src/main.c ****   }
 1817              		.loc 1 736 5 is_stmt 1 view .LVU573
 1818 00c2 FFF7FEFF 		bl	Error_Handler
 1819              	.LVL98:
 1820              	.L123:
 741:Core/Src/main.c ****   }
 1821              		.loc 1 741 5 view .LVU574
 1822 00c6 FFF7FEFF 		bl	Error_Handler
 1823              	.LVL99:
 1824              	.L124:
 745:Core/Src/main.c ****   }
 1825              		.loc 1 745 5 view .LVU575
 1826 00ca FFF7FEFF 		bl	Error_Handler
 1827              	.LVL100:
 1828              	.L125:
 749:Core/Src/main.c ****   }
 1829              		.loc 1 749 5 view .LVU576
 1830 00ce FFF7FEFF 		bl	Error_Handler
 1831              	.LVL101:
 1832              	.L126:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 74


 755:Core/Src/main.c ****   }
 1833              		.loc 1 755 5 view .LVU577
 1834 00d2 FFF7FEFF 		bl	Error_Handler
 1835              	.LVL102:
 1836              	.L127:
 763:Core/Src/main.c ****   }
 1837              		.loc 1 763 5 view .LVU578
 1838 00d6 FFF7FEFF 		bl	Error_Handler
 1839              	.LVL103:
 1840              	.L128:
 767:Core/Src/main.c ****   }
 1841              		.loc 1 767 5 view .LVU579
 1842 00da FFF7FEFF 		bl	Error_Handler
 1843              	.LVL104:
 1844              	.L129:
 771:Core/Src/main.c ****   }
 1845              		.loc 1 771 5 view .LVU580
 1846 00de FFF7FEFF 		bl	Error_Handler
 1847              	.LVL105:
 1848              	.L130:
 776:Core/Src/main.c ****   }
 1849              		.loc 1 776 5 view .LVU581
 1850 00e2 FFF7FEFF 		bl	Error_Handler
 1851              	.LVL106:
 1852              	.L132:
 1853 00e6 00BF     		.align	2
 1854              	.L131:
 1855 00e8 00000000 		.word	htim5
 1856 00ec 000C0040 		.word	1073744896
 1857              		.cfi_endproc
 1858              	.LFE256:
 1860              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1861              		.align	1
 1862              		.syntax unified
 1863              		.thumb
 1864              		.thumb_func
 1866              	MX_USART1_UART_Init:
 1867              	.LFB257:
 791:Core/Src/main.c **** 
 1868              		.loc 1 791 1 view -0
 1869              		.cfi_startproc
 1870              		@ args = 0, pretend = 0, frame = 0
 1871              		@ frame_needed = 0, uses_anonymous_args = 0
 1872 0000 08B5     		push	{r3, lr}
 1873              		.cfi_def_cfa_offset 8
 1874              		.cfi_offset 3, -8
 1875              		.cfi_offset 14, -4
 800:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1876              		.loc 1 800 3 view .LVU583
 800:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1877              		.loc 1 800 19 is_stmt 0 view .LVU584
 1878 0002 0A48     		ldr	r0, .L137
 1879 0004 0A4B     		ldr	r3, .L137+4
 1880 0006 0360     		str	r3, [r0]
 801:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1881              		.loc 1 801 3 is_stmt 1 view .LVU585
 801:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 75


 1882              		.loc 1 801 24 is_stmt 0 view .LVU586
 1883 0008 4FF4E133 		mov	r3, #115200
 1884 000c 4360     		str	r3, [r0, #4]
 802:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1885              		.loc 1 802 3 is_stmt 1 view .LVU587
 802:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1886              		.loc 1 802 26 is_stmt 0 view .LVU588
 1887 000e 0023     		movs	r3, #0
 1888 0010 8360     		str	r3, [r0, #8]
 803:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1889              		.loc 1 803 3 is_stmt 1 view .LVU589
 803:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1890              		.loc 1 803 24 is_stmt 0 view .LVU590
 1891 0012 C360     		str	r3, [r0, #12]
 804:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1892              		.loc 1 804 3 is_stmt 1 view .LVU591
 804:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1893              		.loc 1 804 22 is_stmt 0 view .LVU592
 1894 0014 0361     		str	r3, [r0, #16]
 805:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1895              		.loc 1 805 3 is_stmt 1 view .LVU593
 805:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1896              		.loc 1 805 20 is_stmt 0 view .LVU594
 1897 0016 0C22     		movs	r2, #12
 1898 0018 4261     		str	r2, [r0, #20]
 806:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1899              		.loc 1 806 3 is_stmt 1 view .LVU595
 806:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1900              		.loc 1 806 25 is_stmt 0 view .LVU596
 1901 001a 8361     		str	r3, [r0, #24]
 807:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1902              		.loc 1 807 3 is_stmt 1 view .LVU597
 807:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1903              		.loc 1 807 28 is_stmt 0 view .LVU598
 1904 001c C361     		str	r3, [r0, #28]
 808:Core/Src/main.c ****   {
 1905              		.loc 1 808 3 is_stmt 1 view .LVU599
 808:Core/Src/main.c ****   {
 1906              		.loc 1 808 7 is_stmt 0 view .LVU600
 1907 001e FFF7FEFF 		bl	HAL_UART_Init
 1908              	.LVL107:
 808:Core/Src/main.c ****   {
 1909              		.loc 1 808 6 discriminator 1 view .LVU601
 1910 0022 00B9     		cbnz	r0, .L136
 816:Core/Src/main.c **** 
 1911              		.loc 1 816 1 view .LVU602
 1912 0024 08BD     		pop	{r3, pc}
 1913              	.L136:
 810:Core/Src/main.c ****   }
 1914              		.loc 1 810 5 is_stmt 1 view .LVU603
 1915 0026 FFF7FEFF 		bl	Error_Handler
 1916              	.LVL108:
 1917              	.L138:
 1918 002a 00BF     		.align	2
 1919              	.L137:
 1920 002c 00000000 		.word	huart1
 1921 0030 00100140 		.word	1073811456
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 76


 1922              		.cfi_endproc
 1923              	.LFE257:
 1925              		.section	.text.MX_CRC_Init,"ax",%progbits
 1926              		.align	1
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1931              	MX_CRC_Init:
 1932              	.LFB246:
 316:Core/Src/main.c **** 
 1933              		.loc 1 316 1 view -0
 1934              		.cfi_startproc
 1935              		@ args = 0, pretend = 0, frame = 0
 1936              		@ frame_needed = 0, uses_anonymous_args = 0
 1937 0000 08B5     		push	{r3, lr}
 1938              		.cfi_def_cfa_offset 8
 1939              		.cfi_offset 3, -8
 1940              		.cfi_offset 14, -4
 325:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1941              		.loc 1 325 3 view .LVU605
 325:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1942              		.loc 1 325 17 is_stmt 0 view .LVU606
 1943 0002 0448     		ldr	r0, .L143
 1944 0004 044B     		ldr	r3, .L143+4
 1945 0006 0360     		str	r3, [r0]
 326:Core/Src/main.c ****   {
 1946              		.loc 1 326 3 is_stmt 1 view .LVU607
 326:Core/Src/main.c ****   {
 1947              		.loc 1 326 7 is_stmt 0 view .LVU608
 1948 0008 FFF7FEFF 		bl	HAL_CRC_Init
 1949              	.LVL109:
 326:Core/Src/main.c ****   {
 1950              		.loc 1 326 6 discriminator 1 view .LVU609
 1951 000c 00B9     		cbnz	r0, .L142
 334:Core/Src/main.c **** 
 1952              		.loc 1 334 1 view .LVU610
 1953 000e 08BD     		pop	{r3, pc}
 1954              	.L142:
 328:Core/Src/main.c ****   }
 1955              		.loc 1 328 5 is_stmt 1 view .LVU611
 1956 0010 FFF7FEFF 		bl	Error_Handler
 1957              	.LVL110:
 1958              	.L144:
 1959              		.align	2
 1960              	.L143:
 1961 0014 00000000 		.word	hcrc
 1962 0018 00300240 		.word	1073885184
 1963              		.cfi_endproc
 1964              	.LFE246:
 1966              		.section	.text.SystemClock_Config,"ax",%progbits
 1967              		.align	1
 1968              		.global	SystemClock_Config
 1969              		.syntax unified
 1970              		.thumb
 1971              		.thumb_func
 1973              	SystemClock_Config:
 1974              	.LFB244:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 77


 217:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1975              		.loc 1 217 1 view -0
 1976              		.cfi_startproc
 1977              		@ args = 0, pretend = 0, frame = 80
 1978              		@ frame_needed = 0, uses_anonymous_args = 0
 1979 0000 10B5     		push	{r4, lr}
 1980              		.cfi_def_cfa_offset 8
 1981              		.cfi_offset 4, -8
 1982              		.cfi_offset 14, -4
 1983 0002 94B0     		sub	sp, sp, #80
 1984              		.cfi_def_cfa_offset 88
 218:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1985              		.loc 1 218 3 view .LVU613
 218:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1986              		.loc 1 218 22 is_stmt 0 view .LVU614
 1987 0004 08AC     		add	r4, sp, #32
 1988 0006 3022     		movs	r2, #48
 1989 0008 0021     		movs	r1, #0
 1990 000a 2046     		mov	r0, r4
 1991 000c FFF7FEFF 		bl	memset
 1992              	.LVL111:
 219:Core/Src/main.c **** 
 1993              		.loc 1 219 3 is_stmt 1 view .LVU615
 219:Core/Src/main.c **** 
 1994              		.loc 1 219 22 is_stmt 0 view .LVU616
 1995 0010 0023     		movs	r3, #0
 1996 0012 0393     		str	r3, [sp, #12]
 1997 0014 0493     		str	r3, [sp, #16]
 1998 0016 0593     		str	r3, [sp, #20]
 1999 0018 0693     		str	r3, [sp, #24]
 2000 001a 0793     		str	r3, [sp, #28]
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2001              		.loc 1 223 3 is_stmt 1 view .LVU617
 2002              	.LBB12:
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2003              		.loc 1 223 3 view .LVU618
 2004 001c 0193     		str	r3, [sp, #4]
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2005              		.loc 1 223 3 view .LVU619
 2006 001e 214A     		ldr	r2, .L151
 2007 0020 116C     		ldr	r1, [r2, #64]
 2008 0022 41F08051 		orr	r1, r1, #268435456
 2009 0026 1164     		str	r1, [r2, #64]
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2010              		.loc 1 223 3 view .LVU620
 2011 0028 126C     		ldr	r2, [r2, #64]
 2012 002a 02F08052 		and	r2, r2, #268435456
 2013 002e 0192     		str	r2, [sp, #4]
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2014              		.loc 1 223 3 view .LVU621
 2015 0030 019A     		ldr	r2, [sp, #4]
 2016              	.LBE12:
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2017              		.loc 1 223 3 view .LVU622
 224:Core/Src/main.c **** 
 2018              		.loc 1 224 3 view .LVU623
 2019              	.LBB13:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 78


 224:Core/Src/main.c **** 
 2020              		.loc 1 224 3 view .LVU624
 2021 0032 0293     		str	r3, [sp, #8]
 224:Core/Src/main.c **** 
 2022              		.loc 1 224 3 view .LVU625
 2023 0034 1C4B     		ldr	r3, .L151+4
 2024 0036 1A68     		ldr	r2, [r3]
 2025 0038 42F48042 		orr	r2, r2, #16384
 2026 003c 1A60     		str	r2, [r3]
 224:Core/Src/main.c **** 
 2027              		.loc 1 224 3 view .LVU626
 2028 003e 1B68     		ldr	r3, [r3]
 2029 0040 03F48043 		and	r3, r3, #16384
 2030 0044 0293     		str	r3, [sp, #8]
 224:Core/Src/main.c **** 
 2031              		.loc 1 224 3 view .LVU627
 2032 0046 029B     		ldr	r3, [sp, #8]
 2033              	.LBE13:
 224:Core/Src/main.c **** 
 2034              		.loc 1 224 3 view .LVU628
 229:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2035              		.loc 1 229 3 view .LVU629
 229:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2036              		.loc 1 229 36 is_stmt 0 view .LVU630
 2037 0048 0923     		movs	r3, #9
 2038 004a 0893     		str	r3, [sp, #32]
 230:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 2039              		.loc 1 230 3 is_stmt 1 view .LVU631
 230:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 2040              		.loc 1 230 30 is_stmt 0 view .LVU632
 2041 004c 4FF48033 		mov	r3, #65536
 2042 0050 0993     		str	r3, [sp, #36]
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2043              		.loc 1 231 3 is_stmt 1 view .LVU633
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2044              		.loc 1 231 30 is_stmt 0 view .LVU634
 2045 0052 0123     		movs	r3, #1
 2046 0054 0D93     		str	r3, [sp, #52]
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2047              		.loc 1 232 3 is_stmt 1 view .LVU635
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2048              		.loc 1 232 34 is_stmt 0 view .LVU636
 2049 0056 0223     		movs	r3, #2
 2050 0058 0E93     		str	r3, [sp, #56]
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 2051              		.loc 1 233 3 is_stmt 1 view .LVU637
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 2052              		.loc 1 233 35 is_stmt 0 view .LVU638
 2053 005a 4FF48002 		mov	r2, #4194304
 2054 005e 0F92     		str	r2, [sp, #60]
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 2055              		.loc 1 234 3 is_stmt 1 view .LVU639
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 2056              		.loc 1 234 30 is_stmt 0 view .LVU640
 2057 0060 0422     		movs	r2, #4
 2058 0062 1092     		str	r2, [sp, #64]
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 79


 2059              		.loc 1 235 3 is_stmt 1 view .LVU641
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2060              		.loc 1 235 30 is_stmt 0 view .LVU642
 2061 0064 9022     		movs	r2, #144
 2062 0066 1192     		str	r2, [sp, #68]
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 2063              		.loc 1 236 3 is_stmt 1 view .LVU643
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 2064              		.loc 1 236 30 is_stmt 0 view .LVU644
 2065 0068 1293     		str	r3, [sp, #72]
 237:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2066              		.loc 1 237 3 is_stmt 1 view .LVU645
 237:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2067              		.loc 1 237 30 is_stmt 0 view .LVU646
 2068 006a 0623     		movs	r3, #6
 2069 006c 1393     		str	r3, [sp, #76]
 238:Core/Src/main.c ****   {
 2070              		.loc 1 238 3 is_stmt 1 view .LVU647
 238:Core/Src/main.c ****   {
 2071              		.loc 1 238 7 is_stmt 0 view .LVU648
 2072 006e 2046     		mov	r0, r4
 2073 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2074              	.LVL112:
 238:Core/Src/main.c ****   {
 2075              		.loc 1 238 6 discriminator 1 view .LVU649
 2076 0074 90B9     		cbnz	r0, .L149
 245:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2077              		.loc 1 245 3 is_stmt 1 view .LVU650
 245:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2078              		.loc 1 245 31 is_stmt 0 view .LVU651
 2079 0076 0F23     		movs	r3, #15
 2080 0078 0393     		str	r3, [sp, #12]
 247:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2081              		.loc 1 247 3 is_stmt 1 view .LVU652
 247:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2082              		.loc 1 247 34 is_stmt 0 view .LVU653
 2083 007a 0223     		movs	r3, #2
 2084 007c 0493     		str	r3, [sp, #16]
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2085              		.loc 1 248 3 is_stmt 1 view .LVU654
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2086              		.loc 1 248 35 is_stmt 0 view .LVU655
 2087 007e 0023     		movs	r3, #0
 2088 0080 0593     		str	r3, [sp, #20]
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2089              		.loc 1 249 3 is_stmt 1 view .LVU656
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2090              		.loc 1 249 36 is_stmt 0 view .LVU657
 2091 0082 4FF4A053 		mov	r3, #5120
 2092 0086 0693     		str	r3, [sp, #24]
 250:Core/Src/main.c **** 
 2093              		.loc 1 250 3 is_stmt 1 view .LVU658
 250:Core/Src/main.c **** 
 2094              		.loc 1 250 36 is_stmt 0 view .LVU659
 2095 0088 4FF48053 		mov	r3, #4096
 2096 008c 0793     		str	r3, [sp, #28]
 252:Core/Src/main.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 80


 2097              		.loc 1 252 3 is_stmt 1 view .LVU660
 252:Core/Src/main.c ****   {
 2098              		.loc 1 252 7 is_stmt 0 view .LVU661
 2099 008e 0421     		movs	r1, #4
 2100 0090 03A8     		add	r0, sp, #12
 2101 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2102              	.LVL113:
 252:Core/Src/main.c ****   {
 2103              		.loc 1 252 6 discriminator 1 view .LVU662
 2104 0096 18B9     		cbnz	r0, .L150
 256:Core/Src/main.c **** 
 2105              		.loc 1 256 1 view .LVU663
 2106 0098 14B0     		add	sp, sp, #80
 2107              		.cfi_remember_state
 2108              		.cfi_def_cfa_offset 8
 2109              		@ sp needed
 2110 009a 10BD     		pop	{r4, pc}
 2111              	.L149:
 2112              		.cfi_restore_state
 240:Core/Src/main.c ****   }
 2113              		.loc 1 240 5 is_stmt 1 view .LVU664
 2114 009c FFF7FEFF 		bl	Error_Handler
 2115              	.LVL114:
 2116              	.L150:
 254:Core/Src/main.c ****   }
 2117              		.loc 1 254 5 view .LVU665
 2118 00a0 FFF7FEFF 		bl	Error_Handler
 2119              	.LVL115:
 2120              	.L152:
 2121              		.align	2
 2122              	.L151:
 2123 00a4 00380240 		.word	1073887232
 2124 00a8 00700040 		.word	1073770496
 2125              		.cfi_endproc
 2126              	.LFE244:
 2128              		.section	.text.main,"ax",%progbits
 2129              		.align	1
 2130              		.global	main
 2131              		.syntax unified
 2132              		.thumb
 2133              		.thumb_func
 2135              	main:
 2136              	.LFB243:
 119:Core/Src/main.c **** 
 2137              		.loc 1 119 1 view -0
 2138              		.cfi_startproc
 2139              		@ Volatile: function does not return.
 2140              		@ args = 0, pretend = 0, frame = 40
 2141              		@ frame_needed = 0, uses_anonymous_args = 0
 2142 0000 00B5     		push	{lr}
 2143              		.cfi_def_cfa_offset 4
 2144              		.cfi_offset 14, -4
 2145 0002 8DB0     		sub	sp, sp, #52
 2146              		.cfi_def_cfa_offset 56
 128:Core/Src/main.c **** 
 2147              		.loc 1 128 3 view .LVU667
 2148 0004 FFF7FEFF 		bl	HAL_Init
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 81


 2149              	.LVL116:
 135:Core/Src/main.c **** 
 2150              		.loc 1 135 3 view .LVU668
 2151 0008 FFF7FEFF 		bl	SystemClock_Config
 2152              	.LVL117:
 142:Core/Src/main.c ****   MX_DMA_Init();
 2153              		.loc 1 142 3 view .LVU669
 2154 000c FFF7FEFF 		bl	MX_GPIO_Init
 2155              	.LVL118:
 143:Core/Src/main.c ****   MX_ADC1_Init();
 2156              		.loc 1 143 3 view .LVU670
 2157 0010 FFF7FEFF 		bl	MX_DMA_Init
 2158              	.LVL119:
 144:Core/Src/main.c ****   MX_I2C1_Init();
 2159              		.loc 1 144 3 view .LVU671
 2160 0014 FFF7FEFF 		bl	MX_ADC1_Init
 2161              	.LVL120:
 145:Core/Src/main.c ****   MX_I2C2_Init();
 2162              		.loc 1 145 3 view .LVU672
 2163 0018 FFF7FEFF 		bl	MX_I2C1_Init
 2164              	.LVL121:
 146:Core/Src/main.c ****   MX_I2C3_Init();
 2165              		.loc 1 146 3 view .LVU673
 2166 001c FFF7FEFF 		bl	MX_I2C2_Init
 2167              	.LVL122:
 147:Core/Src/main.c ****   MX_RTC_Init();
 2168              		.loc 1 147 3 view .LVU674
 2169 0020 FFF7FEFF 		bl	MX_I2C3_Init
 2170              	.LVL123:
 148:Core/Src/main.c ****   MX_SPI1_Init();
 2171              		.loc 1 148 3 view .LVU675
 2172 0024 FFF7FEFF 		bl	MX_RTC_Init
 2173              	.LVL124:
 149:Core/Src/main.c ****   MX_SPI2_Init();
 2174              		.loc 1 149 3 view .LVU676
 2175 0028 FFF7FEFF 		bl	MX_SPI1_Init
 2176              	.LVL125:
 150:Core/Src/main.c ****   MX_SPI3_Init();
 2177              		.loc 1 150 3 view .LVU677
 2178 002c FFF7FEFF 		bl	MX_SPI2_Init
 2179              	.LVL126:
 151:Core/Src/main.c ****   MX_TIM3_Init();
 2180              		.loc 1 151 3 view .LVU678
 2181 0030 FFF7FEFF 		bl	MX_SPI3_Init
 2182              	.LVL127:
 152:Core/Src/main.c ****   MX_TIM4_Init();
 2183              		.loc 1 152 3 view .LVU679
 2184 0034 FFF7FEFF 		bl	MX_TIM3_Init
 2185              	.LVL128:
 153:Core/Src/main.c ****   MX_TIM5_Init();
 2186              		.loc 1 153 3 view .LVU680
 2187 0038 FFF7FEFF 		bl	MX_TIM4_Init
 2188              	.LVL129:
 154:Core/Src/main.c ****   MX_USART1_UART_Init();
 2189              		.loc 1 154 3 view .LVU681
 2190 003c FFF7FEFF 		bl	MX_TIM5_Init
 2191              	.LVL130:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 82


 155:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 2192              		.loc 1 155 3 view .LVU682
 2193 0040 FFF7FEFF 		bl	MX_USART1_UART_Init
 2194              	.LVL131:
 156:Core/Src/main.c ****   MX_CRC_Init();
 2195              		.loc 1 156 3 view .LVU683
 2196 0044 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 2197              	.LVL132:
 157:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2198              		.loc 1 157 3 view .LVU684
 2199 0048 FFF7FEFF 		bl	MX_CRC_Init
 2200              	.LVL133:
 159:Core/Src/main.c **** 
 2201              		.loc 1 159 3 view .LVU685
 2202 004c 0122     		movs	r2, #1
 2203 004e 0821     		movs	r1, #8
 2204 0050 3548     		ldr	r0, .L161
 2205 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2206              	.LVL134:
 161:Core/Src/main.c ****   uint32_t rprs, rtemp, time;
 2207              		.loc 1 161 3 view .LVU686
 161:Core/Src/main.c ****   uint32_t rprs, rtemp, time;
 2208              		.loc 1 161 16 is_stmt 0 view .LVU687
 2209 0056 3548     		ldr	r0, .L161+4
 2210 0058 354B     		ldr	r3, .L161+8
 2211 005a 0360     		str	r3, [r0]
 162:Core/Src/main.c ****   float prs, temp;
 2212              		.loc 1 162 3 is_stmt 1 view .LVU688
 163:Core/Src/main.c ****   if(BMP388_Init(&hbmp388) == HAL_OK){
 2213              		.loc 1 163 3 view .LVU689
 164:Core/Src/main.c ****     HAL_Delay(5);
 2214              		.loc 1 164 3 view .LVU690
 164:Core/Src/main.c ****     HAL_Delay(5);
 2215              		.loc 1 164 6 is_stmt 0 view .LVU691
 2216 005c FFF7FEFF 		bl	BMP388_Init
 2217              	.LVL135:
 164:Core/Src/main.c ****     HAL_Delay(5);
 2218              		.loc 1 164 5 discriminator 1 view .LVU692
 2219 0060 0028     		cmp	r0, #0
 2220 0062 3BD0     		beq	.L159
 2221              	.L154:
 173:Core/Src/main.c ****   uint8_t ID;
 2222              		.loc 1 173 3 is_stmt 1 view .LVU693
 174:Core/Src/main.c ****   if(LSM6DSO_Init(&hlsm6dso1) == HAL_OK){
 2223              		.loc 1 174 3 view .LVU694
 175:Core/Src/main.c ****     LSM6DSO_ACC_GetAxes(&hlsm6dso1, &acc);
 2224              		.loc 1 175 3 view .LVU695
 175:Core/Src/main.c ****     LSM6DSO_ACC_GetAxes(&hlsm6dso1, &acc);
 2225              		.loc 1 175 6 is_stmt 0 view .LVU696
 2226 0064 3348     		ldr	r0, .L161+12
 2227 0066 FFF7FEFF 		bl	LSM6DSO_Init
 2228              	.LVL136:
 175:Core/Src/main.c ****     LSM6DSO_ACC_GetAxes(&hlsm6dso1, &acc);
 2229              		.loc 1 175 5 discriminator 1 view .LVU697
 2230 006a 0028     		cmp	r0, #0
 2231 006c 51D0     		beq	.L160
 2232              	.L155:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 83


 180:Core/Src/main.c ****   if(EE24_Init(&h24lc64, &hi2c1, EE24_ADDRESS_DEFAULT, EEP_WP_GPIO_Port, EEP_WP_Pin) == 1){
 2233              		.loc 1 180 3 is_stmt 1 view .LVU698
 181:Core/Src/main.c ****     data[0] = 0xAA;
 2234              		.loc 1 181 3 view .LVU699
 181:Core/Src/main.c ****     data[0] = 0xAA;
 2235              		.loc 1 181 6 is_stmt 0 view .LVU700
 2236 006e 2023     		movs	r3, #32
 2237 0070 0093     		str	r3, [sp]
 2238 0072 314B     		ldr	r3, .L161+16
 2239 0074 A022     		movs	r2, #160
 2240 0076 3149     		ldr	r1, .L161+20
 2241 0078 3148     		ldr	r0, .L161+24
 2242 007a FFF7FEFF 		bl	EE24_Init
 2243              	.LVL137:
 181:Core/Src/main.c ****     data[0] = 0xAA;
 2244              		.loc 1 181 5 discriminator 1 view .LVU701
 2245 007e 28B1     		cbz	r0, .L156
 182:Core/Src/main.c ****     data[1] = 0x55;
 2246              		.loc 1 182 5 is_stmt 1 view .LVU702
 182:Core/Src/main.c ****     data[1] = 0x55;
 2247              		.loc 1 182 13 is_stmt 0 view .LVU703
 2248 0080 AA23     		movs	r3, #170
 2249 0082 8DF80C30 		strb	r3, [sp, #12]
 183:Core/Src/main.c ****     // EE24_Write(&h24lc64, 0, data, 2, 100); // Avoid unnecessary damage
 2250              		.loc 1 183 5 is_stmt 1 view .LVU704
 183:Core/Src/main.c ****     // EE24_Write(&h24lc64, 0, data, 2, 100); // Avoid unnecessary damage
 2251              		.loc 1 183 13 is_stmt 0 view .LVU705
 2252 0086 5523     		movs	r3, #85
 2253 0088 8DF80D30 		strb	r3, [sp, #13]
 2254              	.L156:
 187:Core/Src/main.c ****   
 2255              		.loc 1 187 3 is_stmt 1 view .LVU706
 2256 008c 0022     		movs	r2, #0
 2257 008e 2D49     		ldr	r1, .L161+28
 2258 0090 2D48     		ldr	r0, .L161+32
 2259 0092 FFF7FEFF 		bl	Servo_Init
 2260              	.LVL138:
 2261              	.L157:
 193:Core/Src/main.c ****   {
 2262              		.loc 1 193 3 view .LVU707
 195:Core/Src/main.c **** 
 2263              		.loc 1 195 5 view .LVU708
 2264 0096 6420     		movs	r0, #100
 2265 0098 FFF7FEFF 		bl	HAL_Delay
 2266              	.LVL139:
 197:Core/Src/main.c ****     BMP388_CompensateRawPressTemp(&hbmp388, rprs, rtemp, &prs, &temp);
 2267              		.loc 1 197 5 view .LVU709
 2268 009c 234C     		ldr	r4, .L161+4
 2269 009e 09AB     		add	r3, sp, #36
 2270 00a0 0AAA     		add	r2, sp, #40
 2271 00a2 0BA9     		add	r1, sp, #44
 2272 00a4 2046     		mov	r0, r4
 2273 00a6 FFF7FEFF 		bl	BMP388_ReadRawPressTempTime
 2274              	.LVL140:
 198:Core/Src/main.c **** 
 2275              		.loc 1 198 5 view .LVU710
 2276 00aa 07AB     		add	r3, sp, #28
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 84


 2277 00ac 0093     		str	r3, [sp]
 2278 00ae 08AB     		add	r3, sp, #32
 2279 00b0 0A9A     		ldr	r2, [sp, #40]
 2280 00b2 0B99     		ldr	r1, [sp, #44]
 2281 00b4 2046     		mov	r0, r4
 2282 00b6 FFF7FEFF 		bl	BMP388_CompensateRawPressTemp
 2283              	.LVL141:
 200:Core/Src/main.c **** 
 2284              		.loc 1 200 5 view .LVU711
 2285 00ba 04A9     		add	r1, sp, #16
 2286 00bc 1D48     		ldr	r0, .L161+12
 2287 00be FFF7FEFF 		bl	LSM6DSO_ACC_GetAxes
 2288              	.LVL142:
 202:Core/Src/main.c **** 
 2289              		.loc 1 202 5 view .LVU712
 2290 00c2 6423     		movs	r3, #100
 2291 00c4 0093     		str	r3, [sp]
 2292 00c6 0223     		movs	r3, #2
 2293 00c8 03AA     		add	r2, sp, #12
 2294 00ca 0021     		movs	r1, #0
 2295 00cc 1C48     		ldr	r0, .L161+24
 2296 00ce FFF7FEFF 		bl	EE24_Read
 2297              	.LVL143:
 204:Core/Src/main.c ****     /* USER CODE END WHILE */
 2298              		.loc 1 204 5 discriminator 1 view .LVU713
 2299 00d2 7821     		movs	r1, #120
 2300 00d4 1C48     		ldr	r0, .L161+32
 2301 00d6 FFF7FEFF 		bl	Servo_SetAngle
 2302              	.LVL144:
 193:Core/Src/main.c ****   {
 2303              		.loc 1 193 9 view .LVU714
 2304 00da DCE7     		b	.L157
 2305              	.L159:
 165:Core/Src/main.c ****     BMP388_SetTempOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 2306              		.loc 1 165 5 view .LVU715
 2307 00dc 0520     		movs	r0, #5
 2308 00de FFF7FEFF 		bl	HAL_Delay
 2309              	.LVL145:
 166:Core/Src/main.c ****     BMP388_SetPressOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 2310              		.loc 1 166 5 view .LVU716
 2311 00e2 124C     		ldr	r4, .L161+4
 2312 00e4 0321     		movs	r1, #3
 2313 00e6 2046     		mov	r0, r4
 2314 00e8 FFF7FEFF 		bl	BMP388_SetTempOS
 2315              	.LVL146:
 167:Core/Src/main.c ****     BMP388_SetIIRFilterCoeff(&hbmp388, BMP3_IIR_FILTER_COEFF_3);
 2316              		.loc 1 167 5 view .LVU717
 2317 00ec 0321     		movs	r1, #3
 2318 00ee 2046     		mov	r0, r4
 2319 00f0 FFF7FEFF 		bl	BMP388_SetPressOS
 2320              	.LVL147:
 168:Core/Src/main.c ****     BMP388_SetOutputDataRate(&hbmp388, BMP3_ODR_50_HZ);
 2321              		.loc 1 168 5 view .LVU718
 2322 00f4 0221     		movs	r1, #2
 2323 00f6 2046     		mov	r0, r4
 2324 00f8 FFF7FEFF 		bl	BMP388_SetIIRFilterCoeff
 2325              	.LVL148:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 85


 169:Core/Src/main.c ****     BMP388_ReadRawPressTempTime(&hbmp388, &rprs, &rtemp, &time);  // DUMMY
 2326              		.loc 1 169 5 view .LVU719
 2327 00fc 0221     		movs	r1, #2
 2328 00fe 2046     		mov	r0, r4
 2329 0100 FFF7FEFF 		bl	BMP388_SetOutputDataRate
 2330              	.LVL149:
 170:Core/Src/main.c ****   }
 2331              		.loc 1 170 5 view .LVU720
 2332 0104 09AB     		add	r3, sp, #36
 2333 0106 0AAA     		add	r2, sp, #40
 2334 0108 0BA9     		add	r1, sp, #44
 2335 010a 2046     		mov	r0, r4
 2336 010c FFF7FEFF 		bl	BMP388_ReadRawPressTempTime
 2337              	.LVL150:
 2338 0110 A8E7     		b	.L154
 2339              	.L160:
 176:Core/Src/main.c ****     LSM6DSO_ReadID(&hlsm6dso1, &ID);
 2340              		.loc 1 176 5 view .LVU721
 2341 0112 084C     		ldr	r4, .L161+12
 2342 0114 04A9     		add	r1, sp, #16
 2343 0116 2046     		mov	r0, r4
 2344 0118 FFF7FEFF 		bl	LSM6DSO_ACC_GetAxes
 2345              	.LVL151:
 177:Core/Src/main.c ****   }
 2346              		.loc 1 177 5 view .LVU722
 2347 011c 0DF10F01 		add	r1, sp, #15
 2348 0120 2046     		mov	r0, r4
 2349 0122 FFF7FEFF 		bl	LSM6DSO_ReadID
 2350              	.LVL152:
 2351 0126 A2E7     		b	.L155
 2352              	.L162:
 2353              		.align	2
 2354              	.L161:
 2355 0128 00080240 		.word	1073874944
 2356 012c 00000000 		.word	hbmp388
 2357 0130 00000000 		.word	hi2c2
 2358 0134 00000000 		.word	hlsm6dso1
 2359 0138 00040240 		.word	1073873920
 2360 013c 00000000 		.word	hi2c1
 2361 0140 00000000 		.word	h24lc64
 2362 0144 00000000 		.word	htim5
 2363 0148 00000000 		.word	hservo1
 2364              		.cfi_endproc
 2365              	.LFE243:
 2367              		.global	adc_buff
 2368              		.section	.bss.adc_buff,"aw",%nobits
 2369              		.align	2
 2372              	adc_buff:
 2373 0000 00000000 		.space	4
 2374              		.global	battery_v
 2375              		.section	.bss.battery_v,"aw",%nobits
 2376              		.align	2
 2379              	battery_v:
 2380 0000 00000000 		.space	4
 2381              		.global	hservo1
 2382              		.section	.bss.hservo1,"aw",%nobits
 2383              		.align	2
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 86


 2386              	hservo1:
 2387 0000 00000000 		.space	8
 2387      00000000 
 2388              		.global	h24lc64
 2389              		.section	.bss.h24lc64,"aw",%nobits
 2390              		.align	2
 2393              	h24lc64:
 2394 0000 00000000 		.space	16
 2394      00000000 
 2394      00000000 
 2394      00000000 
 2395              		.global	hbmp388
 2396              		.section	.bss.hbmp388,"aw",%nobits
 2397              		.align	2
 2400              	hbmp388:
 2401 0000 00000000 		.space	64
 2401      00000000 
 2401      00000000 
 2401      00000000 
 2401      00000000 
 2402              		.global	hlsm6dso1
 2403              		.section	.bss.hlsm6dso1,"aw",%nobits
 2404              		.align	2
 2407              	hlsm6dso1:
 2408 0000 00000000 		.space	56
 2408      00000000 
 2408      00000000 
 2408      00000000 
 2408      00000000 
 2409              		.global	huart1
 2410              		.section	.bss.huart1,"aw",%nobits
 2411              		.align	2
 2414              	huart1:
 2415 0000 00000000 		.space	72
 2415      00000000 
 2415      00000000 
 2415      00000000 
 2415      00000000 
 2416              		.global	hdma_tim3_ch1_trig
 2417              		.section	.bss.hdma_tim3_ch1_trig,"aw",%nobits
 2418              		.align	2
 2421              	hdma_tim3_ch1_trig:
 2422 0000 00000000 		.space	96
 2422      00000000 
 2422      00000000 
 2422      00000000 
 2422      00000000 
 2423              		.global	htim5
 2424              		.section	.bss.htim5,"aw",%nobits
 2425              		.align	2
 2428              	htim5:
 2429 0000 00000000 		.space	72
 2429      00000000 
 2429      00000000 
 2429      00000000 
 2429      00000000 
 2430              		.global	htim4
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 87


 2431              		.section	.bss.htim4,"aw",%nobits
 2432              		.align	2
 2435              	htim4:
 2436 0000 00000000 		.space	72
 2436      00000000 
 2436      00000000 
 2436      00000000 
 2436      00000000 
 2437              		.global	htim3
 2438              		.section	.bss.htim3,"aw",%nobits
 2439              		.align	2
 2442              	htim3:
 2443 0000 00000000 		.space	72
 2443      00000000 
 2443      00000000 
 2443      00000000 
 2443      00000000 
 2444              		.global	hspi3
 2445              		.section	.bss.hspi3,"aw",%nobits
 2446              		.align	2
 2449              	hspi3:
 2450 0000 00000000 		.space	88
 2450      00000000 
 2450      00000000 
 2450      00000000 
 2450      00000000 
 2451              		.global	hspi2
 2452              		.section	.bss.hspi2,"aw",%nobits
 2453              		.align	2
 2456              	hspi2:
 2457 0000 00000000 		.space	88
 2457      00000000 
 2457      00000000 
 2457      00000000 
 2457      00000000 
 2458              		.global	hspi1
 2459              		.section	.bss.hspi1,"aw",%nobits
 2460              		.align	2
 2463              	hspi1:
 2464 0000 00000000 		.space	88
 2464      00000000 
 2464      00000000 
 2464      00000000 
 2464      00000000 
 2465              		.global	hrtc
 2466              		.section	.bss.hrtc,"aw",%nobits
 2467              		.align	2
 2470              	hrtc:
 2471 0000 00000000 		.space	32
 2471      00000000 
 2471      00000000 
 2471      00000000 
 2471      00000000 
 2472              		.global	hi2c3
 2473              		.section	.bss.hi2c3,"aw",%nobits
 2474              		.align	2
 2477              	hi2c3:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 88


 2478 0000 00000000 		.space	84
 2478      00000000 
 2478      00000000 
 2478      00000000 
 2478      00000000 
 2479              		.global	hi2c2
 2480              		.section	.bss.hi2c2,"aw",%nobits
 2481              		.align	2
 2484              	hi2c2:
 2485 0000 00000000 		.space	84
 2485      00000000 
 2485      00000000 
 2485      00000000 
 2485      00000000 
 2486              		.global	hi2c1
 2487              		.section	.bss.hi2c1,"aw",%nobits
 2488              		.align	2
 2491              	hi2c1:
 2492 0000 00000000 		.space	84
 2492      00000000 
 2492      00000000 
 2492      00000000 
 2492      00000000 
 2493              		.global	hcrc
 2494              		.section	.bss.hcrc,"aw",%nobits
 2495              		.align	2
 2498              	hcrc:
 2499 0000 00000000 		.space	8
 2499      00000000 
 2500              		.global	hadc1
 2501              		.section	.bss.hadc1,"aw",%nobits
 2502              		.align	2
 2505              	hadc1:
 2506 0000 00000000 		.space	72
 2506      00000000 
 2506      00000000 
 2506      00000000 
 2506      00000000 
 2507              		.text
 2508              	.Letext0:
 2509              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 2510              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/ma
 2511              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/sy
 2512              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2513              		.file 7 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/lib/gcc/arm-none-eabi/14
 2514              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2515              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2516              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2517              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2518              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2519              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2520              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 2521              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2522              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 2523              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2524              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2525              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 89


 2526              		.file 20 "Core/Inc/25flash.h"
 2527              		.file 21 "Core/Inc/neopixel.h"
 2528              		.file 22 "Core/Inc/lsm6dso_reg.h"
 2529              		.file 23 "Core/Inc/lsm6dso.h"
 2530              		.file 24 "Core/Inc/BMP388.h"
 2531              		.file 25 "Core/Inc/ee24.h"
 2532              		.file 26 "Core/Inc/servo.h"
 2533              		.file 27 "Core/Inc/GNSS.h"
 2534              		.file 28 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/s
 2535              		.file 29 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2536              		.file 30 "Core/Inc/main.h"
 2537              		.file 31 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2538              		.file 32 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2539              		.file 33 "<built-in>"
 2540              		.file 34 "USB_DEVICE/App/usb_device.h"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 90


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:305    .text.MX_GPIO_Init:00000150 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:313    .text.MX_DMA_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:318    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:364    .text.MX_DMA_Init:00000030 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:369    .text.Get_Vbat:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:375    .text.Get_Vbat:00000000 Get_Vbat
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:396    .text.Get_Vbat:00000010 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2372   .bss.adc_buff:00000000 adc_buff
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2505   .bss.hadc1:00000000 hadc1
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:402    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:408    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:465    .text.HAL_ADC_ConvCpltCallback:00000040 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2379   .bss.battery_v:00000000 battery_v
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:478    .text.lsm6dso_write_reg:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:484    .text.lsm6dso_write_reg:00000000 lsm6dso_write_reg
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:552    .text.lsm6dso_write_reg:0000003c $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2456   .bss.hspi2:00000000 hspi2
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:557    .text.lsm6dso_read_reg:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:563    .text.lsm6dso_read_reg:00000000 lsm6dso_read_reg
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:622    .text.lsm6dso_read_reg:0000003c $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:627    .text.platform_delay:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:633    .text.platform_delay:00000000 platform_delay
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:654    .text.Error_Handler:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:660    .text.Error_Handler:00000000 Error_Handler
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:692    .text.MX_ADC1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:697    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:799    .text.MX_ADC1_Init:0000005c $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:806    .text.MX_I2C1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:811    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:868    .text.MX_I2C1_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2491   .bss.hi2c1:00000000 hi2c1
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:875    .text.MX_I2C2_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:880    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:937    .text.MX_I2C2_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2484   .bss.hi2c2:00000000 hi2c2
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:944    .text.MX_I2C3_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:949    .text.MX_I2C3_Init:00000000 MX_I2C3_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1006   .text.MX_I2C3_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2477   .bss.hi2c3:00000000 hi2c3
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1013   .text.MX_RTC_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1018   .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1069   .text.MX_RTC_Init:00000028 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2470   .bss.hrtc:00000000 hrtc
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1075   .text.MX_SPI1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1080   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1147   .text.MX_SPI1_Init:00000038 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2463   .bss.hspi1:00000000 hspi1
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1153   .text.MX_SPI2_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1158   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1226   .text.MX_SPI2_Init:00000038 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1232   .text.MX_SPI3_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1237   .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1304   .text.MX_SPI3_Init:00000038 $d
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 91


C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2449   .bss.hspi3:00000000 hspi3
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1310   .text.MX_TIM3_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1315   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1463   .text.MX_TIM3_Init:00000098 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2442   .bss.htim3:00000000 htim3
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1469   .text.MX_TIM4_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1474   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1637   .text.MX_TIM4_Init:000000b0 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2435   .bss.htim4:00000000 htim4
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1643   .text.MX_TIM5_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1648   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1855   .text.MX_TIM5_Init:000000e8 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2428   .bss.htim5:00000000 htim5
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1861   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1866   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1920   .text.MX_USART1_UART_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2414   .bss.huart1:00000000 huart1
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1926   .text.MX_CRC_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1931   .text.MX_CRC_Init:00000000 MX_CRC_Init
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1961   .text.MX_CRC_Init:00000014 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2498   .bss.hcrc:00000000 hcrc
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1967   .text.SystemClock_Config:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:1973   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2123   .text.SystemClock_Config:000000a4 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2129   .text.main:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2135   .text.main:00000000 main
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2355   .text.main:00000128 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2400   .bss.hbmp388:00000000 hbmp388
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2407   .bss.hlsm6dso1:00000000 hlsm6dso1
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2393   .bss.h24lc64:00000000 h24lc64
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2386   .bss.hservo1:00000000 hservo1
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2369   .bss.adc_buff:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2376   .bss.battery_v:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2383   .bss.hservo1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2390   .bss.h24lc64:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2397   .bss.hbmp388:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2404   .bss.hlsm6dso1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2411   .bss.huart1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2421   .bss.hdma_tim3_ch1_trig:00000000 hdma_tim3_ch1_trig
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2418   .bss.hdma_tim3_ch1_trig:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2425   .bss.htim5:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2432   .bss.htim4:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2439   .bss.htim3:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2446   .bss.hspi3:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2453   .bss.hspi2:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2460   .bss.hspi1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2467   .bss.hrtc:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2474   .bss.hi2c3:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2481   .bss.hi2c2:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2488   .bss.hi2c1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2495   .bss.hcrc:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s:2502   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccrhsSzc.s 			page 92


HAL_NVIC_EnableIRQ
HAL_ADC_Start_DMA
__aeabi_ui2d
__aeabi_dmul
__aeabi_ddiv
__aeabi_d2f
memcpy
HAL_SPI_Transmit
HAL_SPI_Receive
HAL_Delay
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_I2C_Init
HAL_RTC_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_TIM_OC_Init
HAL_TIM_OC_ConfigChannel
HAL_UART_Init
HAL_CRC_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
BMP388_Init
LSM6DSO_Init
EE24_Init
Servo_Init
BMP388_ReadRawPressTempTime
BMP388_CompensateRawPressTemp
LSM6DSO_ACC_GetAxes
EE24_Read
Servo_SetAngle
BMP388_SetTempOS
BMP388_SetPressOS
BMP388_SetIIRFilterCoeff
BMP388_SetOutputDataRate
LSM6DSO_ReadID
