{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669662251516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669662251516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:34:11 2022 " "Processing started: Tue Nov 29 00:34:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669662251516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662251516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662251516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669662252666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669662252666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_8x1-Dataflow " "Found design unit 1: Mux16_8x1-Dataflow" {  } { { "Mux16_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264626 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_8x1 " "Found entity 1: Mux16_8x1" {  } { { "Mux16_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter7-struct " "Found design unit 1: Shifter7-struct" {  } { { "Shifter7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264626 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter7 " "Found entity 1: Shifter7" {  } { { "Shifter7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-struct " "Found design unit 1: SE10-struct" {  } { { "SE10.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264626 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-struct " "Found design unit 1: SE7-struct" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264626 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-struct " "Found design unit 1: Register_File-struct" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16bit-struct " "Found design unit 1: Register_16bit-struct" {  } { { "Register_16bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "Register_16bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_3bit-struct " "Found design unit 1: Register_3bit-struct" {  } { { "Register_3bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_3bit " "Found entity 1: Register_3bit" {  } { { "Register_3bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_4x1-Dataflow " "Found design unit 1: Mux16_4x1-Dataflow" {  } { { "Mux16_4x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_4x1 " "Found entity 1: Mux16_4x1" {  } { { "Mux16_4x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_2x1-Dataflow " "Found design unit 1: Mux16_2x1-Dataflow" {  } { { "Mux16_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_2x1 " "Found entity 1: Mux16_2x1" {  } { { "Mux16_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_8x1-Dataflow " "Found design unit 1: Mux3_8x1-Dataflow" {  } { { "Mux3_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_8x1 " "Found entity 1: Mux3_8x1" {  } { { "Mux3_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_4x1-Dataflow1 " "Found design unit 1: Mux3_4x1-Dataflow1" {  } { { "Mux3_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_4x1 " "Found entity 1: Mux3_4x1" {  } { { "Mux3_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-struct " "Found design unit 1: Memory-struct" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_en-behave " "Found design unit 1: dff_en-behave" {  } { { "dff_en.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_en " "Found entity 1: dff_en" {  } { { "dff_en.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Struct " "Found design unit 1: Datapath-Struct" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behave " "Found design unit 1: FSM-behave" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-arch " "Found design unit 1: IITB_CPU-arch" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264673 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662264673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662264673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_CPU " "Elaborating entity \"IITB_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669662264752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:My_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:My_FSM\"" {  } { { "IITB_CPU.vhd" "My_FSM" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruc FSM.vhd(64) " "VHDL Process Statement warning at FSM.vhd(64): signal \"instruc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"C_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State FSM.vhd(69) " "VHDL Process Statement warning at FSM.vhd(69): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(223) " "VHDL Process Statement warning at FSM.vhd(223): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(257) " "VHDL Process Statement warning at FSM.vhd(257): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(262) " "VHDL Process Statement warning at FSM.vhd(262): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(315) " "VHDL Process Statement warning at FSM.vhd(315): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(320) " "VHDL Process Statement warning at FSM.vhd(320): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 "|IITB_CPU|FSM:My_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:My_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:My_Datapath\"" {  } { { "IITB_CPU.vhd" "My_Datapath" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16bit Datapath:My_Datapath\|Register_16bit:T1 " "Elaborating entity \"Register_16bit\" for hierarchy \"Datapath:My_Datapath\|Register_16bit:T1\"" {  } { { "Datapath.vhdl" "T1" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_2x1 Datapath:My_Datapath\|Mux16_2x1:Loop_Mux " "Elaborating entity \"Mux16_2x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_2x1:Loop_Mux\"" {  } { { "Datapath.vhdl" "Loop_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Datapath:My_Datapath\|Register_file:Reg_File " "Elaborating entity \"Register_file\" for hierarchy \"Datapath:My_Datapath\|Register_file:Reg_File\"" {  } { { "Datapath.vhdl" "Reg_File" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_4x1 Datapath:My_Datapath\|Mux3_4x1:A1_Mux " "Elaborating entity \"Mux3_4x1\" for hierarchy \"Datapath:My_Datapath\|Mux3_4x1:A1_Mux\"" {  } { { "Datapath.vhdl" "A1_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_8x1 Datapath:My_Datapath\|Mux3_8x1:A3_Mux " "Elaborating entity \"Mux3_8x1\" for hierarchy \"Datapath:My_Datapath\|Mux3_8x1:A3_Mux\"" {  } { { "Datapath.vhdl" "A3_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_8x1 Datapath:My_Datapath\|Mux16_8x1:D3_Mux " "Elaborating entity \"Mux16_8x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_8x1:D3_Mux\"" {  } { { "Datapath.vhdl" "D3_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 Datapath:My_Datapath\|SE7:T2_SE7 " "Elaborating entity \"SE7\" for hierarchy \"Datapath:My_Datapath\|SE7:T2_SE7\"" {  } { { "Datapath.vhdl" "T2_SE7" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 Datapath:My_Datapath\|SE10:T2_SE10 " "Elaborating entity \"SE10\" for hierarchy \"Datapath:My_Datapath\|SE10:T2_SE10\"" {  } { { "Datapath.vhdl" "T2_SE10" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter7 Datapath:My_Datapath\|Shifter7:T2_shift " "Elaborating entity \"Shifter7\" for hierarchy \"Datapath:My_Datapath\|Shifter7:T2_shift\"" {  } { { "Datapath.vhdl" "T2_shift" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:My_Datapath\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:My_Datapath\|ALU:alu1\"" {  } { { "Datapath.vhdl" "alu1" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"sum\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669662264808 "|IITB_CPU|Datapath:My_Datapath|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_4x1 Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux " "Elaborating entity \"Mux16_4x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux\"" {  } { { "Datapath.vhdl" "ALU_B_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en Datapath:My_Datapath\|dff_en:carry_dff " "Elaborating entity \"dff_en\" for hierarchy \"Datapath:My_Datapath\|dff_en:carry_dff\"" {  } { { "Datapath.vhdl" "carry_dff" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Datapath:My_Datapath\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Datapath:My_Datapath\|Memory:mem\"" {  } { { "Datapath.vhdl" "mem" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662264823 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Datapath:My_Datapath\|Memory:mem\|Data_rtl_0 " "Inferred RAM node \"Datapath:My_Datapath\|Memory:mem\|Data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669662265216 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:My_Datapath\|Memory:mem\|Data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Datapath:My_Datapath\|Memory:mem\|Data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1001 " "Parameter NUMWORDS_A set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1001 " "Parameter NUMWORDS_B set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:My_Datapath\|Memory:mem\|Data_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Datapath:My_Datapath\|Memory:mem\|Data_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1001 " "Parameter NUMWORDS_A set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669662265562 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669662265562 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669662265562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0 " "Elaborated megafunction instantiation \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662265608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0 " "Instantiated megafunction \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1001 " "Parameter \"NUMWORDS_A\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1001 " "Parameter \"NUMWORDS_B\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265608 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669662265608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fd1 " "Found entity 1: altsyncram_9fd1" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662265655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662265655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1 " "Elaborated megafunction instantiation \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662265655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1 " "Instantiated megafunction \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1001 " "Parameter \"NUMWORDS_A\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669662265655 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669662265655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1r71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1r71 " "Found entity 1: altsyncram_1r71" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669662265702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662265702 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a0 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a1 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a2 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a3 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a4 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a5 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a6 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a7 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a8 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a9 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a10 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a11 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265875 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669662265875 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669662265875 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a0 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a1 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a2 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a3 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a4 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a5 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a6 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a7 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a8 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a9 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a10 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a11 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a12 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a13 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a14 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a15 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_1\|altsyncram_1r71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_1r71.tdf" 352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_1|altsyncram_1r71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a12 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a13 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a14 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a15 " "Synthesized away node \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data_rtl_0\|altsyncram_9fd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9fd1.tdf" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/db/altsyncram_9fd1.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } } { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662265896 "|IITB_CPU|Datapath:My_Datapath|Memory:mem|altsyncram:Data_rtl_0|altsyncram_9fd1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669662265896 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669662265896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "329 " "329 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669662266001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669662266196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669662266196 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[10\] " "No output dependent on input pin \"Mem_Ext_Add\[10\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[11\] " "No output dependent on input pin \"Mem_Ext_Add\[11\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[12\] " "No output dependent on input pin \"Mem_Ext_Add\[12\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[13\] " "No output dependent on input pin \"Mem_Ext_Add\[13\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[14\] " "No output dependent on input pin \"Mem_Ext_Add\[14\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[15\] " "No output dependent on input pin \"Mem_Ext_Add\[15\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_WR " "No output dependent on input pin \"Mem_Ext_WR\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_WR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[0\] " "No output dependent on input pin \"Mem_Ext_Data_in\[0\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[1\] " "No output dependent on input pin \"Mem_Ext_Data_in\[1\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[2\] " "No output dependent on input pin \"Mem_Ext_Data_in\[2\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[3\] " "No output dependent on input pin \"Mem_Ext_Data_in\[3\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[4\] " "No output dependent on input pin \"Mem_Ext_Data_in\[4\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[5\] " "No output dependent on input pin \"Mem_Ext_Data_in\[5\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[6\] " "No output dependent on input pin \"Mem_Ext_Data_in\[6\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[7\] " "No output dependent on input pin \"Mem_Ext_Data_in\[7\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[8\] " "No output dependent on input pin \"Mem_Ext_Data_in\[8\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[9\] " "No output dependent on input pin \"Mem_Ext_Data_in\[9\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[10\] " "No output dependent on input pin \"Mem_Ext_Data_in\[10\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[11\] " "No output dependent on input pin \"Mem_Ext_Data_in\[11\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[12\] " "No output dependent on input pin \"Mem_Ext_Data_in\[12\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[13\] " "No output dependent on input pin \"Mem_Ext_Data_in\[13\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[14\] " "No output dependent on input pin \"Mem_Ext_Data_in\[14\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Data_in\[15\] " "No output dependent on input pin \"Mem_Ext_Data_in\[15\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Data_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[0\] " "No output dependent on input pin \"Mem_Ext_Add\[0\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[1\] " "No output dependent on input pin \"Mem_Ext_Add\[1\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[2\] " "No output dependent on input pin \"Mem_Ext_Add\[2\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[3\] " "No output dependent on input pin \"Mem_Ext_Add\[3\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[4\] " "No output dependent on input pin \"Mem_Ext_Add\[4\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[5\] " "No output dependent on input pin \"Mem_Ext_Add\[5\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[6\] " "No output dependent on input pin \"Mem_Ext_Add\[6\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[7\] " "No output dependent on input pin \"Mem_Ext_Add\[7\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[8\] " "No output dependent on input pin \"Mem_Ext_Add\[8\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mem_Ext_Add\[9\] " "No output dependent on input pin \"Mem_Ext_Add\[9\]\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Mem_Ext_Add[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669662266236 "|IITB_CPU|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669662266236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669662266236 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669662266236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669662266236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669662266267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:34:26 2022 " "Processing ended: Tue Nov 29 00:34:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669662266267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669662266267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669662266267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669662266267 ""}
