

================================================================
== Vitis HLS Report for 'entry_proc30'
================================================================
* Date:           Sun May  1 11:32:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        color_detect
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|        2|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        2|      29|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |p_src_mat_cols_c_blk_n  |   9|          2|    1|          2|
    |p_src_mat_rows_c_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  27|          6|    3|          6|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|      entry_proc30|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|      entry_proc30|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|      entry_proc30|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|      entry_proc30|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|      entry_proc30|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|      entry_proc30|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|      entry_proc30|  return value|
|p_read                   |   in|   16|     ap_none|            p_read|        scalar|
|p_src_mat_rows_c_din     |  out|   16|     ap_fifo|  p_src_mat_rows_c|       pointer|
|p_src_mat_rows_c_full_n  |   in|    1|     ap_fifo|  p_src_mat_rows_c|       pointer|
|p_src_mat_rows_c_write   |  out|    1|     ap_fifo|  p_src_mat_rows_c|       pointer|
|p_read1                  |   in|   16|     ap_none|           p_read1|        scalar|
|p_src_mat_cols_c_din     |  out|   16|     ap_fifo|  p_src_mat_cols_c|       pointer|
|p_src_mat_cols_c_full_n  |   in|    1|     ap_fifo|  p_src_mat_cols_c|       pointer|
|p_src_mat_cols_c_write   |  out|    1|     ap_fifo|  p_src_mat_cols_c|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

