INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/AESL_axi_s_tracks_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_tracks_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer102_out_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer102_out_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/slice_tensor1d_switch_ap_fixed_ap_fixed_config41_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slice_tensor1d_switch_ap_fixed_ap_fixed_config41_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.slice_tensor1d_switch_ap_fixed_a...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=992,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_tracks_0_V_V
Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_layer102_out_0_V_V
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 18 18:32:41 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 18 18:32:41 2022...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set layer102_out_group [add_wave_group layer102_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer102_out_0_V_V_TREADY -into $layer102_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer102_out_0_V_V_TVALID -into $layer102_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer102_out_0_V_V_TDATA -into $layer102_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set tracks_group [add_wave_group tracks(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/tracks_0_V_V_TREADY -into $tracks_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/tracks_0_V_V_TVALID -into $tracks_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/tracks_0_V_V_TDATA -into $tracks_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_tracks_0_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer102_out_0_V_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_layer102_out_group [add_wave_group layer102_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer102_out_0_V_V_TREADY -into $tb_layer102_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer102_out_0_V_V_TVALID -into $tb_layer102_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer102_out_0_V_V_TDATA -into $tb_layer102_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_tracks_group [add_wave_group tracks(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/tracks_0_V_V_TREADY -into $tb_tracks_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/tracks_0_V_V_TVALID -into $tb_tracks_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/tracks_0_V_V_TDATA -into $tb_tracks_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "5098000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5117500 ps : File "/home/YL_HUANG/10_21/full_model_layer/slice_tensor1d/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 249
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 18 18:32:52 2022...
