<!--?xml version="1.0" encoding="UTF-8" ?--><!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head> 
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" /> 
  <title>Comparison of AMD processors</title> 
  <style type="text/css">
		<!--
			/**
			 * Copyright 2011 The Open Source Research Group,
			 *                University of Erlangen-N??rnberg
			 *
			 * Licensed under the Apache License, Version 2.0 (the "License");
			 * you may not use this file except in compliance with the License.
			 * You may obtain a copy of the License at
			 *
			 *     http://www.apache.org/licenses/LICENSE-2.0
			 *
			 * Unless required by applicable law or agreed to in writing, software
			 * distributed under the License is distributed on an "AS IS" BASIS,
			 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
			 * See the License for the specific language governing permissions and
			 * limitations under the License.
			 */
			
			/******************************************************************************* 
			 * Default CSS styles for HtmlPrinters
			 ******************************************************************************/
			h1,h2,h3,h4,h5,h6 {
				background: none repeat scroll 0 0 transparent;
				border-bottom: 1px solid #AAAAAA;
				color: black;
				font-weight: normal;
				margin: 0;
				padding-bottom: 0.17em;
				width: auto;
				text-align: left;
			}
			
			h1,h2 {
				margin-bottom: 0.6em;
			}
			
			h3,h4,h5,h6 {
				border-bottom: medium none;
				font-weight: bold;
			}
			
			h3,h4,h5 {
				margin-bottom: 0.3em;
			}
			
			h1 {
				font-size: 188%;
			}
			
			h2 {
				font-size: 150%;
			}
			
			h3 {
				font-size: 132%;
			}
			
			p {
				line-height: 1.5em;
				margin: 0.4em 0 0.5em;
				/* DEBUG: */
				border: 1px solid silver;
				margin: 1px;
			}
			
			pre {
				padding: 1em;
				border: 1px dashed #2F6FAB;
				color: black;
				background-color: #F9F9F9;
				line-height: 1.1em;
				font-family: monospace, "Courier New";
			}
			
			.content {
				line-height: 1.5em;
				color: black;
				font-family: sans-serif;
			}
			
			.article-heading {
				font-size: 1.6em;
				line-height: 1.2em;
				margin-bottom: 0.1em;
				margin-top: 0;
				padding-bottom: 0;
				padding-top: 0;
			}
			
			.article-content {
				line-height: 1.5em;
				position: relative;
				width: 100%;
				font-size: 0.8em;
			}
			
			.section {
				padding-top: 0.5em;
				/* DEBUG: */
				border-left: 2px solid #FF6633;
				padding-top: 0;
				padding-left: 1em;
				margin-top: 1em;
				margin-bottom: 1em;
			}
			
			/******************************************************************************* 
			 * Images 
			 ******************************************************************************/
			div.thumb {
				background-color: transparent;
				border-color: white;
				border-style: solid;
				margin-bottom: 0.5em;
				max-width: 234px;
			}
			
			div.thumbinner {
				background-color: #F9F9F9;
				border: 1px solid #CCCCCC;
				font-size: 94%;
				overflow: hidden;
				padding: 3px !important;
				text-align: center;
			}
			
			img.thumbimage {
				border: 1px solid #CCCCCC;
				max-width: 220px;
				max-height: 225px;
			}
			
			img.plainimage {
				max-width: 220px;
				max-height: 225px;
			}
			
			div.thumbcaption {
				border: medium none;
				font-size: 94%;
				line-height: 1.4em;
				padding: 3px !important;
				text-align: left;
			}
			
			div.tright {
				border-width: 0.5em 0 0.8em 1.4em;
				clear: right;
				float: right;
			}
			
			div.tleft {
				border-width: 0.5em 1.4em 0.8em 0;
				clear: left;
				float: left;
				margin-right: 0.5em;
			}
			
			img.thumbborder {
				border: 1px solid #DDDDDD;
			}
			
			/******************************************************************************* 
			 * Misc 
			 ******************************************************************************/
			.illegal {
				color: #CC3300;
				font-weight: normal;
			}
			
			.redirect {
				color: #FFCC00;
				font-weight: normal;
			}
			
			.magic-word {
				color: #9900CC;
				font-weight: bold;
			}
			
			/******************************************************************************* 
			 * Tables 
			 ******************************************************************************/
			table {
				font-size: 100%;
				color: black;
				background-color: white;
			}
			
			fieldset table {
				background: none;
			}
			
			table.wikitable {
				background: none repeat scroll 0 0 #F9F9F9;
				border: 1px solid #AAAAAA;
				border-collapse: collapse;
				margin: 1em 1em 1em 0;
			}
			
			.wikitable th,.wikitable td {
				border: 1px solid #AAAAAA;
				padding: 0.2em;
			}
			
			.wikitable th {
				background: none repeat scroll 0 0 #F2F2F2;
				text-align: center;
			}
			
			.wikitable caption {
				font-weight: bold;
			}
			
			table.collapsed tr.collapsable {
				display: none;
			}
			
			/******************************************************************************* 
			 * Debug 
			 ******************************************************************************/
			.unknown-node {
				color: #FFBBBB;
				font-weight: normal;
			}
			/******************************************************************************* 
			 * End of file 
			 ******************************************************************************/
		-->
	</style> 
 </head> 
 <body> 
  <div class="content"> 
   <h1 class="article-heading">Comparison of AMD processors</h1> 
   <div class="article-content"> 
    <p> <span class="unknown-node">{{August 2008)}}</span> Colors of the processor code names indicate same core. </p> 
    <table class="wikitable" style="font-size: 85%; text-align: center; width: auto;"> 
     <tbody>
      <tr> 
       <th rowspan="2"> <p> <a href="Microarchitecture">Architecture</a> </p> </th> 
       <th rowspan="2"> <p> Family </p> </th> 
       <th rowspan="2"> <p> Code Name </p> </th> 
       <th rowspan="2"> <p> Model Group </p> </th> 
       <th rowspan="2"> <p> Speed (<a href="Hertz">MHz</a>) </p> </th> 
       <th rowspan="2"> <p> Socket </p> </th> 
       <th rowspan="2"> <p> Process (nm) </p> </th> 
       <th rowspan="2"> <p> Cores </p> </th> 
       <th rowspan="2"> <p> <a href="Front side bus">FSB</a>/<a href="HyperTransport">HT</a>(<a href="Hertz">MHz</a>) </p> </th> 
       <th colspan="3"> <p> Cache (KiB) </p> </th> 
       <th rowspan="2"> <p> Memory Controller </p> </th> 
       <th rowspan="2"> <p> Supported Features </p> </th> 
       <th rowspan="2"> <p> <a href="Thermal design power">TDP</a> (watts) </p> </th> 
       <th rowspan="2"> <p> GFLOPS/watt </p> </th> 
       <th rowspan="2"> <p> Processing Power (G<a href="FLOPS">FLOPS</a>) </p> </th> 
      </tr> 
      <tr> 
       <th> <p> <a href="CPU cache">L1</a> </p> </th> 
       <th> <p> <a href="CPU cache">L2</a> </p> </th> 
       <th> <p> <a href="CPU cache">L3</a> </p> </th> 
      </tr> 
      <tr> 
       <th rowspan="1"> <p> Am386 </p> </th> 
       <td> <p> <a href="Am386">Am386</a> </p> </td> 
       <td> <p> Sx/SxL/SxLV<span class="unknown-node">&lt;ref ...&gt;...&lt;/ref&gt;</span> </p> </td> 
       <td> </td> 
       <td> <p> 25-40<span class="unknown-node">&lt;ref .../&gt;</span> </p> </td> 
       <td> <p> 100 PQFP<span class="unknown-node">&lt;ref .../&gt;</span> </p> </td> 
       <td> </td> 
       <td rowspan="32"> <p> 1 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td rowspan="26"> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="2"> <p> Am486<span class="unknown-node">&lt;ref ...&gt;...&lt;/ref&gt;</span> </p> </th> 
       <td> </td> 
       <td> </td> 
       <td> <p> 8 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Enhanced <a href="Am486">Am486</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> 66-120 </p> </td> 
       <td> <p> 168 pin <a href="Field-programmable gate array">PGA</a><br />208 SQFP <span class="unknown-node">&lt;ref ...&gt;...&lt;/ref&gt;</span> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> 8, 8/16 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="1"> <p> Am5x86 </p> </th> 
       <td> <p> <a href="Am5x86">Am5x86</a> </p> </td> 
       <td> <p> X5-133 </p> </td> 
       <td> </td> 
       <td> <p> 133 </p> </td> 
       <td> <p> <a href="Socket 3">Socket 3</a><br /><a href="Socket 2">Socket 2</a><br /><a href="Socket 1">Socket 1</a><br />168 pin </p> </td> 
       <td> <p> 350 </p> </td> 
       <td> <p> 33 </p> </td> 
       <td> <p> 16 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="1"> <p> K5 </p> </th> 
       <td> <p> <a href="AMD K5">AMD K5</a> </p> </td> 
       <td> <p> SSA/5, 5k86 </p> </td> 
       <td> </td> 
       <td> <p> 75?133 </p> </td> 
       <td> <p> <a href="Socket 5">Socket 5</a><br /><a href="Socket 7">Socket 7</a> </p> </td> 
       <td> <p> 500, 350 </p> </td> 
       <td> <p> 50, 60, 66 </p> </td> 
       <td> <p> 8+16 </p> </td> 
       <td> <p> 0 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="3"> <p> K6 </p> </th> 
       <td> <p> <a href="AMD K6">AMD K6</a> </p> </td> 
       <td> <p> Model 6, Littlefoot </p> </td> 
       <td> </td> 
       <td> <p> 166-300 </p> </td> 
       <td> <p> <a href="Socket 7">Socket 7</a> </p> </td> 
       <td> <p> 350, 250 </p> </td> 
       <td> <p> 50, 60, 66 </p> </td> 
       <td> <p> 32+32 </p> </td> 
       <td> <p> 0 </p> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> <a href="AMD K6-2">AMD K6-2</a> </p> </td> 
       <td> <p> Chomper, Chomper Extended, mobile </p> </td> 
       <td> </td> 
       <td> <p> 166-550 </p> </td> 
       <td> <p> <a href="Super Socket 7">Super Socket 7</a> </p> </td> 
       <td> <p> 250, 180 </p> </td> 
       <td> <p> 66, 95, 97, 100 </p> </td> 
       <td> <p> 32+32 </p> </td> 
       <td> <p> 0, 128 </p> </td> 
       <td> </td> 
       <td rowspan="5"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> <a href="AMD K6-III">K6-3</a> </p> </td> 
       <td> <p> Sharptooth </p> </td> 
       <td> </td> 
       <td> <p> 400-550 </p> </td> 
       <td> <p> <a href="Super Socket 7">Super Socket 7</a> </p> </td> 
       <td> <p> 250, 180 </p> </td> 
       <td> <p> 66, 95, 96.2, 100 </p> </td> 
       <td> <p> 32+32 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> <p> 512, 1024 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="18"> <p> K7 </p> </th> 
       <td rowspan="3"> <p> <a href="Athlon">Athlon</a> </p> </td> 
       <td> <p> Argon </p> </td> 
       <td> </td> 
       <td> <p> 500-700 </p> </td> 
       <td rowspan="2"> <p> <a href="Slot A">Slot A</a> </p> </td> 
       <td> <p> 250 </p> </td> 
       <td rowspan="3"> <p> 100 </p> </td> 
       <td rowspan="54"> <p> 64+64 </p> </td> 
       <td rowspan="2"> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Pluto/Orion </p> </td> 
       <td> </td> 
       <td> <p> 550-1000 </p> </td> 
       <td rowspan="2"> <p> 180 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Thunderbird </p> </td> 
       <td> </td> 
       <td> <p> 1000-1400 </p> </td> 
       <td> <p> <a href="Slot A">Slot A</a><br /><a href="Socket A">Socket A</a> </p> </td> 
       <td rowspan="4"> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="4"> <p> <a href="Athlon XP">Athlon XP/MP</a> </p> </td> 
       <td style="background:#F08080;"> <p> Palomino </p> </td> 
       <td> </td> 
       <td> <p> 1333-1733 </p> </td> 
       <td rowspan="15"> <p> <a href="Socket A">Socket A</a> </p> </td> 
       <td> <p> 180 </p> </td> 
       <td> <p> 133 </p> </td> 
       <td> </td> 
       <td rowspan="15"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td style="background:#E9967A;"> <p> Thoroughbred </p> </td> 
       <td> </td> 
       <td> <p> 1400-2250 </p> </td> 
       <td rowspan="3"> <p> 130 </p> </td> 
       <td rowspan="3"> <p> 133, 166, 200 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td style="background:#FFBF00;"> <p> Thorton </p> </td> 
       <td> </td> 
       <td> <p> 1667-2200 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td style="background:#FFA07A;"> <p> Barton </p> </td> 
       <td> <p> 2500+ - 3200+ </p> </td> 
       <td> <p> 1833-2333 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="3"> <p> <a href="Duron">Duron</a> </p> </td> 
       <td> <p> Spitfire </p> </td> 
       <td> </td> 
       <td> <p> 600-950 </p> </td> 
       <td rowspan="2"> <p> 180 </p> </td> 
       <td rowspan="2"> <p> 100 </p> </td> 
       <td> <p> 64 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Morgan </p> </td> 
       <td> </td> 
       <td> <p> 900-1300 </p> </td> 
       <td> <p> 64 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Applebred </p> </td> 
       <td> </td> 
       <td> <p> 1400, 1600, 1800 </p> </td> 
       <td> <p> 130 </p> </td> 
       <td> <p> 133 </p> </td> 
       <td> <p> 64 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Athlon 4 </p> </td> 
       <td> <p> Corvette </p> </td> 
       <td> </td> 
       <td> <p> 850-1400 </p> </td> 
       <td> <p> 180 </p> </td> 
       <td> <p> 100 </p> </td> 
       <td rowspan="2"> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Athlon XP-M </p> </td> 
       <td style="background:#E9967A;"> <p> Thoroughbred </p> </td> 
       <td> </td> 
       <td> <p> 1400-2133 </p> </td> 
       <td rowspan="2"> <p> 130 </p> </td> 
       <td> <p> 100, 133 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td style="background:#FFA07A;"> <p> Barton </p> </td> 
       <td> </td> 
       <td> <p> 1667-2200 </p> </td> 
       <td> <p> 133 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Mobile Duron </p> </td> 
       <td> <p> Spitfire </p> </td> 
       <td> </td> 
       <td> <p> 600, 700 </p> </td> 
       <td rowspan="2"> <p> 180 </p> </td> 
       <td rowspan="2"> <p> 100 </p> </td> 
       <td> <p> 64 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Camaro </p> </td> 
       <td> </td> 
       <td> <p> 800-1300 </p> </td> 
       <td> <p> 64 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="3"> <p> <a href="Sempron">Sempron</a> </p> </td> 
       <td> <p> Thoroughbred-B </p> </td> 
       <td> </td> 
       <td> <p> 1500-2000 </p> </td> 
       <td rowspan="6"> <p> 130 </p> </td> 
       <td rowspan="2"> <p> 166 </p> </td> 
       <td rowspan="2"> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td style="background:#FFBF00;"> <p> Thorton </p> </td> 
       <td> </td> 
       <td> <p> 1500-2000 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td style="background:#FFA07A;"> <p> Barton </p> </td> 
       <td> </td> 
       <td> <p> 2000?2200 </p> </td> 
       <td> <p> 166, 200 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="77"> <p> K8 </p> </th> 
       <td rowspan="12"> <p> <a href="Opteron">Opteron</a> </p> </td> 
       <td rowspan="3"> <p> Sledgehammer </p> </td> 
       <td> <p> 100 </p> </td> 
       <td rowspan="3"> <p> 1400-2400 </p> </td> 
       <td rowspan="3"> <p> <a href="Socket 940">Socket 940</a> </p> </td> 
       <td rowspan="6"> <p> 800 </p> </td> 
       <td rowspan="18"> <p> 1024 </p> </td> 
       <td> </td> 
       <td rowspan="9"> <p> <a href="DDR SDRAM">DDR</a> </p> </td> 
       <td rowspan="6"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="AMD64">AMD64</a>, <a href="PowerNow!">PowerNow!</a>, <a href="ccNUMA">ccNUMA</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 200 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 800 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Venus </p> </td> 
       <td> <p> 100 </p> </td> 
       <td rowspan="3"> <p> 1600-3000 </p> </td> 
       <td> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td rowspan="9"> <p> 90 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Troy </p> </td> 
       <td> <p> 200 </p> </td> 
       <td rowspan="2"> <p> <a href="Socket 940">Socket 940</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Athens </p> </td> 
       <td> <p> 800 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Denmark </p> </td> 
       <td> <p> 100 </p> </td> 
       <td> <p> 1600-3200 </p> </td> 
       <td> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td rowspan="6"> <p> 2 </p> </td> 
       <td rowspan="6"> <p> 1000 </p> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a> <a href="AMD64">AMD64</a>, <a href="PowerNow!">PowerNow!</a>, <a href="NX Bit">NX Bit</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Italy </p> </td> 
       <td> <p> 200 </p> </td> 
       <td> <p> 1600-3200 </p> </td> 
       <td rowspan="2"> <p> <a href="Socket 940">Socket 940</a> </p> </td> 
       <td> </td> 
       <td rowspan="2"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a> <a href="AMD64">AMD64</a>, <a href="PowerNow!">PowerNow!</a>, <a href="NX Bit">NX Bit</a>, <a href="ccNUMA">ccNUMA</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Egypt </p> </td> 
       <td> <p> 800 </p> </td> 
       <td> <p> 1600-3200 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Santa Ana </p> </td> 
       <td> <p> 1200 </p> </td> 
       <td> <p> 1800-3200 </p> </td> 
       <td> <p> <a href="Socket AM2">Socket AM2</a> </p> </td> 
       <td> </td> 
       <td rowspan="3"> <p> <a href="DDR2 SDRAM">DDR2</a> </p> </td> 
       <td rowspan="3"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a> <a href="AMD64">AMD64</a>, <a href="PowerNow!">PowerNow!</a>, <a href="NX Bit">NX Bit</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Santa Rosa </p> </td> 
       <td> <p> 2200 </p> </td> 
       <td> <p> 1800-3200 </p> </td> 
       <td rowspan="2"> <p> <a href="Socket F">Socket F</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 8200 </p> </td> 
       <td> <p> 2000-3000 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="6"> <p> <a href="Athlon 64 FX">Athlon 64 FX</a> </p> </td> 
       <td> <p> Sledgehammer </p> </td> 
       <td> </td> 
       <td> <p> 2200, 2400 </p> </td> 
       <td> <p> <a href="Socket 940">Socket 940</a> </p> </td> 
       <td rowspan="2"> <p> 130 </p> </td> 
       <td rowspan="3"> <p> 1 </p> </td> 
       <td> <p> 800 </p> </td> 
       <td> </td> 
       <td rowspan="4"> <p> <a href="DDR SDRAM">DDR</a> </p> </td> 
       <td rowspan="4"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="AMD64">AMD64</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Clawhammer </p> </td> 
       <td> </td> 
       <td> <p> 2400, 2400 </p> </td> 
       <td rowspan="3"> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td rowspan="5"> <p> 1000 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> San Diego </p> </td> 
       <td> </td> 
       <td> <p> 2600, 2800 </p> </td> 
       <td rowspan="4"> <p> 90 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Toledo </p> </td> 
       <td> </td> 
       <td> <p> 2600 </p> </td> 
       <td rowspan="3"> <p> 2 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Windsor </p> </td> 
       <td> </td> 
       <td> <p> 2000-3200 </p> </td> 
       <td> <p> <a href="Socket AM2">Socket AM2</a> </p> </td> 
       <td> </td> 
       <td rowspan="2"> <p> <a href="DDR2 SDRAM">DDR2</a> </p> </td> 
       <td rowspan="2"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="AMD64">AMD64</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a>, <a href="AMD-V">AMD-V</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> 2600, 2800, 3000 </p> </td> 
       <td> <p> <a href="Socket F">Socket F</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="10"> <p> <a href="Athlon 64">Athlon 64</a> </p> </td> 
       <td rowspan="2"> <p> Clawhammer </p> </td> 
       <td> </td> 
       <td rowspan="2"> <p> 2000-2600 </p> </td> 
       <td> <p> <a href="Socket 754">Socket 754</a> </p> </td> 
       <td rowspan="4"> <p> 130 </p> </td> 
       <td rowspan="10"> <p> 1 </p> </td> 
       <td> <p> 800 </p> </td> 
       <td rowspan="2"> <p> 1024 </p> </td> 
       <td> </td> 
       <td rowspan="5"> <p> <a href="DDR SDRAM">DDR</a> </p> </td> 
       <td rowspan="2"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="AMD64">AMD64</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a> (not in CG stepping) </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td> <p> 1000 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Newcastle </p> </td> 
       <td> </td> 
       <td rowspan="2"> <p> 1800-2400 </p> </td> 
       <td> <p> <a href="Socket 754">Socket 754</a> </p> </td> 
       <td> <p> 800 </p> </td> 
       <td rowspan="5"> <p> 512 </p> </td> 
       <td> </td> 
       <td rowspan="3"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="AMD64">AMD64</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td rowspan="2"> <p> 1000 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Winchester </p> </td> 
       <td> </td> 
       <td> <p> 1800-2200 </p> </td> 
       <td> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td rowspan="5"> <p> 90 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Venice </p> </td> 
       <td> </td> 
       <td rowspan="2"> <p> 1800-2400 </p> </td> 
       <td> <p> <a href="Socket 754">Socket 754</a> </p> </td> 
       <td> <p> 800 </p> </td> 
       <td> </td> 
       <td rowspan="5"> <p> <a href="DDR2 SDRAM">DDR2</a> </p> </td> 
       <td rowspan="3"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="AMD64">AMD64</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td rowspan="12"> <p> 1000 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> San Diego </p> </td> 
       <td> </td> 
       <td> <p> 2200-2600 </p> </td> 
       <td> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td> <p> 1024 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Orleans </p> </td> 
       <td> </td> 
       <td> <p> 1800-2600 </p> </td> 
       <td rowspan="2"> <p> <a href="Socket AM2">Socket AM2</a> </p> </td> 
       <td rowspan="2"> <p> 512 </p> </td> 
       <td> </td> 
       <td rowspan="2"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="AMD64">AMD64</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a>, <a href="AMD-V">AMD-V</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Lima </p> </td> 
       <td> </td> 
       <td> <p> 2000-2800 </p> </td> 
       <td> <p> 65 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="8"> <p> <a href="Athlon 64 X2">Athlon 64 X2</a> </p> </td> 
       <td rowspan="2"> <p> Manchester </p> </td> 
       <td> <p> 3600+ </p> </td> 
       <td> <p> 2000 </p> </td> 
       <td rowspan="4"> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td rowspan="7"> <p> 90 </p> </td> 
       <td rowspan="8"> <p> 2 </p> </td> 
       <td> <p> 256 PC, FS </p> </td> 
       <td> </td> 
       <td rowspan="4"> <p> <a href="DDR SDRAM">DDR</a> </p> </td> 
       <td rowspan="4"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="AMD64">AMD64</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3800+, 4200+, 4600+ </p> </td> 
       <td> <p> 2000, 2200, 2400 </p> </td> 
       <td rowspan="2"> <p> 512 PC, FS </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Toledo </p> </td> 
       <td> <p> 3800+, 4200+, 4600+ </p> </td> 
       <td> <p> 2000, 2200, 2400 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 4400+, 4800+ </p> </td> 
       <td> <p> 2200, 2400 </p> </td> 
       <td> <p> 1024 PC, FS </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="3"> <p> Windsor </p> </td> 
       <td> <p> 3600+ </p> </td> 
       <td> <p> 2000 </p> </td> 
       <td rowspan="4"> <p> <a href="Socket AM2">Socket AM2</a> </p> </td> 
       <td> <p> 256 PC, FS </p> </td> 
       <td> </td> 
       <td rowspan="4"> <p> <a href="DDR2 SDRAM">DDR2</a> </p> </td> 
       <td rowspan="4"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="AMD64">AMD64</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a>, <a href="AMD-V">AMD-V</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3800+, 4200+, 4600+, 5000+, 5400+ </p> </td> 
       <td> <p> 2000, 2200, 2400, 2600, 2800 </p> </td> 
       <td> <p> 512 PC, FS </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 4000+, 4400+, 4800+, 5200+, 5600+, 6000+, 6400+ </p> </td> 
       <td> <p> 2000, 2200, 2400, 2600, 2800, 3000, 3200 </p> </td> 
       <td> <p> 1024 PC, FS </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> <a href="Athlon 64 X2#Brisbane (65 nm SOI)">Brisbane</a> </p> </td> 
       <td> <p> 3600+, 3800+, 4000+, 4200+, 4400+, 4600+, 4800+, 5000+, 5200+, 5400+, 5600+, 5800+, 6000+ </p> </td> 
       <td> <p> 1900, 2000, 2100, 2200, 2300, 2400, 2500, 2600, 2700, 2800, 2900, 3000, 3100 </p> </td> 
       <td> <p> 65 </p> </td> 
       <td> <p> 512 PC, FS </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="17"> <p> <a href="Sempron">Sempron</a> </p> </td> 
       <td rowspan="2"> <p> Paris </p> </td> 
       <td> <p> 3000+ </p> </td> 
       <td> <p> 1800 </p> </td> 
       <td rowspan="9"> <p> <a href="Socket 754">Socket 754</a> </p> </td> 
       <td rowspan="2"> <p> 130 </p> </td> 
       <td rowspan="37"> <p> 1 </p> </td> 
       <td rowspan="41"> <p> 800 </p> </td> 
       <td rowspan="41"> <p> 64+64 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td rowspan="2"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3100+ </p> </td> 
       <td> <p> 1800 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="11"> <p> Palermo </p> </td> 
       <td> <p> 2500+ </p> </td> 
       <td> <p> 1400 </p> </td> 
       <td rowspan="13"> <p> 90 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td rowspan="3"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>,<span class="unknown-node">&lt;ref ...&gt;...&lt;/ref&gt;</span> <a href="AMD64">AMD64</a>,<span class="unknown-node">&lt;ref ...&gt;...&lt;/ref&gt;</span> <a href="NX Bit">NX Bit</a>, <a href="AMD64">AMD64</a><span class="unknown-node">&lt;ref ...&gt;...&lt;/ref&gt;</span> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 2600+ </p> </td> 
       <td rowspan="2"> <p> 1600 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 2800+ </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3000+ </p> </td> 
       <td rowspan="2"> <p> 1800 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td rowspan="4"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>,<span class="unknown-node">&lt;ref ...&gt;...&lt;/ref&gt;</span> <a href="AMD64">AMD64</a>,<span class="unknown-node">&lt;ref ...&gt;...&lt;/ref&gt;</span> <a href="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="NX Bit">NX Bit</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3100+ </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3300+ </p> </td> 
       <td rowspan="2"> <p> 2000 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3400+ </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3000+ </p> </td> 
       <td rowspan="2"> <p> 1800 </p> </td> 
       <td rowspan="4"> <p> <a href="Socket 939">Socket 939</a> </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td rowspan="4"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="AMD64">AMD64</a>,<span class="unknown-node">&lt;ref ...&gt;...&lt;/ref&gt;</span> <a href="NX Bit">NX Bit</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3200+ </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3400+ </p> </td> 
       <td rowspan="2"> <p> 2000 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3500+ </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> <a href="Sempron#Manila (90 nm SOI)">Manila</a> </p> </td> 
       <td> <p> 2800+, 3200+, 3500+ </p> </td> 
       <td> <p> 1600, 1800, 2000 </p> </td> 
       <td rowspan="4"> <p> <a href="Socket AM2">Socket AM2</a> </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 3000+, 3400+, 3600+, 3800+ </p> </td> 
       <td> <p> 1600, 1800, 2000, 2200 </p> </td> 
       <td rowspan="2"> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> <a href="Sempron#Sparta (90 nm SOI)">Sparta</a> </p> </td> 
       <td> <p> LE-1100, LE-1150 </p> </td> 
       <td> <p> 1900, 2000 </p> </td> 
       <td rowspan="2"> <p> 65 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> LE-1200, LE-1250, LE-1300 </p> </td> 
       <td> <p> 2100, 2200, 2300 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="5"> <p> <a href="List of AMD Athlon 64 microprocessors#Mobile Athlon 64">Mobile Athlon 64</a> </p> </td> 
       <td rowspan="2"> <p> Clawhammer </p> </td> 
       <td> <p> 2700+ </p> </td> 
       <td> <p> 1600 </p> </td> 
       <td rowspan="15"> <p> <a href="Socket 754">Socket 754</a> </p> </td> 
       <td rowspan="3"> <p> 130 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td rowspan="5"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> 2800+, 3000+, 3200+, 3400+, 3700+ </p> </td> 
       <td> <p> 1600, 1800, 2000, 2200, 2400 </p> </td> 
       <td> <p> 1024 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Odessa </p> </td> 
       <td> <p> 2700+, 2800+, 3000+ </p> </td> 
       <td> <p> 1600, 1800, 2000 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Oakville </p> </td> 
       <td> <p> 2700+, 2800+, 3000+ </p> </td> 
       <td> <p> 1600, 1800, 2000 </p> </td> 
       <td rowspan="2"> <p> 90 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Newark </p> </td> 
       <td> <p> 3000+, 3200+, 3400+, 3700+, 4000+ </p> </td> 
       <td> <p> 1800, 2000, 2200, 2400, 2600 </p> </td> 
       <td> <p> 1024 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="12"> <p> <a href="List of AMD Sempron microprocessors#Mobile Sempron">Mobile Sempron</a> </p> </td> 
       <td rowspan="2"> <p> Dublin </p> </td> 
       <td> </td> 
       <td> <p> 1600, 1800 </p> </td> 
       <td rowspan="2"> <p> 130 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td rowspan="6"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> 1600 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Georgetown </p> </td> 
       <td> </td> 
       <td> <p> 1600, 1800, 2000 </p> </td> 
       <td rowspan="15"> <p> 90 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> 1600, 1800 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Sonora </p> </td> 
       <td> </td> 
       <td> <p> 1600, 1800 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> 1600, 1800 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Albany </p> </td> 
       <td> </td> 
       <td> <p> 1800, 2000, 2200 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td rowspan="4"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> 1800, 2000 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Roma </p> </td> 
       <td> </td> 
       <td> <p> 1800, 2000 </p> </td> 
       <td> <p> 128 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> 1600, 1800, 2000 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> Keene </p> </td> 
       <td> </td> 
       <td> <p> 1800, 2000 </p> </td> 
       <td rowspan="2"> <p> <a href="Socket S1">Socket S1</a> </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td rowspan="2"> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="PowerNow!">PowerNow!</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> </td> 
       <td> <p> 1600, 1800, 2000 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="3"> <p> <a href="Turion 64">Turion 64</a> </p> </td> 
       <td rowspan="2"> <p> <a href="AMD Turion#Lancaster (90 nm SOI)">Lancaster</a> </p> </td> 
       <td> <p> MT-28, MT-32, ML-42 </p> </td> 
       <td> <p> 1600 1800, 2400 </p> </td> 
       <td rowspan="3"> <p> <a href="Socket 754">Socket 754</a> </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> MT-30, MT-34, MT-37, MT-40, ML-44 </p> </td> 
       <td> <p> 1600, 1800, 2000, 2200, 2400 </p> </td> 
       <td> <p> 1024 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> <a href="AMD Turion#Richmond (90 nm SOI)">Richmond</a> </p> </td> 
       <td> <p> MK-36, MK-38 </p> </td> 
       <td> <p> 2000, 2200 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="4"> <p> <a href="Turion 64 X2">Turion 64 X2</a> </p> </td> 
       <td> <p> <a href="List of AMD Turion microprocessors#" taylor"="" (90="" nm)"="">Taylor</a> </p> </td> 
       <td> <p> TL-50 </p> </td> 
       <td> <p> 1600 </p> </td> 
       <td rowspan="4"> <p> Socket S1 </p> </td> 
       <td rowspan="4"> <p> 2 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> <a href="List of AMD Turion microprocessors#" trinidad"="" (90="" nm)"="">Trinidad</a> </p> </td> 
       <td> <p> TL-52, TL-56, TL-60, TL-64 </p> </td> 
       <td> <p> 1600, 1800, 2000, 2200 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> <a href="List of AMD Turion microprocessors#" tyler"="" (65="" nm)"="">Tyler</a> </p> </td> 
       <td> <p> TK-53, TK-55, TK-57 </p> </td> 
       <td> <p> 1700, 1800, 1900 </p> </td> 
       <td rowspan="2"> <p> 65 </p> </td> 
       <td> <p> 256 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> TL-56, TL-58, TL-60, TL-62, TL-64, TL-66, TL-68 </p> </td> 
       <td> <p> 1800, 1900, 2000, 2100, 2200, 2300, 2400 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="3DNow!">3DNow!+</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="2"> <p> <a href="Microarchitecture">Architecture</a> </p> </th> 
       <th rowspan="2"> <p> Family </p> </th> 
       <th rowspan="2"> <p> Code Name </p> </th> 
       <th rowspan="2"> <p> Model Group </p> </th> 
       <th rowspan="2"> <p> Speed (<a href="Hertz">MHz</a>) </p> </th> 
       <th rowspan="2"> <p> Socket </p> </th> 
       <th rowspan="2"> <p> Process (nm) </p> </th> 
       <th rowspan="2"> <p> Cores </p> </th> 
       <th rowspan="2"> <p> <a href="Front side bus">FSB</a>/<a href="HyperTransport">HT</a>(<a href="Hertz">MHz</a>) </p> </th> 
       <th colspan="3"> <p> Cache (KiB) </p> </th> 
       <th rowspan="2"> <p> Memory Controller </p> </th> 
       <th rowspan="2"> <p> Supported Features </p> </th> 
       <th rowspan="2"> <p> TDP (watts) </p> </th> 
       <th rowspan="2"> <p> GFLOPS/watt </p> </th> 
       <th rowspan="2"> <p> Processing Power (G<a href="FLOPS">FLOPS</a>) </p> </th> 
      </tr> 
      <tr> 
       <th> <p> <a href="CPU cache">L1</a> </p> </th> 
       <th> <p> <a href="CPU cache">L2</a> </p> </th> 
       <th> <p> <a href="CPU cache">L3</a> </p> </th> 
      </tr> 
      <tr> 
       <th rowspan="7"> <p> K10 </p> </th> 
       <td rowspan="2"> <p> <a href="Opteron">Opteron</a> </p> </td> 
       <td> <p> Barcelona </p> </td> 
       <td> </td> 
       <td> <p> 1700-2500 </p> </td> 
       <td> <p> <a href="Socket F">Socket F</a> </p> </td> 
       <td> <p> 65 </p> </td> 
       <td> <p> 4 </p> </td> 
       <td> <p> 1000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 256, 512 </p> </td> 
       <td> <p> 2048 </p> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="PowerNow!">PowerNow!</a>, <a href="ccNUMA">ccNUMA</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Budapest </p> </td> 
       <td> </td> 
       <td> <p> 1700-2500 </p> </td> 
       <td> <p> <a href="Socket AM2">Socket AM2</a> </p> </td> 
       <td> <p> 65 </p> </td> 
       <td> <p> 4 </p> </td> 
       <td> <p> 1000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 256, 512 </p> </td> 
       <td> <p> 2048 </p> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="PowerNow!">PowerNow!</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="2"> <p> <a href="Phenom (processor)">Phenom</a> </p> </td> 
       <td> <p> Agena </p> </td> 
       <td> </td> 
       <td> <p> 1800-2600 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a> </p> </td> 
       <td> <p> 65 </p> </td> 
       <td> <p> 4 </p> </td> 
       <td> <p> 1600, 1800, 2000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> <p> 2048 </p> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Toliman </p> </td> 
       <td> </td> 
       <td> <p> 1900-2400 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a> </p> </td> 
       <td> <p> 65 </p> </td> 
       <td> <p> 3 </p> </td> 
       <td> <p> 1600, 1800 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> <p> 2048 </p> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="1"> <p> <a href="Athlon X2">Athlon X2</a> </p> </td> 
       <td> <p> Kuma </p> </td> 
       <td> </td> 
       <td> <p> 2300-2900 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a> </p> </td> 
       <td> <p> 65 </p> </td> 
       <td> <p> 2 </p> </td> 
       <td> <p> 1600, 1800 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 1024 </p> </td> 
       <td> <p> 2048(7000 Series ONLY) </p> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="1"> <p> <a href="Athlon">Athlon</a> </p> </td> 
       <td> <p> Lima </p> </td> 
       <td> </td> 
       <td> <p> 2400?2700 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a> </p> </td> 
       <td> <p> 65 </p> </td> 
       <td> <p> 1 </p> </td> 
       <td> <p> 1600, 1800 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512, 1024 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="1"> <p> <a href="Sempron">Sempron</a> </p> </td> 
       <td> <p> Sparta </p> </td> 
       <td> </td> 
       <td> <p> 2700 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a> </p> </td> 
       <td> <p> 65 </p> </td> 
       <td> <p> 1 </p> </td> 
       <td> <p> 1600 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="2"> <p> <a href="Microarchitecture">Architecture</a> </p> </th> 
       <th rowspan="2"> <p> Family </p> </th> 
       <th rowspan="2"> <p> Code Name </p> </th> 
       <th rowspan="2"> <p> Model Group </p> </th> 
       <th rowspan="2"> <p> Speed (<a href="Hertz">MHz</a>) </p> </th> 
       <th rowspan="2"> <p> Socket </p> </th> 
       <th rowspan="2"> <p> Process (nm) </p> </th> 
       <th rowspan="2"> <p> Cores </p> </th> 
       <th rowspan="2"> <p> <a href="Front side bus">FSB</a>/<a href="HyperTransport">HT</a>(<a href="Hertz">MHz</a>) </p> </th> 
       <th colspan="3"> <p> Cache (KiB) </p> </th> 
       <th rowspan="2"> <p> Memory Controller </p> </th> 
       <th rowspan="2"> <p> Supported Features </p> </th> 
       <th rowspan="2"> <p> TDP (watts) </p> </th> 
       <th rowspan="2"> <p> GFLOPS/watt </p> </th> 
       <th rowspan="2"> <p> Processing Power (G<a href="FLOPS">FLOPS</a>) </p> </th> 
      </tr> 
      <tr> 
       <th> <p> <a href="CPU cache">L1</a> </p> </th> 
       <th> <p> <a href="CPU cache">L2</a> </p> </th> 
       <th> <p> <a href="CPU cache">L3</a> </p> </th> 
      </tr> 
      <tr> 
       <th rowspan="10"> <p> K10.5 </p> </th> 
       <td rowspan="5"> <p> <a href="Phenom II">Phenom II</a> </p> </td> 
       <td> <p> Thuban </p> </td> 
       <td> <p> 1100T, 1090T, 1075T, 1055T, 1045T </p> </td> 
       <td> <p> 2600-3300 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 6/6 </p> </td> 
       <td> <p> 1800, 2000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> <p> 6144 </p> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a><br /><a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Zosma </p> </td> 
       <td> <p> 840T, 960T, 970<sup>(E0 stepping)</sup> </p> </td> 
       <td> <p> 3000-3400 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 4/6 </p> </td> 
       <td> <p> 1800, 2000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> <p> 6144 </p> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a><br /><a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Deneb </p> </td> 
       <td> <p> 980, 975, 970, 965, 955, 945, 940, 925, 920, 910e, 905e, 830, 820, 810, 805 </p> </td> 
       <td> <p> 2500-3700 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 4/4 </p> </td> 
       <td> <p> 1800, 2000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> <p> 6144 (805-820 only 4096) </p> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a><br /><a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Heka </p> </td> 
       <td> <p> 740, 720, 705e </p> </td> 
       <td> <p> 2500?2800 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 3/4 </p> </td> 
       <td> <p> 2000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> <p> 6144 </p> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a><br /><a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Callisto </p> </td> 
       <td> <p> 570, 565, 560, 555, 550, 545 </p> </td> 
       <td> <p> 3000-3400 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 2/4 </p> </td> 
       <td> <p> 2000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> <p> 6144 </p> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a><br /><a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td rowspan="3"> <p> <a href="Athlon II">Athlon II</a> </p> </td> 
       <td> <p> Propus </p> </td> 
       <td> </td> 
       <td> <p> 2200?2800 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 4 </p> </td> 
       <td> <p> 2000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a><br /><a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Rana </p> </td> 
       <td> </td> 
       <td> <p> 2200?3100 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 3 </p> </td> 
       <td> <p> 2000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512 </p> </td> 
       <td> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a><br /><a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> Regor </p> </td> 
       <td> </td> 
       <td> <p> 2800-3000 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 2 </p> </td> 
       <td> <p> 2000 </p> </td> 
       <td> <p> 64+64 </p> </td> 
       <td> <p> 512, 1024 </p> </td> 
       <td> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a><br /><a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> <a href="AMD_Sempron#Sempron">Sempron</a> </p> </td> 
       <td> <p> Sargas </p> </td> 
       <td> <p> 140 </p> </td> 
       <td> <p> 2700 </p> </td> 
       <td> <p> <a href="Socket AM2+">Socket AM2+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 1 </p> </td> 
       <td> <p> <span class="unknown-node">{{?}}</span> </p> </td> 
       <td> </td> 
       <td> <p> 1024 </p> </td> 
       <td> <p> &nbsp; </p> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a><br /><a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="PowerNow!">PowerNow!</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <td> <p> <a href="AMD_Turion#Turion_II">Turion II</a> </p> </td> 
       <td> <p> Caspian </p> </td> 
       <td> <p> &nbsp; </p> </td> 
       <td> <p> 2000-2700 </p> </td> 
       <td> <p> Socket S1G3 </p> </td> 
       <td> <p> 45 </p> </td> 
       <td> <p> 2 </p> </td> 
       <td> <p> 1800, 1600 </p> </td> 
       <td> <p> <span class="unknown-node">{{?}}</span> </p> </td> 
       <td> <p> 512, 1024 </p> </td> 
       <td> <p> &nbsp; </p> </td> 
       <td> <p> <a href="DDR2 SDRAM">DDR2</a> </p> </td> 
       <td> <p> <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="PowerNow!">PowerNow!</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="2"> <p> <a href="Microarchitecture">Architecture</a> </p> </th> 
       <th rowspan="2"> <p> Family </p> </th> 
       <th rowspan="2"> <p> Code Name </p> </th> 
       <th rowspan="2"> <p> Model Group </p> </th> 
       <th rowspan="2"> <p> Speed (<a href="Hertz">MHz</a>) </p> </th> 
       <th rowspan="2"> <p> Socket </p> </th> 
       <th rowspan="2"> <p> Process (nm) </p> </th> 
       <th rowspan="2"> <p> Cores </p> </th> 
       <th rowspan="2"> <p> <a href="Front side bus">FSB</a>/<a href="HyperTransport">HT</a>(<a href="Hertz">MHz</a>) </p> </th> 
       <th colspan="3"> <p> Cache (MB) </p> </th> 
       <th rowspan="2"> <p> Memory Controller </p> </th> 
       <th rowspan="2"> <p> Supported Features </p> </th> 
       <th rowspan="2"> <p> TDP (watts) </p> </th> 
       <th rowspan="2"> <p> GFLOPS/watt </p> </th> 
       <th rowspan="2"> <p> Processing Power (G<a href="FLOPS">FLOPS</a>) </p> </th> 
      </tr> 
      <tr> 
       <th> <p> <a href="CPU cache">L1</a> </p> </th> 
       <th> <p> <a href="CPU cache">L2</a> </p> </th> 
       <th> <p> <a href="CPU cache">L3</a> </p> </th> 
      </tr> 
      <tr> 
       <th rowspan="1"> <p> 15h &quot;<a href="Bulldozer (microarchitecture)">Bulldozer</a>&quot; </p> </th> 
       <td rowspan="1"> <p> <a href="List of AMD FX microprocessors">FX</a>, <a href="Opteron">Opteron</a> </p> </td> 
       <td> <p> Zambezi, Interlagos </p> </td> 
       <td> <p> 4100, 4120, 4130, 4150, 4170, 6100, 6120, 6130, 6200, 8100, 8120, 8140, 8150, 8170 </p> </td> 
       <td> <p> 2800-4500 (Includes Turbo Boost) </p> </td> 
       <td> <p> <a href="Socket AM3+">Socket AM3+</a><br /><a href="Socket AM3">Socket AM3</a> </p> </td> 
       <td> <p> 32 </p> </td> 
       <td> <p> 4/6/8* </p> </td> 
       <td> <p> 2600 </p> </td> 
       <td> <p> 4 x 256 KB Instr, 8 x 16 KB Data </p> </td> 
       <td> <p> 4 x 2 </p> </td> 
       <td> <p> 8 </p> </td> 
       <td> <p> <a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <a href="Advanced Vector Extensions">AVX</a>, <a href="SSE4.2">SSE4.2</a>, <a href="SSE4.1">SSE4.1</a>, <a href="AES instruction set">AES</a>, <a href="CLMUL">CLMUL</a>, <a href="XOP instruction set">XOP</a>, <a href="FMA4">FMA4</a>, <a href="CVT16 instruction set">CVT16</a>, <a href="MMX (instruction set)">MMX</a>, <a href="Streaming SIMD Extensions">SSE</a>, <a href="SSE2">SSE2</a>, <a href="SSE3">SSE3</a>, <a href="SSE4a">SSE4a</a>, <a href="3DNow!">Enhanced 3DNow!</a>, <a href="NX bit">NX bit</a>, <a href="AMD64">AMD64</a>, <a href="AMD-V">AMD-V</a>, <a href="Cool'n'Quiet">Cool'n'Quiet</a> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="1"> <p> <span class="unknown-node">{{?}}</span> &quot;<a href="Piledriver (microarchitecture)">Piledriver</a>&quot; </p> </th> 
       <td rowspan="1"> <p> <a href="List of AMD FX microprocessors">FX</a>, <a href="Opteron">Opteron</a>, <a href="Accelerated processing unit">APU</a> </p> </td> 
       <td> <p> Vishera </p> </td> 
       <td> <p> 4300, 4320, 4350, 6300, 6350, 8300, 8320, 8350, 9370, 9590 </p> </td> 
       <td> <p> 3300-4800 (Includes Turbo Boost) </p> </td> 
       <td> <p> <a href="Socket AM3+">Socket AM3+</a><br /><a href="Socket FM2">Socket FM2</a><br />FS1r2<br />FP2 </p> </td> 
       <td> <p> 32 </p> </td> 
       <td> <p> 4/6/8* </p> </td> 
       <td> <p> 2200 </p> </td> 
       <td> <p> <span class="unknown-node">{{?}}</span> </p> </td> 
       <td> <p> 4 x 2, 3 x 2, 2 x 2, 1 </p> </td> 
       <td> <p> 8, 4 </p> </td> 
       <td> <p> <a href="DDR3 SDRAM">DDR3</a> </p> </td> 
       <td> <p> <span class="unknown-node">{{?}}</span> </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="1"> <p> <span class="unknown-node">{{?}}</span> &quot;<a href="Steamroller (microarchitecture)">Steamroller</a>&quot; </p> </th> 
       <td rowspan="1"> <p> <a href="List of AMD FX microprocessors">FX</a>, <a href="Accelerated processing unit">APU</a> </p> </td> 
       <td> <p> Kaveri, Berlin </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> <p> <a href="Socket FM2">Socket FM2</a><br /><a href="Socket FM2">FM2+</a> </p> </td> 
       <td> <p> 28 </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="1"> <p> <span class="unknown-node">{{?}}</span> &quot;Excavator&quot; </p> </th> 
       <td rowspan="1"> <p> <a href="Accelerated processing unit">APU</a> </p> </td> 
       <td> <p> Carrizo </p> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
       <td> </td> 
      </tr> 
      <tr> 
       <th rowspan="2"> <p> <a href="Microarchitecture">Architecture</a> </p> </th> 
       <th rowspan="2"> <p> Family </p> </th> 
       <th rowspan="2"> <p> Code Name </p> </th> 
       <th rowspan="2"> <p> Model Group </p> </th> 
       <th rowspan="2"> <p> Speed (<a href="Hertz">MHz</a>) </p> </th> 
       <th rowspan="2"> <p> Socket </p> </th> 
       <th rowspan="2"> <p> Process (nm) </p> </th> 
       <th rowspan="2"> <p> Cores </p> </th> 
       <th rowspan="2"> <p> <a href="Front side bus">FSB</a>/<a href="HyperTransport">HT</a>(<a href="Hertz">MHz</a>) </p> </th> 
       <th colspan="3"> <p> Cache (MB) </p> </th> 
       <th rowspan="2"> <p> Memory Controller </p> </th> 
       <th rowspan="2"> <p> Supported Features </p> </th> 
       <th rowspan="2"> <p> TDP (watts) </p> </th> 
       <th rowspan="2"> <p> GFLOPS/watt </p> </th> 
       <th rowspan="2"> <p> Processing Power (G<a href="FLOPS">FLOPS</a>) </p> </th> 
      </tr> 
      <tr> 
       <th> <p> <a href="CPU cache">L1</a> </p> </th> 
       <th> <p> <a href="CPU cache">L2</a> </p> </th> 
       <th> <p> <a href="CPU cache">L3</a> </p> </th> 
      </tr> 
      <tr> 
      </tr> 
     </tbody>
    </table> 
    <div class="section"> 
     <h2>References</h2> 
     <div class="section-body"> 
      <p> <span class="unknown-node">{{Reflist}}</span> </p> 
     </div> 
    </div> 
    <div class="section"> 
     <h2>See also</h2> 
     <div class="section-body"> 
      <p> <span class="unknown-node">{{)}}</span> </p> 
      <ul> 
       <li> <a href="List of AMD microprocessors">List of AMD microprocessors</a></li> 
       <li> <a href="List of AMD mobile microprocessors">List of AMD mobile microprocessors</a></li> 
       <li> <a href="List of AMD Athlon microprocessors">List of AMD Athlon microprocessors</a></li> 
       <li> <a href="List of AMD Athlon XP microprocessors">List of AMD Athlon XP microprocessors</a></li> 
       <li> <a href="List of AMD Athlon 64 microprocessors">List of AMD Athlon 64 microprocessors</a></li> 
       <li> <a href="List of AMD Athlon X2 microprocessors">List of AMD Athlon X2 microprocessors</a></li> 
       <li> <a href="List of AMD Duron microprocessors">List of AMD Duron microprocessors</a></li> 
       <li> <a href="List of AMD Sempron microprocessors">List of AMD Sempron microprocessors</a></li> 
       <li> <a href="List of AMD Turion microprocessors">List of AMD Turion microprocessors</a></li> 
       <li> <a href="List of AMD Opteron microprocessors">List of AMD Opteron microprocessors</a></li> 
       <li> <a href="List of AMD Phenom microprocessors">List of AMD Phenom microprocessors</a></li> 
       <li> <a href="List of AMD FX microprocessors">List of AMD FX microprocessors</a></li> 
       <li> <a href="List of AMD Accelerated Processing Unit microprocessors">List of AMD Accelerated Processing Unit microprocessors</a></li> 
       <li> <a href="Advanced Micro Devices">Advanced Micro Devices</a></li> 
       <li> <a href="List of AMD CPU microarchitectures">List of AMD CPU microarchitectures</a></li> 
       <li> <a href="List of Intel microprocessors">List of Intel microprocessors</a></li> 
       <li> <a href="List of Intel CPU microarchitectures">List of Intel CPU microarchitectures</a></li> 
       <li> <a href="Comparison of Intel processors">Comparison of Intel processors</a></li> 
       <li> <a href="Comparison of AMD CPU microarchitectures">Comparison of AMD CPU microarchitectures</a></li> 
       <li> <a href="Comparison of AMD graphics processing units">Comparison of AMD graphics processing units</a></li> 
       <li> <a href="Comparison of Nvidia graphics processing units">Comparison of Nvidia graphics processing units</a></li> 
      </ul> 
      <p> <span class="unknown-node">{{AMD processors}}</span> </p> 
      <p> <span class="unknown-node">{{DEFAULTSORT:Comparison Of Amd Processors}}</span> <a href="Category:Lists of microprocessors">AMD</a> <a href="Category:Advanced Micro Devices x86 microprocessors">*</a> <a href="Category:Computing comparisons">AMD Processors</a> </p> 
     </div> 
    </div> 
   </div> 
  </div>    
 </body>
</html>