<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="PRM_DEVICE" id="PRM_DEVICE">
  
  
  <register acronym="PRCM_PRM_RSTCTRL" description="Global software cold and warm reset control. This register is auto-cleared. Only write 1 is possible. A read returns 0 only." id="PRCM_PRM_RSTCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Global COLD software reset control. [[br]]This bit is reset only upon a global cold source of reset. " end="1" id="RST_GLOBAL_COLD_SW" rwaccess="RW" width="1">
    <bitenum description="0X1 : Asserts a global COLD software reset. The software must ensure the SDRAM is properly put in sef-refresh mode before applying this reset." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0X0 : Global COLD software reset is cleared." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Global WARM software reset control. [[br]]This bit is reset upon any global source of reset (warm and cold). " end="0" id="RST_GLOBAL_WARM_SW" rwaccess="RW" width="1">
    <bitenum description="0X1 : Asserts a global warm software reset." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0X0 : Global warm software reset is cleared." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_RSTST" description="This register logs the global reset sources. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]" id="PRCM_PRM_RSTST" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" IcePick reset event. [[br]]This is a source of global warm reset initiated by the emulation. [[br]][warm reset insensitive] " end="9" id="ICEPICK_RST" rwaccess="RW" width="1">
    <bitenum description="0X1 : IcePick reset has occurred." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0X0 : No ICEPICK reset." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" " end="6" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="5" description=" External warm reset event [warm reset insensitive]" end="5" id="EXTERNAL_WARM_RST" rwaccess="RW" width="1">
    <bitenum description="0X1 : Global external warm reset has occurred." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0X0 : No global warm reset." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Watchdog1 timer reset event. [[br]]This is a source of global WARM reset. [[br]][warm reset insensitive] " end="4" id="WDT1_RST" rwaccess="RW" width="1">
    <bitenum description="0X1 : watchdog reset has occurred." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0X0 : No watchdog reset." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="2" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description=" Global warm software reset event [warm reset insensitive]" end="1" id="GLOBAL_WARM_SW_RST" rwaccess="RW" width="1">
    <bitenum description="0X1 : Global warm SW reset has occurred." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0X0 : No global warm SW reset" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Power-on (cold) reset event [warm reset insensitive]" end="0" id="GLOBAL_COLD_RST" rwaccess="RW" width="1">
    <bitenum description="0X1 : Power-on reset has occurred." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0X0 : No power-on reset." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_RSTTIME" description="Reset duration control. [warm reset insensitive]" id="PRCM_PRM_RSTTIME" offset="0x8" width="32">
    
  <bitfield begin="31" description=" " end="15" id="RESERVED_1" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description=" (Power domain) reset duration 2 (number of RM.SYSCLK clock cycles)" end="10" id="RSTTIME2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="9" description=" (Global) reset duration 1 (number of SYS_CLK clock cycles)" end="0" id="RSTTIME1" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_SRAM_COUNT" description="Common setup for SRAM LDO transition counters. Applies to all voltage domains. [warm reset insensitive]" id="PRCM_PRM_SRAM_COUNT" offset="0xC" width="32">
    
  <bitfield begin="31" description=" Determines the start-up duration of SRAM and ABB LDO. [[br]]The duration is computed as 16 x NbCycles of system clock cycles. [[br]]Target is 50us." end="24" id="STARTUP_COUNT" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Delay between retention/off assertion of last SRAM bank and SRAMALLRET signal to LDO is driven high. [[br]]Counting on system clock. [[br]]Target is 2us." end="16" id="SLPCNT_VALUE" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" SRAM LDO rampup time from retention to active mode. [[br]]The duration is computed as 8 x NbCycles of system clock cycles. [[br]]Target is 30us." end="8" id="VSETUPCNT_VALUE" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Delay between de-assertion of standby_rta_ret_on and standby_rta_ret_good. [[br]]Counting on system clock. [[br]]Target is 600ns." end="0" id="PCHARGECNT_VALUE" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_LDO_SRAM_CORE_SETUP" description="Setup of the SRAM LDO for CORE voltage domain. [warm reset insensitive]" id="PRCM_PRM_LDO_SRAM_CORE_SETUP" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Override on AIPOFF input of SRAM LDO." end="8" id="AIPOFF" rwaccess="RW" width="1">
    <bitenum description="AIPOFF signal is overriden to '1'. Corresponding SRAM LDO is disabled and in HZ mode." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="AIPOFF signal is not overriden" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" ENFUNC5 input of SRAM LDO." end="7" id="ENFUNC5" rwaccess="RW" width="1">
    <bitenum description="Active to retention is a two steps transfer" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Active to retention is a one step transfer" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" ENFUNC4 input of SRAM LDO." end="6" id="ENFUNC4" rwaccess="RW" width="1">
    <bitenum description="No external clock is supplied" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="One external clock is supplied" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" ENFUNC3 input of SRAM LDO. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="5" id="ENFUNC3_EXPORT" rwaccess="RW" width="1">
    <bitenum description="Sub regulation is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Sub regulation is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" ENFUNC2 input of SRAM LDO. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="4" id="ENFUNC2_EXPORT" rwaccess="RW" width="1">
    <bitenum description="External cap is not used" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="External cap is used" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" ENFUNC1 input of SRAM LDO. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="3" id="ENFUNC1_EXPORT" rwaccess="RW" width="1">
    <bitenum description="Short circuit protection is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Short circuit protection is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Determines whether SRAMNWA is supplied by VDDS or VDDAR during deep-sleep. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="2" id="ABBOFF_SLEEP_EXPORT" rwaccess="RW" width="1">
    <bitenum description="SRAMNWA supplied with VDDAR" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAMNWA supplied with VDDS" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Determines whether SRAMNWA is supplied by VDDS or VDDAR during active mode. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="1" id="ABBOFF_ACT_EXPORT" rwaccess="RW" width="1">
    <bitenum description="SRAMNWA supplied with VDDAR" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAMNWA supplied with VDDS" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Control for HD memory RTA feature. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. [[br]]Note : This feature is not used. " end="0" id="DISABLE_RTA_EXPORT" rwaccess="RW" width="1">
    <bitenum description="HD memory RTA feature is disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="HD memory RTA feature is enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_LDO_SRAM_CORE_CTRL" description="Control and status of the SRAM LDO for CORE voltage domain. [warm reset insensitive]" id="PRCM_PRM_LDO_SRAM_CORE_CTRL" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" Status indicating SRAM LDO state machine state." end="9" id="SRAM_IN_TRANSITION" rwaccess="R" width="1">
    <bitenum description="SRAM LDO state machine is in transition state" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAM LDO state machine is stable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" SRAMLDO status" end="8" id="SRAMLDO_STS" rwaccess="R" width="1">
    <bitenum description="SRAMLDO is on RETENTION mode." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAMLDO is in ACTIVE mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Control if the SRAM LDO retention mode is used or not." end="0" id="RETMODE_EN" rwaccess="RW" width="1">
    <bitenum description="SRAM LDO go to RET mode when all memory of voltage domain are OFF or RET" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAM LDO is not allowed to go to RET mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_LDO_SRAM_MPU_SETUP" description="Setup of the SRAM LDO for MPU voltage domain. [warm reset insensitive]" id="PRCM_PRM_LDO_SRAM_MPU_SETUP" offset="0x18" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Override on AIPOFF input of SRAM LDO." end="8" id="AIPOFF" rwaccess="RW" width="1">
    <bitenum description="AIPOFF signal is overriden to '1'. Corresponding SRAM LDO is disabled and in HZ mode." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="AIPOFF signal is not overriden" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" ENFUNC5 input of SRAM LDO." end="7" id="ENFUNC5" rwaccess="RW" width="1">
    <bitenum description="Active to retention is a two steps transfer" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Active to retention is a one step transfer" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" ENFUNC4 input of SRAM LDO." end="6" id="ENFUNC4" rwaccess="RW" width="1">
    <bitenum description="No external clock is supplied" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="One external clock is supplied" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" ENFUNC3 input of SRAM LDO. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="5" id="ENFUNC3_EXPORT" rwaccess="RW" width="1">
    <bitenum description="Sub regulation is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Sub regulation is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" ENFUNC2 input of SRAM LDO. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="4" id="ENFUNC2_EXPORT" rwaccess="RW" width="1">
    <bitenum description="External cap is not used" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="External cap is used" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" ENFUNC1 input of SRAM LDO. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="3" id="ENFUNC1_EXPORT" rwaccess="RW" width="1">
    <bitenum description="Short circuit protection is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Short circuit protection is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Determines whether SRAMNWA is supplied by VDDS or VDDAR during deep-sleep. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="2" id="ABBOFF_SLEEP_EXPORT" rwaccess="RW" width="1">
    <bitenum description="SRAMNWA supplied with VDDAR" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAMNWA supplied with VDDS" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Determines whether SRAMNWA is supplied by VDDS or VDDAR during active mode. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="1" id="ABBOFF_ACT_EXPORT" rwaccess="RW" width="1">
    <bitenum description="SRAMNWA supplied with VDDAR" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAMNWA supplied with VDDS" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Control for HD memory RTA feature. [[br]]After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. [[br]]Bitfield remains writable after this. " end="0" id="DISABLE_RTA_EXPORT" rwaccess="RW" width="1">
    <bitenum description="HD memory RTA feature is disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="HD memory RTA feature is enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_LDO_SRAM_MPU_CTRL" description="Control and status of the SRAM LDO for MPU voltage domain. [warm reset insensitive]" id="PRCM_PRM_LDO_SRAM_MPU_CTRL" offset="0x1C" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" Status indicating SRAM LDO state machine state." end="9" id="SRAM_IN_TRANSITION" rwaccess="R" width="1">
    <bitenum description="SRAM LDO state machine is in transition state" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAM LDO state machine is stable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" SRAMLDO status" end="8" id="SRAMLDO_STS" rwaccess="R" width="1">
    <bitenum description="SRAMLDO is on RETENTION mode." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAMLDO is in ACTIVE mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Control if the SRAM LDO retention mode is used or not." end="0" id="RETMODE_EN" rwaccess="RW" width="1">
    <bitenum description="SRAM LDO go to RET mode when all memory of voltage domain are OFF or RET" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SRAM LDO is not allowed to go to RET mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_IO_COUNT" description="This register allows controlling EMIF IO isolation removal setup. [warm reset insensitive]" id="PRCM_PRM_IO_COUNT" offset="0x20" width="32">
    
  <bitfield begin="31" description=" " end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" Determines the setup time of the DDR IOs going out of isolation. [[br]]Counting on the system clock. [[br]]Target is 1.5us." end="0" id="ISO_2_ON_TIME" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_IO_PMCTRL" description="This register allows controlling power management features of the IOs." id="PRCM_PRM_IO_PMCTRL" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" IO ISO Status." end="25" id="IO_ISO_STS" rwaccess="R" width="1">
    <bitenum description="IO isolation active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="IO isolation not active." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description=" IO ISO control. [[br]]writing this bit to '1' will kick off IO isolation. " end="24" id="IO_ISO_CTRL" rwaccess="RW" width="1">
    <bitenum description="Turn ON the IO isolation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Turn off the IO isolation." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="17" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="16" description=" Global IO wakeup enable. [[br]]This is a gating condition to all individual IO WUEN coming from control module. [[br]]Gating is done in the Spinner logic. " end="16" id="GLOBAL_WUEN" rwaccess="RW" width="1">
    <bitenum description="All individual IO WUEN from control module are going to IOs." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="All individual IO WUEN are gated in the Spinner logic (overriden to 0)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Gives value of WUCLKOUT signal coming back from IO pad ring." end="9" id="WUCLK_STS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" Direct control on WUCLKIN signal to IO pad ring." end="8" id="WUCLK_CTRL" rwaccess="RW" width="1">
    <bitenum description="WUCLKIN signal is driven to 1. IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="WUCLKIN signal is driven to 0. IO wakeup daisy chain is functional as well as IO whose wakeup feature is enabled." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Gives the functional status of the IO ring." end="5" id="IO_ON_STS" rwaccess="R" width="1">
    <bitenum description="All IOs are in the ON state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Part or all of the IOs are not in the ON state, that is are in isolation state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Control non-EMIF IO isolation extension." end="4" id="ISOOVR_EXTEND" rwaccess="RW" width="1">
    <bitenum description="Non-EMIF IO isolation is extended. &quot;EMIF_ON&quot; IO transition is stalled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Non-EMIF IO isolation is not extended. &quot;EMIF_ON&quot; IO transition happens as soon as automatic restore is completed." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="2" id="RESERVED_5" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description=" Gives value of ISOCLKOUT signal coming back from IO pad ring." end="1" id="ISOCLK_STS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" Override control on ISOCLKIN signal to IO pad ring.When not overriden, this signal is controlled by hardware only." end="0" id="ISOCLK_OVERRIDE" rwaccess="RW" width="1">
    <bitenum description="ISOCLKIN signal is overriden to active value ('1')." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="ISOCLKIN signal is not overriden." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_VC_VAL_BYPASS" description="This MMR has flag to indicate OPP change to EMIF to allow read/write leveling." id="PRCM_PRM_VC_VAL_BYPASS" offset="0x28" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" This bit controls read-write leveling of EMIF memories (DDR3). [[br]]It must be set in case OPP voltage change is done. " end="25" id="OPP_CHANGE_EMIF_LVL" rwaccess="RW" width="1">
    <bitenum description="disable leveling" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Enable leveling" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description=" " end="0" id="RESERVED_2" rwaccess="R" width="25"></bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_EMIF_CTRL" description="This register controls EMIF controller low power configurations." id="PRCM_PRM_EMIF_CTRL" offset="0x30" width="32">
    
  <bitfield begin="31" description=" Reserved " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" EMIF Controller DeepSleep Mode Enable. [[br]]This bit should be programmed to '1' (ON) before going into DeepSleep. [[br]]Must be cleared to '0' (OFF) after wakeup and EMIF configuration is completed. " end="0" id="EMIF_DEVOFF" rwaccess="RW" width="1">
    <bitenum description="EMIF Controller DeepSleep Mode is Enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="EMIF Controller DeepSleep Mode is Disabled." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
