{
  "module_name": "reg.h",
  "hash_id": "6ad842c54252587725c40116f98005064349060bd4eb82eec02eaf9db14d4af6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ti/wl18xx/reg.h",
  "human_readable_source": " \n \n\n#ifndef __REG_H__\n#define __REG_H__\n\n#define WL18XX_REGISTERS_BASE      0x00800000\n#define WL18XX_CODE_BASE           0x00000000\n#define WL18XX_DATA_BASE           0x00400000\n#define WL18XX_DOUBLE_BUFFER_BASE  0x00600000\n#define WL18XX_MCU_KEY_SEARCH_BASE 0x00700000\n#define WL18XX_PHY_BASE            0x00900000\n#define WL18XX_TOP_OCP_BASE        0x00A00000\n#define WL18XX_PACKET_RAM_BASE     0x00B00000\n#define WL18XX_HOST_BASE           0x00C00000\n\n#define WL18XX_REGISTERS_DOWN_SIZE 0x0000B000\n\n#define WL18XX_REG_BOOT_PART_START 0x00802000\n#define WL18XX_REG_BOOT_PART_SIZE  0x00014578\n\n#define WL18XX_PHY_INIT_MEM_ADDR   0x80926000\n#define WL18XX_PHY_END_MEM_ADDR\t   0x8093CA44\n#define WL18XX_PHY_INIT_MEM_SIZE \\\n\t(WL18XX_PHY_END_MEM_ADDR - WL18XX_PHY_INIT_MEM_ADDR)\n\n#define WL18XX_SDIO_WSPI_BASE\t\t(WL18XX_REGISTERS_BASE)\n#define WL18XX_REG_CONFIG_BASE\t\t(WL18XX_REGISTERS_BASE + 0x02000)\n#define WL18XX_WGCM_REGS_BASE\t\t(WL18XX_REGISTERS_BASE + 0x03000)\n#define WL18XX_ENC_BASE\t\t\t(WL18XX_REGISTERS_BASE + 0x04000)\n#define WL18XX_INTERRUPT_BASE\t\t(WL18XX_REGISTERS_BASE + 0x05000)\n#define WL18XX_UART_BASE\t\t(WL18XX_REGISTERS_BASE + 0x06000)\n#define WL18XX_WELP_BASE\t\t(WL18XX_REGISTERS_BASE + 0x07000)\n#define WL18XX_TCP_CKSM_BASE\t\t(WL18XX_REGISTERS_BASE + 0x08000)\n#define WL18XX_FIFO_BASE\t\t(WL18XX_REGISTERS_BASE + 0x09000)\n#define WL18XX_OCP_BRIDGE_BASE\t\t(WL18XX_REGISTERS_BASE + 0x0A000)\n#define WL18XX_PMAC_RX_BASE\t\t(WL18XX_REGISTERS_BASE + 0x14800)\n#define WL18XX_PMAC_ACM_BASE\t\t(WL18XX_REGISTERS_BASE + 0x14C00)\n#define WL18XX_PMAC_TX_BASE\t\t(WL18XX_REGISTERS_BASE + 0x15000)\n#define WL18XX_PMAC_CSR_BASE\t\t(WL18XX_REGISTERS_BASE + 0x15400)\n\n#define WL18XX_REG_ECPU_CONTROL\t\t(WL18XX_REGISTERS_BASE + 0x02004)\n#define WL18XX_REG_INTERRUPT_NO_CLEAR\t(WL18XX_REGISTERS_BASE + 0x050E8)\n#define WL18XX_REG_INTERRUPT_ACK\t(WL18XX_REGISTERS_BASE + 0x050F0)\n#define WL18XX_REG_INTERRUPT_TRIG\t(WL18XX_REGISTERS_BASE + 0x5074)\n#define WL18XX_REG_INTERRUPT_TRIG_H\t(WL18XX_REGISTERS_BASE + 0x5078)\n#define WL18XX_REG_INTERRUPT_MASK\t(WL18XX_REGISTERS_BASE + 0x0050DC)\n\n#define WL18XX_REG_CHIP_ID_B\t\t(WL18XX_REGISTERS_BASE + 0x01542C)\n\n#define WL18XX_SLV_MEM_DATA\t\t(WL18XX_HOST_BASE + 0x0018)\n#define WL18XX_SLV_REG_DATA\t\t(WL18XX_HOST_BASE + 0x0008)\n\n \n#define WL18XX_SCR_PAD0\t\t\t(WL18XX_REGISTERS_BASE + 0x0154EC)\n#define WL18XX_SCR_PAD1\t\t\t(WL18XX_REGISTERS_BASE + 0x0154F0)\n#define WL18XX_SCR_PAD2\t\t\t(WL18XX_REGISTERS_BASE + 0x0154F4)\n#define WL18XX_SCR_PAD3\t\t\t(WL18XX_REGISTERS_BASE + 0x0154F8)\n#define WL18XX_SCR_PAD4\t\t\t(WL18XX_REGISTERS_BASE + 0x0154FC)\n#define WL18XX_SCR_PAD4_SET\t\t(WL18XX_REGISTERS_BASE + 0x015504)\n#define WL18XX_SCR_PAD4_CLR\t\t(WL18XX_REGISTERS_BASE + 0x015500)\n#define WL18XX_SCR_PAD5\t\t\t(WL18XX_REGISTERS_BASE + 0x015508)\n#define WL18XX_SCR_PAD5_SET\t\t(WL18XX_REGISTERS_BASE + 0x015510)\n#define WL18XX_SCR_PAD5_CLR\t\t(WL18XX_REGISTERS_BASE + 0x01550C)\n#define WL18XX_SCR_PAD6\t\t\t(WL18XX_REGISTERS_BASE + 0x015514)\n#define WL18XX_SCR_PAD7\t\t\t(WL18XX_REGISTERS_BASE + 0x015518)\n#define WL18XX_SCR_PAD8\t\t\t(WL18XX_REGISTERS_BASE + 0x01551C)\n#define WL18XX_SCR_PAD9\t\t\t(WL18XX_REGISTERS_BASE + 0x015520)\n\n \n#define WL18XX_SPARE_A1\t\t\t(WL18XX_REGISTERS_BASE + 0x002194)\n#define WL18XX_SPARE_A2\t\t\t(WL18XX_REGISTERS_BASE + 0x002198)\n#define WL18XX_SPARE_A3\t\t\t(WL18XX_REGISTERS_BASE + 0x00219C)\n#define WL18XX_SPARE_A4\t\t\t(WL18XX_REGISTERS_BASE + 0x0021A0)\n#define WL18XX_SPARE_A5\t\t\t(WL18XX_REGISTERS_BASE + 0x0021A4)\n#define WL18XX_SPARE_A6\t\t\t(WL18XX_REGISTERS_BASE + 0x0021A8)\n#define WL18XX_SPARE_A7\t\t\t(WL18XX_REGISTERS_BASE + 0x0021AC)\n#define WL18XX_SPARE_A8\t\t\t(WL18XX_REGISTERS_BASE + 0x0021B0)\n#define WL18XX_SPARE_B1\t\t\t(WL18XX_REGISTERS_BASE + 0x015524)\n#define WL18XX_SPARE_B2\t\t\t(WL18XX_REGISTERS_BASE + 0x015528)\n#define WL18XX_SPARE_B3\t\t\t(WL18XX_REGISTERS_BASE + 0x01552C)\n#define WL18XX_SPARE_B4\t\t\t(WL18XX_REGISTERS_BASE + 0x015530)\n#define WL18XX_SPARE_B5\t\t\t(WL18XX_REGISTERS_BASE + 0x015534)\n#define WL18XX_SPARE_B6\t\t\t(WL18XX_REGISTERS_BASE + 0x015538)\n#define WL18XX_SPARE_B7\t\t\t(WL18XX_REGISTERS_BASE + 0x01553C)\n#define WL18XX_SPARE_B8\t\t\t(WL18XX_REGISTERS_BASE + 0x015540)\n\n#define WL18XX_REG_COMMAND_MAILBOX_PTR\t(WL18XX_SCR_PAD0)\n#define WL18XX_REG_EVENT_MAILBOX_PTR\t(WL18XX_SCR_PAD1)\n#define WL18XX_EEPROMLESS_IND\t\t(WL18XX_SCR_PAD4)\n\n#define WL18XX_WELP_ARM_COMMAND\t\t(WL18XX_REGISTERS_BASE + 0x7100)\n#define WL18XX_ENABLE\t\t\t(WL18XX_REGISTERS_BASE + 0x01543C)\n#define TOP_FN0_CCCR_REG_32\t\t(WL18XX_TOP_OCP_BASE + 0x64)\n\n \n#define PLATFORM_DETECTION\t\t0xA0E3E0\n#define OCS_EN\t\t\t\t0xA02080\n#define PRIMARY_CLK_DETECT\t\t0xA020A6\n#define PLLSH_COEX_PLL_N\t\t0xA02384\n#define PLLSH_COEX_PLL_M\t\t0xA02382\n#define PLLSH_COEX_PLL_SWALLOW_EN\t0xA0238E\n#define PLLSH_WL_PLL_SEL\t\t0xA02398\n\n#define PLLSH_WCS_PLL_N\t\t\t0xA02362\n#define PLLSH_WCS_PLL_M\t\t\t0xA02360\n#define PLLSH_WCS_PLL_Q_FACTOR_CFG_1\t0xA02364\n#define PLLSH_WCS_PLL_Q_FACTOR_CFG_2\t0xA02366\n#define PLLSH_WCS_PLL_P_FACTOR_CFG_1\t0xA02368\n#define PLLSH_WCS_PLL_P_FACTOR_CFG_2\t0xA0236A\n#define PLLSH_WCS_PLL_SWALLOW_EN\t0xA0236C\n#define PLLSH_WL_PLL_EN\t\t\t0xA02392\n\n#define PLLSH_WCS_PLL_Q_FACTOR_CFG_1_MASK\t0xFFFF\n#define PLLSH_WCS_PLL_Q_FACTOR_CFG_2_MASK\t0x007F\n#define PLLSH_WCS_PLL_P_FACTOR_CFG_1_MASK\t0xFFFF\n#define PLLSH_WCS_PLL_P_FACTOR_CFG_2_MASK\t0x000F\n\n#define PLLSH_WL_PLL_EN_VAL1\t\t0x7\n#define PLLSH_WL_PLL_EN_VAL2\t\t0x2\n#define PLLSH_COEX_PLL_SWALLOW_EN_VAL1\t0x2\n#define PLLSH_COEX_PLL_SWALLOW_EN_VAL2\t0x11\n\n#define PLLSH_WCS_PLL_SWALLOW_EN_VAL1\t0x1\n#define PLLSH_WCS_PLL_SWALLOW_EN_VAL2\t0x12\n\n#define PLLSH_WL_PLL_SEL_WCS_PLL\t0x0\n#define PLLSH_WL_PLL_SEL_COEX_PLL\t0x1\n\n#define WL18XX_REG_FUSE_DATA_1_3\t0xA0260C\n#define WL18XX_PG_VER_MASK\t\t0x70\n#define WL18XX_PG_VER_OFFSET\t\t4\n#define WL18XX_ROM_VER_MASK\t\t0x3e00\n#define WL18XX_ROM_VER_OFFSET\t\t9\n#define WL18XX_METAL_VER_MASK\t\t0xC\n#define WL18XX_METAL_VER_OFFSET\t\t2\n#define WL18XX_NEW_METAL_VER_MASK\t0x180\n#define WL18XX_NEW_METAL_VER_OFFSET\t7\n\n#define WL18XX_PACKAGE_TYPE_OFFSET\t13\n#define WL18XX_PACKAGE_TYPE_WSP\t\t0\n\n#define WL18XX_REG_FUSE_DATA_2_3\t0xA02614\n#define WL18XX_RDL_VER_MASK\t\t0x1f00\n#define WL18XX_RDL_VER_OFFSET\t\t8\n\n#define WL18XX_REG_FUSE_BD_ADDR_1\t0xA02602\n#define WL18XX_REG_FUSE_BD_ADDR_2\t0xA02606\n\n#define WL18XX_CMD_MBOX_ADDRESS\t\t0xB007B4\n\n#define WL18XX_FW_STATUS_ADDR\t\t0x50F8\n\n#define CHIP_ID_185x_PG10              (0x06030101)\n#define CHIP_ID_185x_PG20              (0x06030111)\n\n \n#define WL18XX_INTR_TRIG_CMD       BIT(28)\n\n \n#define WL18XX_INTR_TRIG_EVENT_ACK BIT(29)\n\n \n#define WL18XX_SCR_PAD8_PLT\t0xBABABEBE\n\nenum {\n\tCOMPONENT_NO_SWITCH\t= 0x0,\n\tCOMPONENT_2_WAY_SWITCH\t= 0x1,\n\tCOMPONENT_3_WAY_SWITCH\t= 0x2,\n\tCOMPONENT_MATCHING\t= 0x3,\n};\n\nenum {\n\tFEM_NONE\t= 0x0,\n\tFEM_VENDOR_1\t= 0x1,\n\tFEM_VENDOR_2\t= 0x2,\n\tFEM_VENDOR_3\t= 0x3,\n};\n\nenum {\n\tBOARD_TYPE_EVB_18XX     = 0,\n\tBOARD_TYPE_DVP_18XX     = 1,\n\tBOARD_TYPE_HDK_18XX     = 2,\n\tBOARD_TYPE_FPGA_18XX    = 3,\n\tBOARD_TYPE_COM8_18XX    = 4,\n\n\tNUM_BOARD_TYPES,\n};\n\nenum wl18xx_rdl_num {\n\tRDL_NONE\t= 0,\n\tRDL_1_HP\t= 1,\n\tRDL_2_SP\t= 2,\n\tRDL_3_HP\t= 3,\n\tRDL_4_SP\t= 4,\n\tRDL_5_SP\t= 0x11,\n\tRDL_6_SP\t= 0x12,\n\tRDL_7_SP\t= 0x13,\n\tRDL_8_SP\t= 0x14,\n\n\t_RDL_LAST,\n\tRDL_MAX = _RDL_LAST - 1,\n};\n\n\n \n#define WL18XX_PHY_FPGA_SPARE_1\t\t0x8093CA40\n\n \n#define MEM_FDSP_CLK_120_DISABLE        0x80000000\n\n \n#define MEM_FDSP_CODERAM_FUNC_CLK_SEL\t0xC0000000\n\n \n#define MEM_FDSP_CLK_120_ENABLE\t\t0x40000000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}