\doxysection{UART\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{structUART__InitTypeDef}{}\label{structUART__InitTypeDef}\index{UART\_InitTypeDef@{UART\_InitTypeDef}}


UART Init Structure definition.  




{\ttfamily \#include $<$stm32wlxx\+\_\+hal\+\_\+uart.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUART__InitTypeDef_aaad609733f3fd8146c8745e953a91b2a}{Baud\+Rate}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUART__InitTypeDef_ae5e60b9a021fe0009588fc86c7584a5a}{Word\+Length}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUART__InitTypeDef_a8394ba239444e3e5fe1ada1c37cb1019}{Stop\+Bits}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUART__InitTypeDef_a1d60a99b8f3965f01ab23444b154ba79}{Parity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUART__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUART__InitTypeDef_a0a933d213b17470c582c8fec23a24d09}{Hw\+Flow\+Ctl}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUART__InitTypeDef_a35770b237370fda7fd0fabad22898490}{Over\+Sampling}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUART__InitTypeDef_af699e096fa74b5f58c1ee172025981ba}{One\+Bit\+Sampling}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUART__InitTypeDef_ab791f8fac403d508e1c53b6f27cf1f24}{Clock\+Prescaler}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UART Init Structure definition. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00046}{46}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structUART__InitTypeDef_aaad609733f3fd8146c8745e953a91b2a}\label{structUART__InitTypeDef_aaad609733f3fd8146c8745e953a91b2a} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!BaudRate@{BaudRate}}
\index{BaudRate@{BaudRate}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{BaudRate}{BaudRate}}
{\footnotesize\ttfamily uint32\+\_\+t Baud\+Rate}

This member configures the UART communication baud rate. The baud rate register is computed using the following formula\+:
\begin{DoxyItemize}
\item LPUART\+: Baud Rate Register = ((256 \texorpdfstring{$\ast$}{*} lpuart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))
\end{DoxyItemize}

where lpuart\+\_\+ker\+\_\+ck\+\_\+pres is the UART input clock divided by a prescaler
\begin{DoxyItemize}
\item UART\+:
\begin{DoxyItemize}
\item If oversampling is 16 or in LIN mode, Baud Rate Register = ((uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))
\item If oversampling is 8, Baud Rate Register\mbox{[}15\+:4\mbox{]} = ((2 \texorpdfstring{$\ast$}{*} uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}15\+:4\mbox{]} Baud Rate Register\mbox{[}3\mbox{]} = 0 Baud Rate Register\mbox{[}2\+:0\mbox{]} = (((2 \texorpdfstring{$\ast$}{*} uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}3\+:0\mbox{]}) \texorpdfstring{$>$}{>}\texorpdfstring{$>$}{>} 1
\end{DoxyItemize}

where uart\+\_\+ker\+\_\+ckpres is the UART input clock divided by a prescaler 
\end{DoxyItemize}

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00048}{48}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{structUART__InitTypeDef_ab791f8fac403d508e1c53b6f27cf1f24}\label{structUART__InitTypeDef_ab791f8fac403d508e1c53b6f27cf1f24} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!ClockPrescaler@{ClockPrescaler}}
\index{ClockPrescaler@{ClockPrescaler}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockPrescaler}{ClockPrescaler}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Prescaler}

Specifies the prescaler value used to divide the UART clock source. This parameter can be a value of \doxylink{group__UART__ClockPrescaler}{UART Clock Prescaler}. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00094}{94}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{structUART__InitTypeDef_a0a933d213b17470c582c8fec23a24d09}\label{structUART__InitTypeDef_a0a933d213b17470c582c8fec23a24d09} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!HwFlowCtl@{HwFlowCtl}}
\index{HwFlowCtl@{HwFlowCtl}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{HwFlowCtl}{HwFlowCtl}}
{\footnotesize\ttfamily uint32\+\_\+t Hw\+Flow\+Ctl}

Specifies whether the hardware flow control mode is enabled or disabled. This parameter can be a value of \doxylink{group__UART__Hardware__Flow__Control}{UART Hardware Flow Control}. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00082}{82}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{structUART__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}\label{structUART__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies whether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of \doxylink{group__UART__Mode}{UART Transfer Mode}. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00079}{79}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{structUART__InitTypeDef_af699e096fa74b5f58c1ee172025981ba}\label{structUART__InitTypeDef_af699e096fa74b5f58c1ee172025981ba} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!OneBitSampling@{OneBitSampling}}
\index{OneBitSampling@{OneBitSampling}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OneBitSampling}{OneBitSampling}}
{\footnotesize\ttfamily uint32\+\_\+t One\+Bit\+Sampling}

Specifies whether a single sample or three samples\textquotesingle{} majority vote is selected. Selecting the single sample method increases the receiver tolerance to clock deviations. This parameter can be a value of \doxylink{group__UART__OneBit__Sampling}{UART One Bit Sampling Method}. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00090}{90}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{structUART__InitTypeDef_a35770b237370fda7fd0fabad22898490}\label{structUART__InitTypeDef_a35770b237370fda7fd0fabad22898490} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!OverSampling@{OverSampling}}
\index{OverSampling@{OverSampling}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OverSampling}{OverSampling}}
{\footnotesize\ttfamily uint32\+\_\+t Over\+Sampling}

Specifies whether the Over sampling 8 is enabled or disabled, to achieve higher speed (up to f\+\_\+\+PCLK/8). This parameter can be a value of \doxylink{group__UART__Over__Sampling}{UART Over Sampling}. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00086}{86}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{structUART__InitTypeDef_a1d60a99b8f3965f01ab23444b154ba79}\label{structUART__InitTypeDef_a1d60a99b8f3965f01ab23444b154ba79} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!Parity@{Parity}}
\index{Parity@{Parity}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Parity}{Parity}}
{\footnotesize\ttfamily uint32\+\_\+t Parity}

Specifies the parity mode. This parameter can be a value of \doxylink{group__UART__Parity}{UART Parity} \begin{DoxyNote}{Note}
When parity is enabled, the computed parity is inserted at the MSB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits). 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00072}{72}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{structUART__InitTypeDef_a8394ba239444e3e5fe1ada1c37cb1019}\label{structUART__InitTypeDef_a8394ba239444e3e5fe1ada1c37cb1019} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!StopBits@{StopBits}}
\index{StopBits@{StopBits}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{StopBits}{StopBits}}
{\footnotesize\ttfamily uint32\+\_\+t Stop\+Bits}

Specifies the number of stop bits transmitted. This parameter can be a value of \doxylink{group__UART__Stop__Bits}{UART Number of Stop Bits}. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{structUART__InitTypeDef_ae5e60b9a021fe0009588fc86c7584a5a}\label{structUART__InitTypeDef_ae5e60b9a021fe0009588fc86c7584a5a} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!WordLength@{WordLength}}
\index{WordLength@{WordLength}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WordLength}{WordLength}}
{\footnotesize\ttfamily uint32\+\_\+t Word\+Length}

Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of \doxylink{group__UARTEx__Word__Length}{UARTEx Word Length}. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00066}{66}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32wlxx__hal__uart_8h}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}\end{DoxyCompactItemize}
