--------------- Build Started: 10/31/2022 18:22:59 Project: Design05, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\zinch\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\zinch\Documents\PSoC Creator\Workspace01\Design05.cydsn\Design05.cyprj" -d CY8C4248LQI-BL583 -s "C:\Users\zinch\Documents\PSoC Creator\Workspace01\Design05.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: \CapSense1:Cmod(0)\, \CapSense1:Sns(0)\, \CapSense1:Sns(1)\, \CapSense1:Sns(2)\, \CapSense1:Sns(3)\, \UART:rx(0)\, \UART:tx(0)\
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 10/31/2022 18:23:06 ---------------
