  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../compute_row_operations.cpp' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/compute_row_operations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../compute_row_operations.h' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/compute_row_operations.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../compute_row_operations_tb.cpp' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/compute_row_operations_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../input_row_ops.txt' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/input_row_ops.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=compute_row_operations' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying config ini 'part=xczu7ev-ffvc1156-2-e' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1465] Applying config ini 'clock=100MHz' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(9)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=27%' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=rtl' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.26 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.46 seconds; current allocated memory: 264.215 MB.
INFO: [HLS 200-10] Analyzing design file '../compute_row_operations.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.43 seconds. CPU system time: 0.65 seconds. Elapsed time: 6.27 seconds; current allocated memory: 266.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,621 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 253 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 205 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 647 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,267 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 860 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 870 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 878 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/TestWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-241] Aggregating maxi variable 'non_zero' with compact=none mode in 8-bits (../compute_row_operations.cpp:7:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_17_2> at ../compute_row_operations.cpp:17:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_4> at ../compute_row_operations.cpp:25:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_31_5> at ../compute_row_operations.cpp:31:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_37_6> at ../compute_row_operations.cpp:37:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_89_10> at ../compute_row_operations.cpp:89:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_7' is marked as complete unroll implied by the pipeline pragma (../compute_row_operations.cpp:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_8' is marked as complete unroll implied by the pipeline pragma (../compute_row_operations.cpp:69:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_7' (../compute_row_operations.cpp:48:26) in function 'compute_row_operations' completely with a factor of 10 (../compute_row_operations.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_8' (../compute_row_operations.cpp:69:26) in function 'compute_row_operations' completely with a factor of 10 (../compute_row_operations.cpp:7:0)
INFO: [HLS 214-421] Automatically partitioning small array 'syndrome_cache' completely based on array size. (../compute_row_operations.cpp:13:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'L_cache' due to pipeline pragma (../compute_row_operations.cpp:11:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'non_zero_cache' due to pipeline pragma (../compute_row_operations.cpp:12:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'syndrome_cache' due to pipeline pragma (../compute_row_operations.cpp:13:11)
INFO: [HLS 214-248] Applying array_partition to 'L_cache': Complete partitioning on dimension 2. (../compute_row_operations.cpp:11:8)
INFO: [HLS 214-248] Applying array_partition to 'non_zero_cache': Complete partitioning on dimension 2. (../compute_row_operations.cpp:12:11)
INFO: [HLS 214-248] Applying array_partition to 'syndrome_cache': Complete partitioning on dimension 1. (../compute_row_operations.cpp:13:11)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../compute_row_operations.cpp:15:22)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 16 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../compute_row_operations.cpp:23:22)
INFO: [HLS 214-115] Multiple burst writes of length 15 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../compute_row_operations.cpp:87:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.91 seconds; current allocated memory: 268.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 268.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 270.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 271.242 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../compute_row_operations.cpp:51:25) to (../compute_row_operations.cpp:74:16) in function 'compute_row_operations'... converting 47 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 296.961 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_15_1'(../compute_row_operations.cpp:15:22) and 'VITIS_LOOP_17_2'(../compute_row_operations.cpp:17:26) in function 'compute_row_operations' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_23_3'(../compute_row_operations.cpp:23:22) and 'VITIS_LOOP_25_4'(../compute_row_operations.cpp:25:26) in function 'compute_row_operations' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_9'(../compute_row_operations.cpp:87:22) and 'VITIS_LOOP_89_10'(../compute_row_operations.cpp:89:27) in function 'compute_row_operations' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (../compute_row_operations.cpp:15:22) in function 'compute_row_operations'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_3' (../compute_row_operations.cpp:23:22) in function 'compute_row_operations'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_9' (../compute_row_operations.cpp:87:22) in function 'compute_row_operations'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 335.625 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_row_operations' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_15_1_VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 337.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 337.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3_VITIS_LOOP_25_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_3_VITIS_LOOP_25_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 338.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 338.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 338.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 338.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_6'.
WARNING: [HLS 200-885] The II Violation in module 'compute_row_operations_Pipeline_VITIS_LOOP_37_6' (loop 'VITIS_LOOP_37_6'): Unable to schedule 'store' operation 0 bit ('L_cache_9_addr_write_ln80', ../compute_row_operations.cpp:80) of variable 'mul_9', ../compute_row_operations.cpp:80 on array 'L_cache_9' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L_cache_9'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 28, loop 'VITIS_LOOP_37_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 353.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 369.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_9_VITIS_LOOP_89_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_9_VITIS_LOOP_89_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 369.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 369.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 369.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 369.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_17_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 369.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4' pipeline 'VITIS_LOOP_23_3_VITIS_LOOP_25_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 369.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_31_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 369.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_37_6' pipeline 'VITIS_LOOP_37_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_9_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_9_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_9_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_37_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 370.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10' pipeline 'VITIS_LOOP_87_9_VITIS_LOOP_89_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 389.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/L' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/non_zero' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/syndrome' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/size_checks' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/size_vnode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_row_operations' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'L', 'non_zero', 'syndrome', 'size_checks', 'size_vnode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations'.
INFO: [RTMG 210-278] Implementing memory 'compute_row_operations_L_cache_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_row_operations_L_cache_6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_row_operations_non_zero_cache_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 394.168 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 398.066 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.98 seconds; current allocated memory: 411.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_row_operations.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_row_operations.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 14.29 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.43 seconds; peak allocated memory: 411.891 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 29s
