

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Tue Apr  4 23:55:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        test_histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.828 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6997|     6997|  34.985 us|  34.985 us|  6998|  6998|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |     6995|     6995|        10|          7|          1|   999|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 7, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 13 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 14 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [test_histogram/histogram.cpp:3]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feature, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %feature"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hist"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln11 = store i10 0, i10 %i" [test_histogram/histogram.cpp:11]   --->   Operation 25 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [test_histogram/histogram.cpp:11]   --->   Operation 28 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [test_histogram/histogram.cpp:11]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.91ns)   --->   "%icmp_ln11 = icmp_eq  i10 %i_1, i10 999" [test_histogram/histogram.cpp:11]   --->   Operation 31 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 999, i64 999, i64 999"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln11 = add i10 %i_1, i10 1" [test_histogram/histogram.cpp:11]   --->   Operation 33 'add' 'add_ln11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split, void %for.end" [test_histogram/histogram.cpp:11]   --->   Operation 34 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i_1" [test_histogram/histogram.cpp:11]   --->   Operation 35 'zext' 'i_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%feature_addr = getelementptr i32 %feature, i64 0, i64 %i_cast" [test_histogram/histogram.cpp:13]   --->   Operation 36 'getelementptr' 'feature_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%m = load i10 %feature_addr" [test_histogram/histogram.cpp:13]   --->   Operation 37 'load' 'm' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %i_cast" [test_histogram/histogram.cpp:14]   --->   Operation 38 'getelementptr' 'weight_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%weight_load = load i10 %weight_addr" [test_histogram/histogram.cpp:14]   --->   Operation 39 'load' 'weight_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln11 = store i10 %add_ln11, i10 %i" [test_histogram/histogram.cpp:11]   --->   Operation 40 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%m = load i10 %feature_addr" [test_histogram/histogram.cpp:13]   --->   Operation 41 'load' 'm' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%weight_load = load i10 %weight_addr" [test_histogram/histogram.cpp:14]   --->   Operation 42 'load' 'weight_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %m" [test_histogram/histogram.cpp:15]   --->   Operation 43 'zext' 'zext_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln15" [test_histogram/histogram.cpp:15]   --->   Operation 44 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 45 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%hist_load = load i10 %hist_addr" [test_histogram/histogram.cpp:15]   --->   Operation 46 'load' 'hist_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 47 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln15" [test_histogram/histogram.cpp:15]   --->   Operation 47 'icmp' 'addr_cmp' <Predicate = (!icmp_ln11)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln15 = store i64 %zext_ln15, i64 %reuse_addr_reg" [test_histogram/histogram.cpp:15]   --->   Operation 48 'store' 'store_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 49 'load' 'reuse_reg_load' <Predicate = (!icmp_ln11 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (1.23ns)   --->   "%hist_load = load i10 %hist_addr" [test_histogram/histogram.cpp:15]   --->   Operation 50 'load' 'hist_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 51 [1/1] (0.44ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %hist_load" [test_histogram/histogram.cpp:15]   --->   Operation 51 'select' 'reuse_select' <Predicate = (!icmp_ln11)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [test_histogram/histogram.cpp:18]   --->   Operation 65 'ret' 'ret_ln18' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.82>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%wt = bitcast i32 %weight_load" [test_histogram/histogram.cpp:14]   --->   Operation 52 'bitcast' 'wt' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%x = bitcast i32 %reuse_select" [test_histogram/histogram.cpp:15]   --->   Operation 53 'bitcast' 'x' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 54 [6/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 54 'fadd' 'add' <Predicate = (!icmp_ln11)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.82>
ST_5 : Operation 55 [5/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 55 'fadd' 'add' <Predicate = (!icmp_ln11)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.82>
ST_6 : Operation 56 [4/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 56 'fadd' 'add' <Predicate = (!icmp_ln11)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.82>
ST_7 : Operation 57 [3/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 57 'fadd' 'add' <Predicate = (!icmp_ln11)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.82>
ST_8 : Operation 58 [2/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 58 'fadd' 'add' <Predicate = true> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.82>
ST_9 : Operation 59 [1/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 59 'fadd' 'add' <Predicate = true> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [test_histogram/histogram.cpp:9]   --->   Operation 60 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %add" [test_histogram/histogram.cpp:16]   --->   Operation 61 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i10 %hist_addr" [test_histogram/histogram.cpp:16]   --->   Operation 62 'store' 'store_ln16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i32 %reuse_reg" [test_histogram/histogram.cpp:16]   --->   Operation 63 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [test_histogram/histogram.cpp:11]   --->   Operation 64 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', test_histogram/histogram.cpp:11) on local variable 'i' [22]  (0 ns)
	'getelementptr' operation ('feature_addr', test_histogram/histogram.cpp:13) [31]  (0 ns)
	'load' operation ('m', test_histogram/histogram.cpp:13) on array 'feature' [32]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 2.47ns
The critical path consists of the following:
	'load' operation ('m', test_histogram/histogram.cpp:13) on array 'feature' [32]  (1.24 ns)
	'getelementptr' operation ('hist_addr', test_histogram/histogram.cpp:15) [37]  (0 ns)
	'load' operation ('hist_load', test_histogram/histogram.cpp:15) on array 'hist' [40]  (1.24 ns)

 <State 3>: 1.69ns
The critical path consists of the following:
	'load' operation ('hist_load', test_histogram/histogram.cpp:15) on array 'hist' [40]  (1.24 ns)
	'select' operation ('reuse_select', test_histogram/histogram.cpp:15) [42]  (0.449 ns)

 <State 4>: 4.83ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:16) [44]  (4.83 ns)

 <State 5>: 4.83ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:16) [44]  (4.83 ns)

 <State 6>: 4.83ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:16) [44]  (4.83 ns)

 <State 7>: 4.83ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:16) [44]  (4.83 ns)

 <State 8>: 4.83ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:16) [44]  (4.83 ns)

 <State 9>: 4.83ns
The critical path consists of the following:
	'fadd' operation ('add', test_histogram/histogram.cpp:16) [44]  (4.83 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln16', test_histogram/histogram.cpp:16) of variable 'bitcast_ln16', test_histogram/histogram.cpp:16 on array 'hist' [46]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
