verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module NN /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/runs/RUN_2024-12-28_14-24-39/01-verilator-lint/_deps.vlt /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/runs/RUN_2024-12-28_14-24-39/tmp/358abbcee5404ec7834b8751d54ebe2b.bb.v /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/NN.sv --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__openlane__ +define+__pnr__ +define+USE_POWER_PINS
