# Single Cycle CPU
the CPU support RISC_V instruction: add, sub, and, or, slt
