v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43000 45000 1 270 0 dtl_4_and_nand.sym
{
T 44900 45000 5 10 0 0 270 0 1
device=Diode Transistor Logic 4-input AND/NAND
T 44200 43900 5 10 1 1 270 0 1
refdes=G2
}
C 45000 45000 1 270 0 dtl_4_and_nand.sym
{
T 46900 45000 5 10 0 0 270 0 1
device=Diode Transistor Logic 4-input AND/NAND
T 46200 43900 5 10 1 1 270 0 1
refdes=G3
}
C 47000 45000 1 270 0 dtl_4_and_nand.sym
{
T 48900 45000 5 10 0 0 270 0 1
device=Diode Transistor Logic 4-input AND/NAND
T 48200 43900 5 10 1 1 270 0 1
refdes=G4
}
C 55000 45000 1 270 0 dtl_4_and_nand.sym
{
T 56900 45000 5 10 0 0 270 0 1
device=Diode Transistor Logic 4-input AND/NAND
T 56200 43900 5 10 1 1 270 0 1
refdes=G8
}
C 49000 45000 1 270 0 dtl_4_and_nand.sym
{
T 50900 45000 5 10 0 0 270 0 1
device=Diode Transistor Logic 4-input AND/NAND
T 50200 43900 5 10 1 1 270 0 1
refdes=G5
}
C 51000 45000 1 270 0 dtl_4_and_nand.sym
{
T 52900 45000 5 10 0 0 270 0 1
device=Diode Transistor Logic 4-input AND/NAND
T 52200 43900 5 10 1 1 270 0 1
refdes=G6
}
C 53000 45000 1 270 0 dtl_4_and_nand.sym
{
T 54900 45000 5 10 0 0 270 0 1
device=Diode Transistor Logic 4-input AND/NAND
T 54200 43900 5 10 1 1 270 0 1
refdes=G7
}
N 41100 45000 41100 45200 4
N 41100 45200 55100 45200 4
N 43100 45200 43100 45000 4
N 45100 45200 45100 45000 4
N 47100 45200 47100 45000 4
N 49100 45200 49100 45000 4
N 51100 45000 51100 45200 4
N 53100 45200 53100 45000 4
N 55100 45200 55100 45000 4
N 42300 45000 42300 46200 4
N 42300 46200 54300 46200 4
N 46300 46200 46300 45000 4
N 50300 45000 50300 46200 4
N 54300 46200 54300 45000 4
N 44300 45000 44300 46000 4
N 44300 46000 56300 46000 4
N 48300 46000 48300 45000 4
N 52300 46000 52300 45000 4
N 56300 46000 56300 45000 4
N 41900 45000 41900 45800 4
N 41900 45800 47900 45800 4
N 43900 45800 43900 45000 4
N 45900 45000 45900 45800 4
N 47900 45000 47900 46400 4
N 49900 45000 49900 45800 4
N 49900 45800 56100 45800 4
N 51900 45800 51900 45000 4
N 53900 45800 53900 45000 4
N 55900 45800 55900 45000 4
N 41500 45000 41500 45600 4
N 41500 45600 51500 45600 4
N 43500 45600 43500 45000 4
N 49500 45600 49500 45000 4
N 51500 45600 51500 45000 4
N 45500 45000 45500 45400 4
N 45500 45400 55500 45400 4
N 47500 45400 47500 45000 4
N 53500 45400 53500 45000 4
N 55500 45400 55500 45000 4
T 50400 40900 9 20 1 0 0 0 1
PerspiC 1 1-of-8 decoder
T 54000 40100 9 10 1 0 0 0 1
Robert Edwards, ANU, Oct. 2012
C 43000 49000 1 0 0 npn-3.sym
{
T 43900 49500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 43700 49800 5 10 1 1 0 0 1
refdes=Q1
T 43000 49000 5 10 0 1 0 0 1
footprint=to92_80
}
C 43000 47000 1 0 0 npn-3.sym
{
T 43900 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 43700 47800 5 10 1 1 0 0 1
refdes=Q5
T 43500 47500 5 10 0 1 0 0 1
footprint=to92_80
}
C 47000 49000 1 0 0 npn-3.sym
{
T 47900 49500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 47700 49800 5 10 1 1 0 0 1
refdes=Q2
T 47600 49400 5 10 0 1 0 0 1
footprint=to92_80
}
C 47000 47000 1 0 0 npn-3.sym
{
T 47900 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 47700 47800 5 10 1 1 0 0 1
refdes=Q6
T 47300 47600 5 10 0 1 0 0 1
footprint=to92_80
}
C 51000 49000 1 0 0 npn-3.sym
{
T 51900 49500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 51700 49800 5 10 1 1 0 0 1
refdes=Q3
T 51600 49500 5 10 0 1 0 0 1
footprint=to92_80
}
C 51000 47000 1 0 0 npn-3.sym
{
T 51900 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 51700 47800 5 10 1 1 0 0 1
refdes=Q7
T 51700 47400 5 10 0 1 0 0 1
footprint=to92_80
}
C 54500 49000 1 0 0 npn-3.sym
{
T 55400 49500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 55200 49800 5 10 1 1 0 0 1
refdes=Q4
T 55100 49500 5 10 0 1 0 0 1
footprint=to92_80
}
C 55000 47000 1 0 0 npn-3.sym
{
T 55900 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 55700 47800 5 10 1 1 0 0 1
refdes=Q8
T 55200 47500 5 10 0 1 0 0 1
footprint=to92_80
}
C 42500 50400 1 0 0 resistor-1.sym
{
T 42800 50800 5 10 0 0 0 0 1
device=RESISTOR
T 42700 50700 5 10 1 1 0 0 1
refdes=R1
T 43000 50500 5 10 0 1 0 0 1
footprint=sip_2
}
C 42500 48400 1 0 0 resistor-1.sym
{
T 42800 48800 5 10 0 0 0 0 1
device=RESISTOR
T 42700 48700 5 10 0 1 0 0 1
footprint=sip_2
T 42700 48700 5 10 1 1 0 0 1
refdes=R5
}
C 46000 50400 1 0 0 resistor-1.sym
{
T 46300 50800 5 10 0 0 0 0 1
device=RESISTOR
T 46200 50700 5 10 1 1 0 0 1
refdes=R2
T 46400 50500 5 10 0 1 0 0 1
footprint=sip_2
}
C 46000 48400 1 0 0 resistor-1.sym
{
T 46300 48800 5 10 0 0 0 0 1
device=RESISTOR
T 46200 48700 5 10 1 1 0 0 1
refdes=R6
T 46500 48500 5 10 0 1 0 0 1
footprint=sip_2
}
C 50500 50400 1 0 0 resistor-1.sym
{
T 50800 50800 5 10 0 0 0 0 1
device=RESISTOR
T 50700 50700 5 10 1 1 0 0 1
refdes=R3
T 50800 50400 5 10 0 1 0 0 1
footprint=sip_2
}
C 50500 48400 1 0 0 resistor-1.sym
{
T 50800 48800 5 10 0 0 0 0 1
device=RESISTOR
T 50700 48700 5 10 1 1 0 0 1
refdes=R7
T 50900 48500 5 10 0 1 0 0 1
footprint=sip_2
}
C 54000 50400 1 0 0 resistor-1.sym
{
T 54300 50800 5 10 0 0 0 0 1
device=RESISTOR
T 54200 50700 5 10 1 1 0 0 1
refdes=R4
T 54100 50600 5 10 0 1 0 0 1
footprint=sip_2
}
C 43500 48700 1 0 0 gnd-1.sym
C 43500 46700 1 0 0 gnd-1.sym
C 47500 48700 1 0 0 gnd-1.sym
C 47500 46700 1 0 0 gnd-1.sym
C 51500 48700 1 0 0 gnd-1.sym
C 55500 46700 1 0 0 gnd-1.sym
C 55000 48700 1 0 0 gnd-1.sym
C 51500 46700 1 0 0 gnd-1.sym
C 41800 50500 1 0 0 vcc-1.sym
C 41800 48500 1 0 0 vcc-1.sym
C 45300 50500 1 0 0 vcc-1.sym
C 45300 48500 1 0 0 vcc-1.sym
C 49800 50500 1 0 0 vcc-1.sym
C 49800 48500 1 0 0 vcc-1.sym
C 53300 50500 1 0 0 vcc-1.sym
C 53800 48500 1 0 0 vcc-1.sym
C 40400 47400 1 0 0 in-1.sym
{
T 40400 47700 5 10 0 0 0 0 1
device=none
T 40400 47700 5 10 1 1 0 0 1
net=A1:1
}
N 46500 49500 47000 49500 4
N 46500 47500 47000 47500 4
N 42000 50500 42500 50500 4
N 43400 50500 43600 50500 4
N 43600 50500 43600 50000 4
N 42000 48500 42500 48500 4
N 43400 48500 43600 48500 4
N 43600 48500 43600 48000 4
N 43600 50000 44300 50000 4
N 44300 46200 44300 50000 4
N 44300 49500 44500 49500 4
N 43600 48000 44100 48000 4
N 44100 45600 44100 48000 4
N 44100 47500 44500 47500 4
N 45500 50500 46000 50500 4
N 46900 50500 47600 50500 4
N 47600 50500 47600 50000 4
N 45500 48500 46000 48500 4
N 46900 48500 47600 48500 4
N 47600 48500 47600 48000 4
N 50000 50500 50500 50500 4
N 51400 50500 51600 50500 4
N 51600 50500 51600 50000 4
N 51600 50000 52300 50000 4
N 52300 46400 52300 50000 4
N 52300 49500 52500 49500 4
N 50000 48500 50500 48500 4
N 51400 48500 51600 48500 4
N 51600 48500 51600 48000 4
N 51600 48300 55600 48300 4
N 55600 48300 55600 48000 4
N 53500 50500 54000 50500 4
N 54900 50500 55100 50500 4
N 55100 50500 55100 50000 4
N 47600 50000 48300 50000 4
N 48300 50000 48300 46000 4
N 47600 48000 48100 48000 4
N 48100 48000 48100 45400 4
N 52300 46400 47900 46400 4
N 55100 50000 56100 50000 4
N 56100 50000 56100 45800 4
N 53100 45200 53100 48300 4
C 47200 40700 1 90 0 conn_25.sym
{
T 41900 40800 5 10 1 1 90 0 1
refdes=J1
T 45800 40900 5 10 0 1 0 0 1
footprint=sip_25
}
C 47600 40500 1 0 0 gnd-1.sym
C 41300 41500 1 0 0 vcc-1.sym
N 41500 41500 47000 41500 4
N 42200 41500 42200 41300 4
N 47000 41500 47000 41300 4
N 46200 41300 46200 41400 4
N 44000 41400 47700 41400 4
N 47700 41400 47700 40800 4
N 44000 41300 44000 41400 4
N 43600 41300 43600 41700 4
N 43600 41700 43800 41700 4
N 43800 41700 43800 43100 4
N 41800 43100 41800 41600 4
N 41800 41600 43800 41600 4
N 43800 41600 43800 41300 4
N 43400 41300 43400 41800 4
N 43400 41800 45800 41800 4
N 45800 41800 45800 43100 4
N 43200 41300 43200 41900 4
N 43200 41900 47800 41900 4
N 47800 41900 47800 43100 4
N 43000 41300 43000 42000 4
N 43000 42000 49800 42000 4
N 49800 42000 49800 43100 4
N 51800 43100 51800 42100 4
N 51800 42100 42800 42100 4
N 42800 42100 42800 41300 4
N 42600 41300 42600 42200 4
N 42600 42200 53800 42200 4
N 53800 42200 53800 43100 4
N 55800 43100 55800 42300 4
N 55800 42300 42400 42300 4
N 42400 42300 42400 41300 4
N 45200 41300 45200 41700 4
N 45200 41700 45600 41700 4
N 45600 41700 45600 43100 4
N 45600 41300 45600 41600 4
N 45600 41600 44000 41600 4
N 44000 41600 44000 42400 4
N 44000 42400 41600 42400 4
N 41600 42400 41600 43100 4
N 43600 43100 43600 42500 4
N 43600 42500 45400 42500 4
N 45400 42500 45400 41300 4
N 45000 41300 45000 42400 4
N 45000 42400 47600 42400 4
N 47600 42400 47600 43100 4
N 49600 43100 49600 42600 4
N 49600 42600 44800 42600 4
N 44800 42600 44800 41300 4
N 44600 41300 44600 42700 4
N 44600 42700 51600 42700 4
N 51600 42700 51600 43100 4
N 44400 41300 44400 42800 4
N 44400 42800 53600 42800 4
N 53600 42800 53600 43100 4
N 55600 43100 55600 42900 4
N 55600 42900 44200 42900 4
N 44200 42900 44200 41300 4
C 47600 41700 1 0 0 out-1.sym
{
T 47600 42000 5 10 0 0 0 0 1
device=none
T 48200 41700 5 10 1 1 0 0 1
net=\_EnB\_:1
}
C 46800 43200 1 0 0 out-1.sym
{
T 46800 43500 5 10 0 0 0 0 1
device=none
T 47100 43300 5 10 1 1 0 0 1
net=A1:1
}
C 46800 43000 1 0 0 out-1.sym
{
T 46800 43300 5 10 0 0 0 0 1
device=none
T 47100 43100 5 10 1 1 0 0 1
net=A2:1
}
C 47600 41500 1 0 0 out-1.sym
{
T 47600 41800 5 10 0 0 0 0 1
device=none
T 48200 41500 5 10 1 1 0 0 1
net=\_EnA\_:1
}
N 45800 41300 45800 41600 4
N 45800 41600 47600 41600 4
N 46400 41300 46400 43500 4
{
T 46200 41700 5 10 0 2 0 0 1
net=A0
}
N 46600 43300 46600 41300 4
N 46600 43300 46800 43300 4
C 46800 43400 1 0 0 out-1.sym
{
T 46800 43700 5 10 0 0 0 0 1
device=none
T 47100 43500 5 10 1 1 0 0 1
net=A0:1
}
N 46400 43500 46800 43500 4
N 46800 43100 46800 41300 4
N 46000 41300 46000 41800 4
N 46000 41800 47600 41800 4
C 40400 49400 1 0 0 in-1.sym
{
T 40400 49700 5 10 0 0 0 0 1
device=none
T 40400 49700 5 10 1 1 0 0 1
net=A0:1
}
C 48400 49400 1 0 0 in-1.sym
{
T 48400 49700 5 10 0 0 0 0 1
device=none
T 48400 49700 5 10 1 1 0 0 1
net=A2:1
}
C 48400 47400 1 0 0 in-1.sym
{
T 48400 47700 5 10 0 0 0 0 1
device=none
T 48400 47700 5 10 1 1 0 0 1
net=\_EnA\_:1
}
C 52400 47400 1 0 0 in-1.sym
{
T 52400 47700 5 10 0 0 0 0 1
device=none
T 52400 47700 5 10 1 1 0 0 1
net=\_EnB\_:1
}
C 41000 49000 1 0 0 dl_1_and.sym
{
T 41000 51000 5 10 0 0 0 0 1
device=Diode Logic 1-input AND
T 41000 50800 5 10 0 0 0 0 1
footprint=sip_3
T 42300 50100 5 10 1 1 0 0 1
refdes=G?
}
C 44500 49000 1 0 0 dl_1_and.sym
{
T 44500 51000 5 10 0 0 0 0 1
device=Diode Logic 1-input AND
T 44500 50800 5 10 0 0 0 0 1
footprint=sip_3
T 45800 50100 5 10 1 1 0 0 1
refdes=G?
}
C 41000 47000 1 0 0 dl_1_and.sym
{
T 41000 49000 5 10 0 0 0 0 1
device=Diode Logic 1-input AND
T 41000 48800 5 10 0 0 0 0 1
footprint=sip_3
T 42300 48100 5 10 1 1 0 0 1
refdes=G?
}
C 44500 47000 1 0 0 dl_1_and.sym
{
T 44500 49000 5 10 0 0 0 0 1
device=Diode Logic 1-input AND
T 44500 48800 5 10 0 0 0 0 1
footprint=sip_3
T 45800 48100 5 10 1 1 0 0 1
refdes=G?
}
C 49000 47000 1 0 0 dl_1_and.sym
{
T 49000 49000 5 10 0 0 0 0 1
device=Diode Logic 1-input AND
T 49000 48800 5 10 0 0 0 0 1
footprint=sip_3
T 50300 48100 5 10 1 1 0 0 1
refdes=G?
}
C 49000 49000 1 0 0 dl_1_and.sym
{
T 49000 51000 5 10 0 0 0 0 1
device=Diode Logic 1-input AND
T 49000 50800 5 10 0 0 0 0 1
footprint=sip_3
T 50300 50100 5 10 1 1 0 0 1
refdes=G?
}
C 52500 49000 1 0 0 dl_1_and.sym
{
T 52500 51000 5 10 0 0 0 0 1
device=Diode Logic 1-input AND
T 52500 50800 5 10 0 0 0 0 1
footprint=sip_3
T 53800 50100 5 10 1 1 0 0 1
refdes=G?
}
C 53000 47000 1 0 0 dl_1_and.sym
{
T 53000 49000 5 10 0 0 0 0 1
device=Diode Logic 1-input AND
T 53000 48800 5 10 0 0 0 0 1
footprint=sip_3
T 54300 48100 5 10 1 1 0 0 1
refdes=G?
}
C 41000 45000 1 270 0 dtl_4_and_nand.sym
{
T 42900 45000 5 10 0 0 270 0 1
device=Diode Transistor Logic 4-input AND/NAND
T 42200 43900 5 10 1 1 270 0 1
refdes=G?
}
