// Seed: 1639669303
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  wire id_3, id_4, id_5, id_6, id_7;
  assign module_2.id_13 = 0;
  wire id_8, id_9;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  wire id_4;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    output uwire id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6
    , id_23,
    output tri1 id_7,
    output wor id_8,
    output wor id_9,
    input tri id_10,
    output logic id_11,
    input wire id_12,
    output wor id_13,
    output wor id_14,
    output supply1 id_15,
    input wor id_16,
    input tri id_17,
    input tri id_18,
    input supply1 id_19,
    input supply0 id_20,
    input wire id_21
);
  always id_11 <= 1;
  module_0 modCall_1 (id_23);
  assign id_4 = 1;
  wire id_24, id_25;
endmodule
