INFO: [VRFC 10-2263] Analyzing Verilog file "M:/TURFIO_PROTO_Talk_To_LMK01010.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/TURFIO_PROTO_Talk_To_LMK01010.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Talk_to
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [M:/TURFIO_PROTO_Talk_To_LMK01010.srcs/sources_1/new/counter.v:67]
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [M:/TURFIO_PROTO_Talk_To_LMK01010.srcs/sources_1/new/counter.v:450]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [M:/TURFIO_PROTO_Talk_To_LMK01010.srcs/sources_1/new/counter.v:450]
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/TURFIO_PROTO_Talk_To_LMK01010.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_TB
INFO: [VRFC 10-2458] undeclared symbol clk2data, assumed default net type wire [M:/TURFIO_PROTO_Talk_To_LMK01010.srcs/sim_1/new/sim1.v:25]
INFO: [VRFC 10-2458] undeclared symbol dataline, assumed default net type wire [M:/TURFIO_PROTO_Talk_To_LMK01010.srcs/sim_1/new/sim1.v:25]
INFO: [VRFC 10-2458] undeclared symbol LE, assumed default net type wire [M:/TURFIO_PROTO_Talk_To_LMK01010.srcs/sim_1/new/sim1.v:25]
INFO: [VRFC 10-2458] undeclared symbol SYNC, assumed default net type wire [M:/TURFIO_PROTO_Talk_To_LMK01010.srcs/sim_1/new/sim1.v:25]
