--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/gehin/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml register_file.twx register_file.ncd -o
register_file.twr register_file.pcf

Design file:              register_file.ncd
Physical constraint file: register_file.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A_Address<0>|    3.832(R)|      SLOW  |   -0.889(R)|      SLOW  |CLK_BUFGP         |   0.000|
A_Address<1>|    3.773(R)|      SLOW  |   -0.837(R)|      FAST  |CLK_BUFGP         |   0.000|
A_Address<2>|    2.871(R)|      SLOW  |   -0.739(R)|      SLOW  |CLK_BUFGP         |   0.000|
A_Address<3>|    2.645(R)|      SLOW  |   -0.357(R)|      SLOW  |CLK_BUFGP         |   0.000|
B_Address<0>|    3.744(R)|      SLOW  |   -0.851(R)|      FAST  |CLK_BUFGP         |   0.000|
B_Address<1>|    3.366(R)|      SLOW  |   -0.833(R)|      FAST  |CLK_BUFGP         |   0.000|
B_Address<2>|    2.761(R)|      SLOW  |   -0.836(R)|      FAST  |CLK_BUFGP         |   0.000|
B_Address<3>|    2.292(R)|      SLOW  |   -0.193(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<0>     |    1.578(R)|      SLOW  |    0.150(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<1>     |    1.466(R)|      SLOW  |    0.082(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<2>     |    1.826(R)|      SLOW  |    0.045(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<3>     |    1.427(R)|      SLOW  |   -0.024(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<4>     |    1.694(R)|      SLOW  |   -0.227(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<5>     |    1.845(R)|      SLOW  |   -0.245(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<6>     |    1.782(R)|      SLOW  |   -0.224(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<7>     |    1.488(R)|      SLOW  |    0.076(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST         |    2.691(R)|      SLOW  |    0.183(R)|      SLOW  |CLK_BUFGP         |   0.000|
W           |    3.033(R)|      SLOW  |   -0.554(R)|      SLOW  |CLK_BUFGP         |   0.000|
W_Address<0>|    3.133(R)|      SLOW  |   -0.243(R)|      SLOW  |CLK_BUFGP         |   0.000|
W_Address<1>|    3.051(R)|      SLOW  |   -0.187(R)|      SLOW  |CLK_BUFGP         |   0.000|
W_Address<2>|    2.380(R)|      SLOW  |   -0.349(R)|      SLOW  |CLK_BUFGP         |   0.000|
W_Address<3>|    2.743(R)|      SLOW  |   -0.262(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
QA<0>       |         6.778(R)|      SLOW  |         3.474(R)|      FAST  |CLK_BUFGP         |   0.000|
QA<1>       |         6.939(R)|      SLOW  |         3.571(R)|      FAST  |CLK_BUFGP         |   0.000|
QA<2>       |         6.916(R)|      SLOW  |         3.556(R)|      FAST  |CLK_BUFGP         |   0.000|
QA<3>       |         7.008(R)|      SLOW  |         3.594(R)|      FAST  |CLK_BUFGP         |   0.000|
QA<4>       |         7.054(R)|      SLOW  |         3.661(R)|      FAST  |CLK_BUFGP         |   0.000|
QA<5>       |         6.796(R)|      SLOW  |         3.477(R)|      FAST  |CLK_BUFGP         |   0.000|
QA<6>       |         6.835(R)|      SLOW  |         3.524(R)|      FAST  |CLK_BUFGP         |   0.000|
QA<7>       |         6.699(R)|      SLOW  |         3.433(R)|      FAST  |CLK_BUFGP         |   0.000|
QB<0>       |         6.885(R)|      SLOW  |         3.520(R)|      FAST  |CLK_BUFGP         |   0.000|
QB<1>       |         7.056(R)|      SLOW  |         3.609(R)|      FAST  |CLK_BUFGP         |   0.000|
QB<2>       |         6.910(R)|      SLOW  |         3.557(R)|      FAST  |CLK_BUFGP         |   0.000|
QB<3>       |         6.910(R)|      SLOW  |         3.557(R)|      FAST  |CLK_BUFGP         |   0.000|
QB<4>       |         7.165(R)|      SLOW  |         3.678(R)|      FAST  |CLK_BUFGP         |   0.000|
QB<5>       |         7.162(R)|      SLOW  |         3.685(R)|      FAST  |CLK_BUFGP         |   0.000|
QB<6>       |         7.170(R)|      SLOW  |         3.716(R)|      FAST  |CLK_BUFGP         |   0.000|
QB<7>       |         7.185(R)|      SLOW  |         3.718(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.273|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 29 15:43:16 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



