Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Xproject/FlashI2C/FlashI2C_read_tb_isim_beh.exe -prj D:/Xproject/FlashI2C/FlashI2C_read_tb_beh.prj work.FlashI2C_read_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xproject/FlashI2C/ShiftReg.v" into library work
Analyzing Verilog file "D:/Xproject/FlashI2C/DeviceId.v" into library work
Analyzing Verilog file "D:/Xproject/FlashI2C/DataIO.v" into library work
Analyzing Verilog file "D:/Xproject/FlashI2C/Controller.v" into library work
Analyzing Verilog file "D:/Xproject/FlashI2C/Address.v" into library work
Analyzing Verilog file "D:/Xproject/FlashI2C/FlashI2C.v" into library work
Analyzing Verilog file "D:/Xproject/FlashI2C/FlashI2C_read_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Address
Compiling module DeviceId
Compiling module Controller
Compiling module DataIO
Compiling module ShiftReg
Compiling module FlashI2C
Compiling module FlashI2C_read_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/Xproject/FlashI2C/FlashI2C_read_tb_isim_beh.exe
Fuse Memory Usage: 29236 KB
Fuse CPU Usage: 640 ms
