{
  "module_name": "imx25-tsadc.h",
  "hash_id": "3839ea3ec2bc61ede52e42fa6aad0947953f996a6fcf55bfb4bc63134621adf1",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/imx25-tsadc.h",
  "human_readable_source": " \n#ifndef _LINUX_INCLUDE_MFD_IMX25_TSADC_H_\n#define _LINUX_INCLUDE_MFD_IMX25_TSADC_H_\n\nstruct regmap;\nstruct clk;\n\nstruct mx25_tsadc {\n\tstruct regmap *regs;\n\tstruct irq_domain *domain;\n\tstruct clk *clk;\n};\n\n#define MX25_TSC_TGCR\t\t\t0x00\n#define MX25_TSC_TGSR\t\t\t0x04\n#define MX25_TSC_TICR\t\t\t0x08\n\n \n#define MX25_ADCQ_FIFO\t\t\t0x00\n#define MX25_ADCQ_CR\t\t\t0x04\n#define MX25_ADCQ_SR\t\t\t0x08\n#define MX25_ADCQ_MR\t\t\t0x0c\n#define MX25_ADCQ_ITEM_7_0\t\t0x20\n#define MX25_ADCQ_ITEM_15_8\t\t0x24\n#define MX25_ADCQ_CFG(n)\t\t(0x40 + ((n) * 0x4))\n\n#define MX25_ADCQ_MR_MASK\t\t0xffffffff\n\n \n#define MX25_TGCR_PDBTIME(x)\t\t((x) << 25)\n#define MX25_TGCR_PDBTIME_MASK\t\tGENMASK(31, 25)\n#define MX25_TGCR_PDBEN\t\t\tBIT(24)\n#define MX25_TGCR_PDEN\t\t\tBIT(23)\n#define MX25_TGCR_ADCCLKCFG(x)\t\t((x) << 16)\n#define MX25_TGCR_GET_ADCCLK(x)\t\t(((x) >> 16) & 0x1f)\n#define MX25_TGCR_INTREFEN\t\tBIT(10)\n#define MX25_TGCR_POWERMODE_MASK\tGENMASK(9, 8)\n#define MX25_TGCR_POWERMODE_SAVE\t(1 << 8)\n#define MX25_TGCR_POWERMODE_ON\t\t(2 << 8)\n#define MX25_TGCR_STLC\t\t\tBIT(5)\n#define MX25_TGCR_SLPC\t\t\tBIT(4)\n#define MX25_TGCR_FUNC_RST\t\tBIT(2)\n#define MX25_TGCR_TSC_RST\t\tBIT(1)\n#define MX25_TGCR_CLK_EN\t\tBIT(0)\n\n \n#define MX25_TGSR_SLP_INT\t\tBIT(2)\n#define MX25_TGSR_GCQ_INT\t\tBIT(1)\n#define MX25_TGSR_TCQ_INT\t\tBIT(0)\n\n \n#define _MX25_ADCQ_ITEM(item, x)\t((x) << ((item) * 4))\n#define MX25_ADCQ_ITEM(item, x)\t\t((item) >= 8 ? \\\n\t\t_MX25_ADCQ_ITEM((item) - 8, (x)) : _MX25_ADCQ_ITEM((item), (x)))\n\n \n#define MX25_ADCQ_FIFO_DATA(x)\t\t(((x) >> 4) & 0xfff)\n#define MX25_ADCQ_FIFO_ID(x)\t\t((x) & 0xf)\n\n \n#define MX25_ADCQ_CR_PDCFG_LEVEL\tBIT(19)\n#define MX25_ADCQ_CR_PDMSK\t\tBIT(18)\n#define MX25_ADCQ_CR_FRST\t\tBIT(17)\n#define MX25_ADCQ_CR_QRST\t\tBIT(16)\n#define MX25_ADCQ_CR_RWAIT_MASK\t\tGENMASK(15, 12)\n#define MX25_ADCQ_CR_RWAIT(x)\t\t((x) << 12)\n#define MX25_ADCQ_CR_WMRK_MASK\t\tGENMASK(11, 8)\n#define MX25_ADCQ_CR_WMRK(x)\t\t((x) << 8)\n#define MX25_ADCQ_CR_LITEMID_MASK\t(0xf << 4)\n#define MX25_ADCQ_CR_LITEMID(x)\t\t((x) << 4)\n#define MX25_ADCQ_CR_RPT\t\tBIT(3)\n#define MX25_ADCQ_CR_FQS\t\tBIT(2)\n#define MX25_ADCQ_CR_QSM_MASK\t\tGENMASK(1, 0)\n#define MX25_ADCQ_CR_QSM_PD\t\t0x1\n#define MX25_ADCQ_CR_QSM_FQS\t\t0x2\n#define MX25_ADCQ_CR_QSM_FQS_PD\t\t0x3\n\n \n#define MX25_ADCQ_SR_FDRY\t\tBIT(15)\n#define MX25_ADCQ_SR_FULL\t\tBIT(14)\n#define MX25_ADCQ_SR_EMPT\t\tBIT(13)\n#define MX25_ADCQ_SR_FDN(x)\t\t(((x) >> 8) & 0x1f)\n#define MX25_ADCQ_SR_FRR\t\tBIT(6)\n#define MX25_ADCQ_SR_FUR\t\tBIT(5)\n#define MX25_ADCQ_SR_FOR\t\tBIT(4)\n#define MX25_ADCQ_SR_EOQ\t\tBIT(1)\n#define MX25_ADCQ_SR_PD\t\t\tBIT(0)\n\n \n#define MX25_ADCQ_MR_FDRY_DMA\t\tBIT(31)\n#define MX25_ADCQ_MR_FER_DMA\t\tBIT(22)\n#define MX25_ADCQ_MR_FUR_DMA\t\tBIT(21)\n#define MX25_ADCQ_MR_FOR_DMA\t\tBIT(20)\n#define MX25_ADCQ_MR_EOQ_DMA\t\tBIT(17)\n#define MX25_ADCQ_MR_PD_DMA\t\tBIT(16)\n#define MX25_ADCQ_MR_FDRY_IRQ\t\tBIT(15)\n#define MX25_ADCQ_MR_FER_IRQ\t\tBIT(6)\n#define MX25_ADCQ_MR_FUR_IRQ\t\tBIT(5)\n#define MX25_ADCQ_MR_FOR_IRQ\t\tBIT(4)\n#define MX25_ADCQ_MR_EOQ_IRQ\t\tBIT(1)\n#define MX25_ADCQ_MR_PD_IRQ\t\tBIT(0)\n\n \n#define MX25_ADCQ_CFG_SETTLING_TIME(x)\t((x) << 24)\n#define MX25_ADCQ_CFG_IGS\t\t(1 << 20)\n#define MX25_ADCQ_CFG_NOS_MASK\t\tGENMASK(19, 16)\n#define MX25_ADCQ_CFG_NOS(x)\t\t(((x) - 1) << 16)\n#define MX25_ADCQ_CFG_WIPER\t\t(1 << 15)\n#define MX25_ADCQ_CFG_YNLR\t\t(1 << 14)\n#define MX25_ADCQ_CFG_YPLL_HIGH\t\t(0 << 12)\n#define MX25_ADCQ_CFG_YPLL_OFF\t\t(1 << 12)\n#define MX25_ADCQ_CFG_YPLL_LOW\t\t(3 << 12)\n#define MX25_ADCQ_CFG_XNUR_HIGH\t\t(0 << 10)\n#define MX25_ADCQ_CFG_XNUR_OFF\t\t(1 << 10)\n#define MX25_ADCQ_CFG_XNUR_LOW\t\t(3 << 10)\n#define MX25_ADCQ_CFG_XPUL_HIGH\t\t(0 << 9)\n#define MX25_ADCQ_CFG_XPUL_OFF\t\t(1 << 9)\n#define MX25_ADCQ_CFG_REFP(sel)\t\t((sel) << 7)\n#define MX25_ADCQ_CFG_REFP_YP\t\tMX25_ADCQ_CFG_REFP(0)\n#define MX25_ADCQ_CFG_REFP_XP\t\tMX25_ADCQ_CFG_REFP(1)\n#define MX25_ADCQ_CFG_REFP_EXT\t\tMX25_ADCQ_CFG_REFP(2)\n#define MX25_ADCQ_CFG_REFP_INT\t\tMX25_ADCQ_CFG_REFP(3)\n#define MX25_ADCQ_CFG_REFP_MASK\t\tGENMASK(8, 7)\n#define MX25_ADCQ_CFG_IN(sel)\t\t((sel) << 4)\n#define MX25_ADCQ_CFG_IN_XP\t\tMX25_ADCQ_CFG_IN(0)\n#define MX25_ADCQ_CFG_IN_YP\t\tMX25_ADCQ_CFG_IN(1)\n#define MX25_ADCQ_CFG_IN_XN\t\tMX25_ADCQ_CFG_IN(2)\n#define MX25_ADCQ_CFG_IN_YN\t\tMX25_ADCQ_CFG_IN(3)\n#define MX25_ADCQ_CFG_IN_WIPER\t\tMX25_ADCQ_CFG_IN(4)\n#define MX25_ADCQ_CFG_IN_AUX0\t\tMX25_ADCQ_CFG_IN(5)\n#define MX25_ADCQ_CFG_IN_AUX1\t\tMX25_ADCQ_CFG_IN(6)\n#define MX25_ADCQ_CFG_IN_AUX2\t\tMX25_ADCQ_CFG_IN(7)\n#define MX25_ADCQ_CFG_REFN(sel)\t\t((sel) << 2)\n#define MX25_ADCQ_CFG_REFN_XN\t\tMX25_ADCQ_CFG_REFN(0)\n#define MX25_ADCQ_CFG_REFN_YN\t\tMX25_ADCQ_CFG_REFN(1)\n#define MX25_ADCQ_CFG_REFN_NGND\t\tMX25_ADCQ_CFG_REFN(2)\n#define MX25_ADCQ_CFG_REFN_NGND2\tMX25_ADCQ_CFG_REFN(3)\n#define MX25_ADCQ_CFG_REFN_MASK\t\tGENMASK(3, 2)\n#define MX25_ADCQ_CFG_PENIACK\t\t(1 << 1)\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}