Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/juan/Xilinx/v2023P2/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_simpleProcessor_behav xil_defaultlib.tb_simpleProcessor xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/processor.v" Line 3. Module processor(INS_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/instr_decoder.v" Line 1. Module instr_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/alu.v" Line 37. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/alu.v" Line 3. Module alumux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/pc.v" Line 3. Module pc(INSADDR_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/stack_pointer.v" Line 3. Module stack_pointer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/processor.v" Line 3. Module processor(INS_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/instr_decoder.v" Line 1. Module instr_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/alu.v" Line 37. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/alu.v" Line 3. Module alumux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/pc.v" Line 3. Module pc(INSADDR_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/juan/github/simpleComputer/hardware/stack_pointer.v" Line 3. Module stack_pointer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_decoder
Compiling module xil_defaultlib.alumux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pc(INSADDR_WIDTH=8)
Compiling module xil_defaultlib.stack_pointer
Compiling module xil_defaultlib.processor(INS_WIDTH=12)
Compiling module xil_defaultlib.mem_instr
Compiling module xil_defaultlib.mem_data
Compiling module xil_defaultlib.tb_simpleProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_simpleProcessor_behav
