
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58+86 (git sha1 694cc31fa, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `write1_simcell.ys' --

1. Executing Verilog-2005 frontend: simcells.v
Parsing Verilog input from `simcells.v' to AST representation.
verilog frontend filename simcells.v
simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

2. Executing MV backend.
/* Generated by Yosys_expr based on Yosys 0.58+86 (git sha1 694cc31fa, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

3. Executing Verilog-2005 frontend: /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
Parsing Verilog input from `/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v' to AST representation.
verilog frontend filename /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865 in module \$_DLATCHSR_PPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861 in module \$_DLATCHSR_PPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857 in module \$_DLATCHSR_PNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853 in module \$_DLATCHSR_PNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849 in module \$_DLATCHSR_NPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845 in module \$_DLATCHSR_NPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841 in module \$_DLATCHSR_NNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837 in module \$_DLATCHSR_NNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834 in module \$_DLATCH_PP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831 in module \$_DLATCH_PP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828 in module \$_DLATCH_PN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825 in module \$_DLATCH_PN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822 in module \$_DLATCH_NP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819 in module \$_DLATCH_NP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816 in module \$_DLATCH_NN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813 in module \$_DLATCH_NN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806 in module \$_SDFFCE_PP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803 in module \$_SDFFCE_PP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800 in module \$_SDFFCE_PP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797 in module \$_SDFFCE_PP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794 in module \$_SDFFCE_PN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791 in module \$_SDFFCE_PN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788 in module \$_SDFFCE_PN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785 in module \$_SDFFCE_PN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782 in module \$_SDFFCE_NP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779 in module \$_SDFFCE_NP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776 in module \$_SDFFCE_NP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773 in module \$_SDFFCE_NP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770 in module \$_SDFFCE_NN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767 in module \$_SDFFCE_NN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764 in module \$_SDFFCE_NN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761 in module \$_SDFFCE_NN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758 in module \$_SDFFE_PP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755 in module \$_SDFFE_PP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752 in module \$_SDFFE_PP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749 in module \$_SDFFE_PP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746 in module \$_SDFFE_PN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743 in module \$_SDFFE_PN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740 in module \$_SDFFE_PN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737 in module \$_SDFFE_PN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734 in module \$_SDFFE_NP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731 in module \$_SDFFE_NP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728 in module \$_SDFFE_NP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725 in module \$_SDFFE_NP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722 in module \$_SDFFE_NN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719 in module \$_SDFFE_NN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716 in module \$_SDFFE_NN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713 in module \$_SDFFE_NN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711 in module \$_SDFF_PP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709 in module \$_SDFF_PP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707 in module \$_SDFF_PN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705 in module \$_SDFF_PN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703 in module \$_SDFF_NP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701 in module \$_SDFF_NP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699 in module \$_SDFF_NN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697 in module \$_SDFF_NN0_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693 in module \$_DFFSRE_PPPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689 in module \$_DFFSRE_PPPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685 in module \$_DFFSRE_PPNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681 in module \$_DFFSRE_PPNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677 in module \$_DFFSRE_PNPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673 in module \$_DFFSRE_PNPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669 in module \$_DFFSRE_PNNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665 in module \$_DFFSRE_PNNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661 in module \$_DFFSRE_NPPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657 in module \$_DFFSRE_NPPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653 in module \$_DFFSRE_NPNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649 in module \$_DFFSRE_NPNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645 in module \$_DFFSRE_NNPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641 in module \$_DFFSRE_NNPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637 in module \$_DFFSRE_NNNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633 in module \$_DFFSRE_NNNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630 in module \$_DFFSR_PPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627 in module \$_DFFSR_PPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624 in module \$_DFFSR_PNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621 in module \$_DFFSR_PNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618 in module \$_DFFSR_NPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615 in module \$_DFFSR_NPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612 in module \$_DFFSR_NNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609 in module \$_DFFSR_NNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606 in module \$_ALDFFE_PPP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603 in module \$_ALDFFE_PPN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600 in module \$_ALDFFE_PNP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597 in module \$_ALDFFE_PNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594 in module \$_ALDFFE_NPP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591 in module \$_ALDFFE_NPN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588 in module \$_ALDFFE_NNP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585 in module \$_ALDFFE_NNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583 in module \$_ALDFF_PP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581 in module \$_ALDFF_PN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579 in module \$_ALDFF_NP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577 in module \$_ALDFF_NN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574 in module \$_DFFE_PP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571 in module \$_DFFE_PP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568 in module \$_DFFE_PP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565 in module \$_DFFE_PP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562 in module \$_DFFE_PN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559 in module \$_DFFE_PN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556 in module \$_DFFE_PN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553 in module \$_DFFE_PN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550 in module \$_DFFE_NP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547 in module \$_DFFE_NP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544 in module \$_DFFE_NP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541 in module \$_DFFE_NP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538 in module \$_DFFE_NN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535 in module \$_DFFE_NN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532 in module \$_DFFE_NN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529 in module \$_DFFE_NN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527 in module \$_DFF_PP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525 in module \$_DFF_PP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523 in module \$_DFF_PN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521 in module \$_DFF_PN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519 in module \$_DFF_NP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517 in module \$_DFF_NP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515 in module \$_DFF_NN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513 in module \$_DFF_NN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502 in module \$_SR_PP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499 in module \$_SR_PN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496 in module \$_SR_NP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493 in module \$_SR_NN_.
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 2 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Found async reset \S in `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Found async reset \R in `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Found async reset \S in `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Found async reset \R in `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Found async reset \S in `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Found async reset \R in `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Found async reset \S in `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Found async reset \R in `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Found async reset \S in `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Found async reset \R in `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Found async reset \S in `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Found async reset \R in `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Found async reset \S in `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Found async reset \R in `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Found async reset \S in `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Found async reset \R in `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Found async reset \S in `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Found async reset \R in `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Found async reset \S in `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Found async reset \R in `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Found async reset \S in `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Found async reset \R in `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Found async reset \S in `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Found async reset \R in `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Found async reset \S in `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Found async reset \R in `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Found async reset \S in `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Found async reset \R in `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Found async reset \S in `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Found async reset \R in `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Found async reset \S in `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Found async reset \R in `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Found async reset \S in `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Found async reset \R in `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Found async reset \S in `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Found async reset \R in `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Found async reset \S in `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Found async reset \R in `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Found async reset \S in `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Found async reset \R in `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Found async reset \S in `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Found async reset \R in `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Found async reset \S in `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Found async reset \R in `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Found async reset \S in `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Found async reset \R in `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Found async reset \S in `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Found async reset \L in `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Found async reset \L in `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Found async reset \L in `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Found async reset \L in `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Found async reset \L in `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Found async reset \L in `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Found async reset \L in `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Found async reset \L in `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Found async reset \L in `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
Found async reset \L in `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
Found async reset \L in `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
Found async reset \L in `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
Found async reset \R in `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
Found async reset \R in `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
Found async reset \R in `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
Found async reset \R in `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
Found async reset \R in `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
Found async reset \R in `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
Found async reset \R in `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
Found async reset \R in `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
Found async reset \R in `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
Found async reset \R in `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
Found async reset \R in `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
Found async reset \R in `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
Found async reset \R in `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
Found async reset \R in `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
Found async reset \R in `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
Found async reset \R in `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
Found async reset \R in `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
Found async reset \R in `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
Found async reset \R in `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
Found async reset \R in `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
Found async reset \R in `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
Found async reset \R in `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
Found async reset \R in `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
Found async reset \R in `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~166 debug messages>

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\$_DLATCHSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCHSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3338$811'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DLATCH_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3317$809'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFCE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SDFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:713$512'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:693$510'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:673$509'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFFE_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:653$507'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_DFF_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:633$506'.
Creating decoders for process `\$_DFF_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:613$505'.
Creating decoders for process `\$_SR_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SR_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SR_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496'.
     1/1: $0\Q[0:0]
Creating decoders for process `\$_SR_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493'.
     1/1: $0\Q[0:0]

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\$_DLATCHSR_PPP_.\Q' from process `\$_DLATCHSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865': $auto$proc_dlatch.cc:432:proc_dlatch$1295
Latch inferred for signal `\$_DLATCHSR_PPN_.\Q' from process `\$_DLATCHSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861': $auto$proc_dlatch.cc:432:proc_dlatch$1322
Latch inferred for signal `\$_DLATCHSR_PNP_.\Q' from process `\$_DLATCHSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857': $auto$proc_dlatch.cc:432:proc_dlatch$1349
Latch inferred for signal `\$_DLATCHSR_PNN_.\Q' from process `\$_DLATCHSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853': $auto$proc_dlatch.cc:432:proc_dlatch$1376
Latch inferred for signal `\$_DLATCHSR_NPP_.\Q' from process `\$_DLATCHSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849': $auto$proc_dlatch.cc:432:proc_dlatch$1403
Latch inferred for signal `\$_DLATCHSR_NPN_.\Q' from process `\$_DLATCHSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845': $auto$proc_dlatch.cc:432:proc_dlatch$1430
Latch inferred for signal `\$_DLATCHSR_NNP_.\Q' from process `\$_DLATCHSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841': $auto$proc_dlatch.cc:432:proc_dlatch$1457
Latch inferred for signal `\$_DLATCHSR_NNN_.\Q' from process `\$_DLATCHSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837': $auto$proc_dlatch.cc:432:proc_dlatch$1484
Latch inferred for signal `\$_DLATCH_PP1_.\Q' from process `\$_DLATCH_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834': $auto$proc_dlatch.cc:432:proc_dlatch$1503
Latch inferred for signal `\$_DLATCH_PP0_.\Q' from process `\$_DLATCH_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831': $auto$proc_dlatch.cc:432:proc_dlatch$1522
Latch inferred for signal `\$_DLATCH_PN1_.\Q' from process `\$_DLATCH_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828': $auto$proc_dlatch.cc:432:proc_dlatch$1541
Latch inferred for signal `\$_DLATCH_PN0_.\Q' from process `\$_DLATCH_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825': $auto$proc_dlatch.cc:432:proc_dlatch$1560
Latch inferred for signal `\$_DLATCH_NP1_.\Q' from process `\$_DLATCH_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822': $auto$proc_dlatch.cc:432:proc_dlatch$1579
Latch inferred for signal `\$_DLATCH_NP0_.\Q' from process `\$_DLATCH_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819': $auto$proc_dlatch.cc:432:proc_dlatch$1598
Latch inferred for signal `\$_DLATCH_NN1_.\Q' from process `\$_DLATCH_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816': $auto$proc_dlatch.cc:432:proc_dlatch$1617
Latch inferred for signal `\$_DLATCH_NN0_.\Q' from process `\$_DLATCH_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813': $auto$proc_dlatch.cc:432:proc_dlatch$1636
Latch inferred for signal `\$_DLATCH_P_.\Q' from process `\$_DLATCH_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3338$811': $auto$proc_dlatch.cc:432:proc_dlatch$1647
Latch inferred for signal `\$_DLATCH_N_.\Q' from process `\$_DLATCH_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3317$809': $auto$proc_dlatch.cc:432:proc_dlatch$1658
Latch inferred for signal `\$_SR_PP_.\Q' from process `\$_SR_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502': $auto$proc_dlatch.cc:432:proc_dlatch$1677
Latch inferred for signal `\$_SR_PN_.\Q' from process `\$_SR_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499': $auto$proc_dlatch.cc:432:proc_dlatch$1696
Latch inferred for signal `\$_SR_NP_.\Q' from process `\$_SR_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496': $auto$proc_dlatch.cc:432:proc_dlatch$1715
Latch inferred for signal `\$_SR_NN_.\Q' from process `\$_SR_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493': $auto$proc_dlatch.cc:432:proc_dlatch$1734

4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\$_SDFFCE_PP1P_.\Q' using process `\$_SDFFCE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\$_SDFFCE_PP1N_.\Q' using process `\$_SDFFCE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\$_SDFFCE_PP0P_.\Q' using process `\$_SDFFCE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\$_SDFFCE_PP0N_.\Q' using process `\$_SDFFCE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN1P_.\Q' using process `\$_SDFFCE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN1N_.\Q' using process `\$_SDFFCE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN0P_.\Q' using process `\$_SDFFCE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN0N_.\Q' using process `\$_SDFFCE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\$_SDFFCE_NP1P_.\Q' using process `\$_SDFFCE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782'.
  created $dff cell `$procdff$1743' with negative edge clock.
Creating register for signal `\$_SDFFCE_NP1N_.\Q' using process `\$_SDFFCE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779'.
  created $dff cell `$procdff$1744' with negative edge clock.
Creating register for signal `\$_SDFFCE_NP0P_.\Q' using process `\$_SDFFCE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776'.
  created $dff cell `$procdff$1745' with negative edge clock.
Creating register for signal `\$_SDFFCE_NP0N_.\Q' using process `\$_SDFFCE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773'.
  created $dff cell `$procdff$1746' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN1P_.\Q' using process `\$_SDFFCE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770'.
  created $dff cell `$procdff$1747' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN1N_.\Q' using process `\$_SDFFCE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767'.
  created $dff cell `$procdff$1748' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN0P_.\Q' using process `\$_SDFFCE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764'.
  created $dff cell `$procdff$1749' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN0N_.\Q' using process `\$_SDFFCE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761'.
  created $dff cell `$procdff$1750' with negative edge clock.
Creating register for signal `\$_SDFFE_PP1P_.\Q' using process `\$_SDFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\$_SDFFE_PP1N_.\Q' using process `\$_SDFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\$_SDFFE_PP0P_.\Q' using process `\$_SDFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\$_SDFFE_PP0N_.\Q' using process `\$_SDFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\$_SDFFE_PN1P_.\Q' using process `\$_SDFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\$_SDFFE_PN1N_.\Q' using process `\$_SDFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\$_SDFFE_PN0P_.\Q' using process `\$_SDFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\$_SDFFE_PN0N_.\Q' using process `\$_SDFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\$_SDFFE_NP1P_.\Q' using process `\$_SDFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734'.
  created $dff cell `$procdff$1759' with negative edge clock.
Creating register for signal `\$_SDFFE_NP1N_.\Q' using process `\$_SDFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731'.
  created $dff cell `$procdff$1760' with negative edge clock.
Creating register for signal `\$_SDFFE_NP0P_.\Q' using process `\$_SDFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728'.
  created $dff cell `$procdff$1761' with negative edge clock.
Creating register for signal `\$_SDFFE_NP0N_.\Q' using process `\$_SDFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725'.
  created $dff cell `$procdff$1762' with negative edge clock.
Creating register for signal `\$_SDFFE_NN1P_.\Q' using process `\$_SDFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722'.
  created $dff cell `$procdff$1763' with negative edge clock.
Creating register for signal `\$_SDFFE_NN1N_.\Q' using process `\$_SDFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719'.
  created $dff cell `$procdff$1764' with negative edge clock.
Creating register for signal `\$_SDFFE_NN0P_.\Q' using process `\$_SDFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716'.
  created $dff cell `$procdff$1765' with negative edge clock.
Creating register for signal `\$_SDFFE_NN0N_.\Q' using process `\$_SDFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713'.
  created $dff cell `$procdff$1766' with negative edge clock.
Creating register for signal `\$_SDFF_PP1_.\Q' using process `\$_SDFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\$_SDFF_PP0_.\Q' using process `\$_SDFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\$_SDFF_PN1_.\Q' using process `\$_SDFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\$_SDFF_PN0_.\Q' using process `\$_SDFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\$_SDFF_NP1_.\Q' using process `\$_SDFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703'.
  created $dff cell `$procdff$1771' with negative edge clock.
Creating register for signal `\$_SDFF_NP0_.\Q' using process `\$_SDFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701'.
  created $dff cell `$procdff$1772' with negative edge clock.
Creating register for signal `\$_SDFF_NN1_.\Q' using process `\$_SDFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699'.
  created $dff cell `$procdff$1773' with negative edge clock.
Creating register for signal `\$_SDFF_NN0_.\Q' using process `\$_SDFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697'.
  created $dff cell `$procdff$1774' with negative edge clock.
Creating register for signal `\$_DFFSRE_PPPP_.\Q' using process `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1787' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PPPN_.\Q' using process `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1800' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PPNP_.\Q' using process `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1815' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PPNN_.\Q' using process `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1830' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNPP_.\Q' using process `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1845' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNPN_.\Q' using process `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1860' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNNP_.\Q' using process `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1877' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNNN_.\Q' using process `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1894' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPPP_.\Q' using process `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1907' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPPN_.\Q' using process `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1920' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPNP_.\Q' using process `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1935' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPNN_.\Q' using process `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1950' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNPP_.\Q' using process `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1965' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNPN_.\Q' using process `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1980' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNNP_.\Q' using process `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1997' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNNN_.\Q' using process `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2014' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PPP_.\Q' using process `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2027' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PPN_.\Q' using process `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2042' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PNP_.\Q' using process `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2057' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PNN_.\Q' using process `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2074' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NPP_.\Q' using process `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2087' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NPN_.\Q' using process `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2102' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NNP_.\Q' using process `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2117' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NNN_.\Q' using process `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$2134' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_ALDFFE_PPP_.\Q' using process `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2137' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_PPN_.\Q' using process `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2140' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_PNP_.\Q' using process `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2145' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_PNN_.\Q' using process `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2150' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NPP_.\Q' using process `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2153' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NPN_.\Q' using process `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2156' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NNP_.\Q' using process `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2161' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NNN_.\Q' using process `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2166' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_PP_.\Q' using process `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2169' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_PN_.\Q' using process `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2174' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_NP_.\Q' using process `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2177' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_NN_.\Q' using process `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$2182' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_DFFE_PP1P_.\Q' using process `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
  created $adff cell `$procdff$2185' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP1N_.\Q' using process `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
  created $adff cell `$procdff$2188' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP0P_.\Q' using process `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
  created $adff cell `$procdff$2191' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP0N_.\Q' using process `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
  created $adff cell `$procdff$2194' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN1P_.\Q' using process `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
  created $adff cell `$procdff$2199' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN1N_.\Q' using process `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
  created $adff cell `$procdff$2204' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN0P_.\Q' using process `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
  created $adff cell `$procdff$2209' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN0N_.\Q' using process `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
  created $adff cell `$procdff$2214' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP1P_.\Q' using process `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
  created $adff cell `$procdff$2217' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP1N_.\Q' using process `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
  created $adff cell `$procdff$2220' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP0P_.\Q' using process `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
  created $adff cell `$procdff$2223' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP0N_.\Q' using process `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
  created $adff cell `$procdff$2226' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN1P_.\Q' using process `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
  created $adff cell `$procdff$2231' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN1N_.\Q' using process `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
  created $adff cell `$procdff$2236' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN0P_.\Q' using process `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
  created $adff cell `$procdff$2241' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN0N_.\Q' using process `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
  created $adff cell `$procdff$2246' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_PP1_.\Q' using process `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
  created $adff cell `$procdff$2249' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_PP0_.\Q' using process `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
  created $adff cell `$procdff$2252' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_PN1_.\Q' using process `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
  created $adff cell `$procdff$2257' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_PN0_.\Q' using process `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
  created $adff cell `$procdff$2262' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_NP1_.\Q' using process `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
  created $adff cell `$procdff$2265' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_NP0_.\Q' using process `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
  created $adff cell `$procdff$2268' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_NN1_.\Q' using process `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
  created $adff cell `$procdff$2273' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_NN0_.\Q' using process `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.
  created $adff cell `$procdff$2278' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP_.\Q' using process `\$_DFFE_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:713$512'.
  created $dff cell `$procdff$2279' with positive edge clock.
Creating register for signal `\$_DFFE_PN_.\Q' using process `\$_DFFE_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:693$510'.
  created $dff cell `$procdff$2280' with positive edge clock.
Creating register for signal `\$_DFFE_NP_.\Q' using process `\$_DFFE_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:673$509'.
  created $dff cell `$procdff$2281' with negative edge clock.
Creating register for signal `\$_DFFE_NN_.\Q' using process `\$_DFFE_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:653$507'.
  created $dff cell `$procdff$2282' with negative edge clock.
Creating register for signal `\$_DFF_P_.\Q' using process `\$_DFF_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:633$506'.
  created $dff cell `$procdff$2283' with positive edge clock.
Creating register for signal `\$_DFF_N_.\Q' using process `\$_DFF_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:613$505'.
  created $dff cell `$procdff$2284' with negative edge clock.

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\$_DLATCHSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865'.
Removing empty process `\$_DLATCHSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861'.
Removing empty process `\$_DLATCHSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857'.
Removing empty process `\$_DLATCHSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853'.
Removing empty process `\$_DLATCHSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849'.
Removing empty process `\$_DLATCHSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845'.
Removing empty process `\$_DLATCHSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841'.
Removing empty process `\$_DLATCHSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841'.
Found and cleaned up 3 empty switches in `\$_DLATCHSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837'.
Removing empty process `\$_DLATCHSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837'.
Found and cleaned up 2 empty switches in `\$_DLATCH_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834'.
Removing empty process `\$_DLATCH_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834'.
Found and cleaned up 2 empty switches in `\$_DLATCH_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831'.
Removing empty process `\$_DLATCH_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831'.
Found and cleaned up 2 empty switches in `\$_DLATCH_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828'.
Removing empty process `\$_DLATCH_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828'.
Found and cleaned up 2 empty switches in `\$_DLATCH_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825'.
Removing empty process `\$_DLATCH_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825'.
Found and cleaned up 2 empty switches in `\$_DLATCH_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822'.
Removing empty process `\$_DLATCH_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822'.
Found and cleaned up 2 empty switches in `\$_DLATCH_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819'.
Removing empty process `\$_DLATCH_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819'.
Found and cleaned up 2 empty switches in `\$_DLATCH_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816'.
Removing empty process `\$_DLATCH_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816'.
Found and cleaned up 2 empty switches in `\$_DLATCH_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813'.
Removing empty process `\$_DLATCH_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813'.
Found and cleaned up 1 empty switch in `\$_DLATCH_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3338$811'.
Removing empty process `\$_DLATCH_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3338$811'.
Found and cleaned up 1 empty switch in `\$_DLATCH_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3317$809'.
Removing empty process `\$_DLATCH_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3317$809'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806'.
Removing empty process `\$_SDFFCE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803'.
Removing empty process `\$_SDFFCE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800'.
Removing empty process `\$_SDFFCE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797'.
Removing empty process `\$_SDFFCE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794'.
Removing empty process `\$_SDFFCE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791'.
Removing empty process `\$_SDFFCE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788'.
Removing empty process `\$_SDFFCE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785'.
Removing empty process `\$_SDFFCE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782'.
Removing empty process `\$_SDFFCE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779'.
Removing empty process `\$_SDFFCE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776'.
Removing empty process `\$_SDFFCE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773'.
Removing empty process `\$_SDFFCE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770'.
Removing empty process `\$_SDFFCE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767'.
Removing empty process `\$_SDFFCE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764'.
Removing empty process `\$_SDFFCE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764'.
Found and cleaned up 2 empty switches in `\$_SDFFCE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761'.
Removing empty process `\$_SDFFCE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758'.
Removing empty process `\$_SDFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755'.
Removing empty process `\$_SDFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752'.
Removing empty process `\$_SDFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749'.
Removing empty process `\$_SDFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746'.
Removing empty process `\$_SDFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743'.
Removing empty process `\$_SDFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740'.
Removing empty process `\$_SDFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740'.
Found and cleaned up 2 empty switches in `\$_SDFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737'.
Removing empty process `\$_SDFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734'.
Removing empty process `\$_SDFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731'.
Removing empty process `\$_SDFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728'.
Removing empty process `\$_SDFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725'.
Removing empty process `\$_SDFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722'.
Removing empty process `\$_SDFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719'.
Removing empty process `\$_SDFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716'.
Removing empty process `\$_SDFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716'.
Found and cleaned up 2 empty switches in `\$_SDFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713'.
Removing empty process `\$_SDFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713'.
Found and cleaned up 1 empty switch in `\$_SDFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711'.
Removing empty process `\$_SDFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711'.
Found and cleaned up 1 empty switch in `\$_SDFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709'.
Removing empty process `\$_SDFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709'.
Found and cleaned up 1 empty switch in `\$_SDFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707'.
Removing empty process `\$_SDFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707'.
Found and cleaned up 1 empty switch in `\$_SDFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705'.
Removing empty process `\$_SDFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705'.
Found and cleaned up 1 empty switch in `\$_SDFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703'.
Removing empty process `\$_SDFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703'.
Found and cleaned up 1 empty switch in `\$_SDFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701'.
Removing empty process `\$_SDFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701'.
Found and cleaned up 1 empty switch in `\$_SDFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699'.
Removing empty process `\$_SDFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699'.
Found and cleaned up 1 empty switch in `\$_SDFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697'.
Removing empty process `\$_SDFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Removing empty process `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Removing empty process `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Removing empty process `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Removing empty process `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Removing empty process `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Removing empty process `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Removing empty process `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Removing empty process `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Removing empty process `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Removing empty process `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Removing empty process `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Removing empty process `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Removing empty process `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Removing empty process `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Removing empty process `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Found and cleaned up 1 empty switch in `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Removing empty process `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Removing empty process `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Removing empty process `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Removing empty process `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Removing empty process `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Removing empty process `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Removing empty process `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Removing empty process `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Removing empty process `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Removing empty process `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Removing empty process `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Removing empty process `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Removing empty process `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Removing empty process `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Removing empty process `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Removing empty process `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Found and cleaned up 1 empty switch in `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Removing empty process `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Removing empty process `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
Removing empty process `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
Removing empty process `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
Removing empty process `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
Removing empty process `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
Removing empty process `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
Removing empty process `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
Removing empty process `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
Removing empty process `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
Removing empty process `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
Removing empty process `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
Removing empty process `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
Removing empty process `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
Removing empty process `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
Removing empty process `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
Removing empty process `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
Removing empty process `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
Removing empty process `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
Removing empty process `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
Removing empty process `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
Removing empty process `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
Removing empty process `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
Removing empty process `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
Removing empty process `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
Removing empty process `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
Removing empty process `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
Removing empty process `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
Removing empty process `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.
Found and cleaned up 1 empty switch in `\$_DFFE_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:713$512'.
Removing empty process `\$_DFFE_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:713$512'.
Found and cleaned up 1 empty switch in `\$_DFFE_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:693$510'.
Removing empty process `\$_DFFE_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:693$510'.
Found and cleaned up 1 empty switch in `\$_DFFE_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:673$509'.
Removing empty process `\$_DFFE_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:673$509'.
Found and cleaned up 1 empty switch in `\$_DFFE_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:653$507'.
Removing empty process `\$_DFFE_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:653$507'.
Removing empty process `\$_DFF_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:633$506'.
Removing empty process `\$_DFF_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:613$505'.
Found and cleaned up 2 empty switches in `\$_SR_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502'.
Removing empty process `\$_SR_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502'.
Found and cleaned up 2 empty switches in `\$_SR_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499'.
Removing empty process `\$_SR_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499'.
Found and cleaned up 2 empty switches in `\$_SR_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496'.
Removing empty process `\$_SR_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496'.
Found and cleaned up 2 empty switches in `\$_SR_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493'.
Removing empty process `\$_SR_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493'.
Cleaned up 166 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCHSR_PPP_.
<suppressed ~12 debug messages>
Optimizing module \$_DLATCHSR_PPN_.
<suppressed ~14 debug messages>
Optimizing module \$_DLATCHSR_PNP_.
<suppressed ~14 debug messages>
Optimizing module \$_DLATCHSR_PNN_.
<suppressed ~16 debug messages>
Optimizing module \$_DLATCHSR_NPP_.
<suppressed ~13 debug messages>
Optimizing module \$_DLATCHSR_NPN_.
<suppressed ~15 debug messages>
Optimizing module \$_DLATCHSR_NNP_.
<suppressed ~15 debug messages>
Optimizing module \$_DLATCHSR_NNN_.
<suppressed ~17 debug messages>
Optimizing module \$_DLATCH_PP1_.
<suppressed ~9 debug messages>
Optimizing module \$_DLATCH_PP0_.
<suppressed ~9 debug messages>
Optimizing module \$_DLATCH_PN1_.
<suppressed ~11 debug messages>
Optimizing module \$_DLATCH_PN0_.
<suppressed ~11 debug messages>
Optimizing module \$_DLATCH_NP1_.
<suppressed ~10 debug messages>
Optimizing module \$_DLATCH_NP0_.
<suppressed ~10 debug messages>
Optimizing module \$_DLATCH_NN1_.
<suppressed ~12 debug messages>
Optimizing module \$_DLATCH_NN0_.
<suppressed ~12 debug messages>
Optimizing module \$_DLATCH_P_.
<suppressed ~8 debug messages>
Optimizing module \$_DLATCH_N_.
<suppressed ~10 debug messages>
Optimizing module \$_SDFFCE_PP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_PP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_PN1P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_PN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFCE_PN0P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_PN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFCE_NP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_NP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_NN1P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_NN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFCE_NN0P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFCE_NN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFE_PP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_PP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_PN1P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_PN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFE_PN0P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_PN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFE_NP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_NP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_NN1P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_NN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFFE_NN0P_.
<suppressed ~3 debug messages>
Optimizing module \$_SDFFE_NN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_SDFF_PP1_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_PP0_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_PN1_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFF_PN0_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFF_NP1_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_NP0_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_NN1_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFF_NN0_.
<suppressed ~2 debug messages>
Optimizing module \$_DFFSRE_PPPP_.
<suppressed ~6 debug messages>
Optimizing module \$_DFFSRE_PPPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSRE_PPNP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_PPNN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSRE_PNPP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_PNPN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSRE_PNNP_.
<suppressed ~10 debug messages>
Optimizing module \$_DFFSRE_PNNN_.
<suppressed ~11 debug messages>
Optimizing module \$_DFFSRE_NPPP_.
<suppressed ~6 debug messages>
Optimizing module \$_DFFSRE_NPPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSRE_NPNP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_NPNN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSRE_NNPP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_NNPN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSRE_NNNP_.
<suppressed ~10 debug messages>
Optimizing module \$_DFFSRE_NNNN_.
<suppressed ~11 debug messages>
Optimizing module \$_DFFSR_PPP_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFSR_PPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_PNP_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_PNN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSR_NPP_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFSR_NPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_NNP_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_NNN_.
<suppressed ~9 debug messages>
Optimizing module \$_ALDFFE_PPP_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFFE_PPN_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_PNP_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_PNN_.
<suppressed ~5 debug messages>
Optimizing module \$_ALDFFE_NPP_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFFE_NPN_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_NNP_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_NNN_.
<suppressed ~5 debug messages>
Optimizing module \$_ALDFF_PP_.
<suppressed ~2 debug messages>
Optimizing module \$_ALDFF_PN_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFF_NP_.
<suppressed ~2 debug messages>
Optimizing module \$_ALDFF_NN_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP1P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP1N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PP0P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP0N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PN1P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PN1N_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFE_PN0P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PN0N_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFE_NP1P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_NP1N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NP0P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_NP0N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NN1P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NN1N_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFE_NN0P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NN0N_.
<suppressed ~5 debug messages>
Optimizing module \$_DFF_PP1_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_PP0_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_PN1_.
<suppressed ~3 debug messages>
Optimizing module \$_DFF_PN0_.
<suppressed ~3 debug messages>
Optimizing module \$_DFF_NP1_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_NP0_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_NN1_.
<suppressed ~3 debug messages>
Optimizing module \$_DFF_NN0_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP_.
Optimizing module \$_DFFE_PN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFE_NP_.
Optimizing module \$_DFFE_NN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFF_P_.
Optimizing module \$_DFF_N_.
Optimizing module \$_SR_PP_.
<suppressed ~9 debug messages>
Optimizing module \$_SR_PN_.
<suppressed ~11 debug messages>
Optimizing module \$_SR_NP_.
<suppressed ~10 debug messages>
Optimizing module \$_SR_NN_.
<suppressed ~12 debug messages>
Optimizing module \$_TBUF_.
Optimizing module \$_OAI4_.
Optimizing module \$_AOI4_.
Optimizing module \$_OAI3_.
Optimizing module \$_AOI3_.
Optimizing module \$_MUX16_.
Optimizing module \$_MUX8_.
Optimizing module \$_MUX4_.
Optimizing module \$_NMUX_.
Optimizing module \$_MUX_.
Optimizing module \$_ORNOT_.
Optimizing module \$_ANDNOT_.
Optimizing module \$_XNOR_.
Optimizing module \$_XOR_.
Optimizing module \$_NOR_.
Optimizing module \$_OR_.
Optimizing module \$_NAND_.
Optimizing module \$_AND_.
Optimizing module \$_NOT_.
Optimizing module \$_BUF_.

5. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCHSR_PPP_.
Optimizing module \$_DLATCHSR_PPN_.
Optimizing module \$_DLATCHSR_PNP_.
Optimizing module \$_DLATCHSR_PNN_.
Optimizing module \$_DLATCHSR_NPP_.
Optimizing module \$_DLATCHSR_NPN_.
Optimizing module \$_DLATCHSR_NNP_.
Optimizing module \$_DLATCHSR_NNN_.
Optimizing module \$_DLATCH_PP1_.
Optimizing module \$_DLATCH_PP0_.
Optimizing module \$_DLATCH_PN1_.
Optimizing module \$_DLATCH_PN0_.
Optimizing module \$_DLATCH_NP1_.
Optimizing module \$_DLATCH_NP0_.
Optimizing module \$_DLATCH_NN1_.
Optimizing module \$_DLATCH_NN0_.
Optimizing module \$_DLATCH_P_.
Optimizing module \$_DLATCH_N_.
Optimizing module \$_SDFFCE_PP1P_.
Optimizing module \$_SDFFCE_PP1N_.
Optimizing module \$_SDFFCE_PP0P_.
Optimizing module \$_SDFFCE_PP0N_.
Optimizing module \$_SDFFCE_PN1P_.
Optimizing module \$_SDFFCE_PN1N_.
Optimizing module \$_SDFFCE_PN0P_.
Optimizing module \$_SDFFCE_PN0N_.
Optimizing module \$_SDFFCE_NP1P_.
Optimizing module \$_SDFFCE_NP1N_.
Optimizing module \$_SDFFCE_NP0P_.
Optimizing module \$_SDFFCE_NP0N_.
Optimizing module \$_SDFFCE_NN1P_.
Optimizing module \$_SDFFCE_NN1N_.
Optimizing module \$_SDFFCE_NN0P_.
Optimizing module \$_SDFFCE_NN0N_.
Optimizing module \$_SDFFE_PP1P_.
Optimizing module \$_SDFFE_PP1N_.
Optimizing module \$_SDFFE_PP0P_.
Optimizing module \$_SDFFE_PP0N_.
Optimizing module \$_SDFFE_PN1P_.
Optimizing module \$_SDFFE_PN1N_.
Optimizing module \$_SDFFE_PN0P_.
Optimizing module \$_SDFFE_PN0N_.
Optimizing module \$_SDFFE_NP1P_.
Optimizing module \$_SDFFE_NP1N_.
Optimizing module \$_SDFFE_NP0P_.
Optimizing module \$_SDFFE_NP0N_.
Optimizing module \$_SDFFE_NN1P_.
Optimizing module \$_SDFFE_NN1N_.
Optimizing module \$_SDFFE_NN0P_.
Optimizing module \$_SDFFE_NN0N_.
Optimizing module \$_SDFF_PP1_.
Optimizing module \$_SDFF_PP0_.
Optimizing module \$_SDFF_PN1_.
Optimizing module \$_SDFF_PN0_.
Optimizing module \$_SDFF_NP1_.
Optimizing module \$_SDFF_NP0_.
Optimizing module \$_SDFF_NN1_.
Optimizing module \$_SDFF_NN0_.
Optimizing module \$_DFFSRE_PPPP_.
Optimizing module \$_DFFSRE_PPPN_.
Optimizing module \$_DFFSRE_PPNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PPNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PNPP_.
Optimizing module \$_DFFSRE_PNPN_.
Optimizing module \$_DFFSRE_PNNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PNNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NPPP_.
Optimizing module \$_DFFSRE_NPPN_.
Optimizing module \$_DFFSRE_NPNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NPNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NNPP_.
Optimizing module \$_DFFSRE_NNPN_.
Optimizing module \$_DFFSRE_NNNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NNNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_PPP_.
Optimizing module \$_DFFSR_PPN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_PNP_.
Optimizing module \$_DFFSR_PNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_NPP_.
Optimizing module \$_DFFSR_NPN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_NNP_.
Optimizing module \$_DFFSR_NNN_.
<suppressed ~1 debug messages>
Optimizing module \$_ALDFFE_PPP_.
Optimizing module \$_ALDFFE_PPN_.
Optimizing module \$_ALDFFE_PNP_.
Optimizing module \$_ALDFFE_PNN_.
Optimizing module \$_ALDFFE_NPP_.
Optimizing module \$_ALDFFE_NPN_.
Optimizing module \$_ALDFFE_NNP_.
Optimizing module \$_ALDFFE_NNN_.
Optimizing module \$_ALDFF_PP_.
Optimizing module \$_ALDFF_PN_.
Optimizing module \$_ALDFF_NP_.
Optimizing module \$_ALDFF_NN_.
Optimizing module \$_DFFE_PP1P_.
Optimizing module \$_DFFE_PP1N_.
Optimizing module \$_DFFE_PP0P_.
Optimizing module \$_DFFE_PP0N_.
Optimizing module \$_DFFE_PN1P_.
Optimizing module \$_DFFE_PN1N_.
Optimizing module \$_DFFE_PN0P_.
Optimizing module \$_DFFE_PN0N_.
Optimizing module \$_DFFE_NP1P_.
Optimizing module \$_DFFE_NP1N_.
Optimizing module \$_DFFE_NP0P_.
Optimizing module \$_DFFE_NP0N_.
Optimizing module \$_DFFE_NN1P_.
Optimizing module \$_DFFE_NN1N_.
Optimizing module \$_DFFE_NN0P_.
Optimizing module \$_DFFE_NN0N_.
Optimizing module \$_DFF_PP1_.
Optimizing module \$_DFF_PP0_.
Optimizing module \$_DFF_PN1_.
Optimizing module \$_DFF_PN0_.
Optimizing module \$_DFF_NP1_.
Optimizing module \$_DFF_NP0_.
Optimizing module \$_DFF_NN1_.
Optimizing module \$_DFF_NN0_.
Optimizing module \$_DFFE_PP_.
Optimizing module \$_DFFE_PN_.
Optimizing module \$_DFFE_NP_.
Optimizing module \$_DFFE_NN_.
Optimizing module \$_DFF_P_.
Optimizing module \$_DFF_N_.
Optimizing module \$_SR_PP_.
Optimizing module \$_SR_PN_.
Optimizing module \$_SR_NP_.
Optimizing module \$_SR_NN_.
Optimizing module \$_TBUF_.
Optimizing module \$_OAI4_.
Optimizing module \$_AOI4_.
Optimizing module \$_OAI3_.
Optimizing module \$_AOI3_.
Optimizing module \$_MUX16_.
Optimizing module \$_MUX8_.
Optimizing module \$_MUX4_.
Optimizing module \$_NMUX_.
Optimizing module \$_MUX_.
Optimizing module \$_ORNOT_.
Optimizing module \$_ANDNOT_.
Optimizing module \$_XNOR_.
Optimizing module \$_XOR_.
Optimizing module \$_NOR_.
Optimizing module \$_OR_.
Optimizing module \$_NAND_.
Optimizing module \$_AND_.
Optimizing module \$_NOT_.
Optimizing module \$_BUF_.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \$_DLATCHSR_PPP_..
Finding unused cells or wires in module \$_DLATCHSR_PPN_..
Finding unused cells or wires in module \$_DLATCHSR_PNP_..
Finding unused cells or wires in module \$_DLATCHSR_PNN_..
Finding unused cells or wires in module \$_DLATCHSR_NPP_..
Finding unused cells or wires in module \$_DLATCHSR_NPN_..
Finding unused cells or wires in module \$_DLATCHSR_NNP_..
Finding unused cells or wires in module \$_DLATCHSR_NNN_..
Finding unused cells or wires in module \$_DLATCH_PP1_..
Finding unused cells or wires in module \$_DLATCH_PP0_..
Finding unused cells or wires in module \$_DLATCH_PN1_..
Finding unused cells or wires in module \$_DLATCH_PN0_..
Finding unused cells or wires in module \$_DLATCH_NP1_..
Finding unused cells or wires in module \$_DLATCH_NP0_..
Finding unused cells or wires in module \$_DLATCH_NN1_..
Finding unused cells or wires in module \$_DLATCH_NN0_..
Finding unused cells or wires in module \$_DLATCH_P_..
Finding unused cells or wires in module \$_DLATCH_N_..
Finding unused cells or wires in module \$_SDFFCE_PP1P_..
Finding unused cells or wires in module \$_SDFFCE_PP1N_..
Finding unused cells or wires in module \$_SDFFCE_PP0P_..
Finding unused cells or wires in module \$_SDFFCE_PP0N_..
Finding unused cells or wires in module \$_SDFFCE_PN1P_..
Finding unused cells or wires in module \$_SDFFCE_PN1N_..
Finding unused cells or wires in module \$_SDFFCE_PN0P_..
Finding unused cells or wires in module \$_SDFFCE_PN0N_..
Finding unused cells or wires in module \$_SDFFCE_NP1P_..
Finding unused cells or wires in module \$_SDFFCE_NP1N_..
Finding unused cells or wires in module \$_SDFFCE_NP0P_..
Finding unused cells or wires in module \$_SDFFCE_NP0N_..
Finding unused cells or wires in module \$_SDFFCE_NN1P_..
Finding unused cells or wires in module \$_SDFFCE_NN1N_..
Finding unused cells or wires in module \$_SDFFCE_NN0P_..
Finding unused cells or wires in module \$_SDFFCE_NN0N_..
Finding unused cells or wires in module \$_SDFFE_PP1P_..
Finding unused cells or wires in module \$_SDFFE_PP1N_..
Finding unused cells or wires in module \$_SDFFE_PP0P_..
Finding unused cells or wires in module \$_SDFFE_PP0N_..
Finding unused cells or wires in module \$_SDFFE_PN1P_..
Finding unused cells or wires in module \$_SDFFE_PN1N_..
Finding unused cells or wires in module \$_SDFFE_PN0P_..
Finding unused cells or wires in module \$_SDFFE_PN0N_..
Finding unused cells or wires in module \$_SDFFE_NP1P_..
Finding unused cells or wires in module \$_SDFFE_NP1N_..
Finding unused cells or wires in module \$_SDFFE_NP0P_..
Finding unused cells or wires in module \$_SDFFE_NP0N_..
Finding unused cells or wires in module \$_SDFFE_NN1P_..
Finding unused cells or wires in module \$_SDFFE_NN1N_..
Finding unused cells or wires in module \$_SDFFE_NN0P_..
Finding unused cells or wires in module \$_SDFFE_NN0N_..
Finding unused cells or wires in module \$_SDFF_PP1_..
Finding unused cells or wires in module \$_SDFF_PP0_..
Finding unused cells or wires in module \$_SDFF_PN1_..
Finding unused cells or wires in module \$_SDFF_PN0_..
Finding unused cells or wires in module \$_SDFF_NP1_..
Finding unused cells or wires in module \$_SDFF_NP0_..
Finding unused cells or wires in module \$_SDFF_NN1_..
Finding unused cells or wires in module \$_SDFF_NN0_..
Finding unused cells or wires in module \$_DFFSRE_PPPP_..
Finding unused cells or wires in module \$_DFFSRE_PPPN_..
Finding unused cells or wires in module \$_DFFSRE_PPNP_..
Finding unused cells or wires in module \$_DFFSRE_PPNN_..
Finding unused cells or wires in module \$_DFFSRE_PNPP_..
Finding unused cells or wires in module \$_DFFSRE_PNPN_..
Finding unused cells or wires in module \$_DFFSRE_PNNP_..
Finding unused cells or wires in module \$_DFFSRE_PNNN_..
Finding unused cells or wires in module \$_DFFSRE_NPPP_..
Finding unused cells or wires in module \$_DFFSRE_NPPN_..
Finding unused cells or wires in module \$_DFFSRE_NPNP_..
Finding unused cells or wires in module \$_DFFSRE_NPNN_..
Finding unused cells or wires in module \$_DFFSRE_NNPP_..
Finding unused cells or wires in module \$_DFFSRE_NNPN_..
Finding unused cells or wires in module \$_DFFSRE_NNNP_..
Finding unused cells or wires in module \$_DFFSRE_NNNN_..
Finding unused cells or wires in module \$_DFFSR_PPP_..
Finding unused cells or wires in module \$_DFFSR_PPN_..
Finding unused cells or wires in module \$_DFFSR_PNP_..
Finding unused cells or wires in module \$_DFFSR_PNN_..
Finding unused cells or wires in module \$_DFFSR_NPP_..
Finding unused cells or wires in module \$_DFFSR_NPN_..
Finding unused cells or wires in module \$_DFFSR_NNP_..
Finding unused cells or wires in module \$_DFFSR_NNN_..
Finding unused cells or wires in module \$_ALDFFE_PPP_..
Finding unused cells or wires in module \$_ALDFFE_PPN_..
Finding unused cells or wires in module \$_ALDFFE_PNP_..
Finding unused cells or wires in module \$_ALDFFE_PNN_..
Finding unused cells or wires in module \$_ALDFFE_NPP_..
Finding unused cells or wires in module \$_ALDFFE_NPN_..
Finding unused cells or wires in module \$_ALDFFE_NNP_..
Finding unused cells or wires in module \$_ALDFFE_NNN_..
Finding unused cells or wires in module \$_ALDFF_PP_..
Finding unused cells or wires in module \$_ALDFF_PN_..
Finding unused cells or wires in module \$_ALDFF_NP_..
Finding unused cells or wires in module \$_ALDFF_NN_..
Finding unused cells or wires in module \$_DFFE_PP1P_..
Finding unused cells or wires in module \$_DFFE_PP1N_..
Finding unused cells or wires in module \$_DFFE_PP0P_..
Finding unused cells or wires in module \$_DFFE_PP0N_..
Finding unused cells or wires in module \$_DFFE_PN1P_..
Finding unused cells or wires in module \$_DFFE_PN1N_..
Finding unused cells or wires in module \$_DFFE_PN0P_..
Finding unused cells or wires in module \$_DFFE_PN0N_..
Finding unused cells or wires in module \$_DFFE_NP1P_..
Finding unused cells or wires in module \$_DFFE_NP1N_..
Finding unused cells or wires in module \$_DFFE_NP0P_..
Finding unused cells or wires in module \$_DFFE_NP0N_..
Finding unused cells or wires in module \$_DFFE_NN1P_..
Finding unused cells or wires in module \$_DFFE_NN1N_..
Finding unused cells or wires in module \$_DFFE_NN0P_..
Finding unused cells or wires in module \$_DFFE_NN0N_..
Finding unused cells or wires in module \$_DFF_PP1_..
Finding unused cells or wires in module \$_DFF_PP0_..
Finding unused cells or wires in module \$_DFF_PN1_..
Finding unused cells or wires in module \$_DFF_PN0_..
Finding unused cells or wires in module \$_DFF_NP1_..
Finding unused cells or wires in module \$_DFF_NP0_..
Finding unused cells or wires in module \$_DFF_NN1_..
Finding unused cells or wires in module \$_DFF_NN0_..
Finding unused cells or wires in module \$_DFFE_PP_..
Finding unused cells or wires in module \$_DFFE_PN_..
Finding unused cells or wires in module \$_DFFE_NP_..
Finding unused cells or wires in module \$_DFFE_NN_..
Finding unused cells or wires in module \$_DFF_P_..
Finding unused cells or wires in module \$_DFF_N_..
Finding unused cells or wires in module \$_SR_PP_..
Finding unused cells or wires in module \$_SR_PN_..
Finding unused cells or wires in module \$_SR_NP_..
Finding unused cells or wires in module \$_SR_NN_..
Finding unused cells or wires in module \$_TBUF_..
Finding unused cells or wires in module \$_OAI4_..
Finding unused cells or wires in module \$_AOI4_..
Finding unused cells or wires in module \$_OAI3_..
Finding unused cells or wires in module \$_AOI3_..
Finding unused cells or wires in module \$_MUX16_..
Finding unused cells or wires in module \$_MUX8_..
Finding unused cells or wires in module \$_MUX4_..
Finding unused cells or wires in module \$_NMUX_..
Finding unused cells or wires in module \$_MUX_..
Finding unused cells or wires in module \$_ORNOT_..
Finding unused cells or wires in module \$_ANDNOT_..
Finding unused cells or wires in module \$_XNOR_..
Finding unused cells or wires in module \$_XOR_..
Finding unused cells or wires in module \$_NOR_..
Finding unused cells or wires in module \$_OR_..
Finding unused cells or wires in module \$_NAND_..
Finding unused cells or wires in module \$_AND_..
Finding unused cells or wires in module \$_NOT_..
Finding unused cells or wires in module \$_BUF_..
Removed 200 unused cells and 915 unused wires.
<suppressed ~347 debug messages>
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1207 of type $mux
  wire \Q connected to port \Q of cell $procdff$2166 of type $aldff
Print inport connection:
  port \S of cell $procmux$1207 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1207 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1207 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2166 of type $aldff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2166 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2166 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2166 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1207 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2166 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1205 of type $mux
  wire \Q connected to port \Q of cell $procdff$2161 of type $aldff
Print inport connection:
  port \S of cell $procmux$1205 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1205 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1205 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2161 of type $aldff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2161 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2161 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2161 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1205 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2161 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1203 of type $mux
  wire \Q connected to port \Q of cell $procdff$2156 of type $aldff
Print inport connection:
  port \S of cell $procmux$1203 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1203 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1203 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2156 of type $aldff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2156 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2156 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2156 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1203 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2156 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1201 of type $mux
  wire \Q connected to port \Q of cell $procdff$2153 of type $aldff
Print inport connection:
  port \S of cell $procmux$1201 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1201 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1201 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2153 of type $aldff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2153 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2153 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2153 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1201 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2153 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1199 of type $mux
  wire \Q connected to port \Q of cell $procdff$2150 of type $aldff
Print inport connection:
  port \S of cell $procmux$1199 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1199 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1199 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2150 of type $aldff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2150 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2150 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2150 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1199 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2150 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1197 of type $mux
  wire \Q connected to port \Q of cell $procdff$2145 of type $aldff
Print inport connection:
  port \S of cell $procmux$1197 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1197 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1197 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2145 of type $aldff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2145 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2145 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2145 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1197 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2145 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1195 of type $mux
  wire \Q connected to port \Q of cell $procdff$2140 of type $aldff
Print inport connection:
  port \S of cell $procmux$1195 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1195 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1195 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2140 of type $aldff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2140 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2140 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2140 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1195 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2140 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1193 of type $mux
  wire \Q connected to port \Q of cell $procdff$2137 of type $aldff
Print inport connection:
  port \S of cell $procmux$1193 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1193 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1193 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2137 of type $aldff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2137 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2137 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2137 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1193 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2137 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2182 of type $aldff
Print inport connection:
  port \D of cell $procdff$2182 of type $aldff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2182 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2182 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2182 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2182 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2177 of type $aldff
Print inport connection:
  port \D of cell $procdff$2177 of type $aldff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2177 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2177 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2177 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2177 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2174 of type $aldff
Print inport connection:
  port \D of cell $procdff$2174 of type $aldff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2174 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2174 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2174 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2174 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2169 of type $aldff
Print inport connection:
  port \D of cell $procdff$2169 of type $aldff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2169 of type $aldff connected to sig \C  Width 1  Width 1 
  port \ALOAD of cell $procdff$2169 of type $aldff connected to sig \L  Width 1  Width 1 
  port \AD of cell $procdff$2169 of type $aldff connected to sig \AD  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2169 inport connections:
    port \AD connected to sig \AD  Width 1  Width 1 
    port \ALOAD connected to sig \L  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445 of type $not
  wire \Y connected to port \Y of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446 of type $and
Print inport connection:
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445 of type $not connected to sig \B  Width 1  Width 1 
  port \B of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446 of type $and connected to sig $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y  Width 1  Width 1 
  port \A of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446 of type $and connected to sig \A  Width 1  Width 1 
Print cell inport connection:
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445 inport connections:
    port \A connected to sig \B  Width 1  Width 1 
  cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Y connected to port \Y of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436 of type $and
Print inport connection:
  port \B of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436 of type $and connected to sig \B  Width 1  Width 1 
  port \A of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436 of type $and connected to sig \A  Width 1  Width 1 
Print cell inport connection:
  cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y connected to port \Y of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479 of type $or
  wire \Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480 of type $not
  wire $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y connected to port \Y of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478 of type $and
Print inport connection:
  port \B of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479 of type $or connected to sig \C  Width 1  Width 1 
  port \A of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479 of type $or connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y  Width 1  Width 1 
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480 of type $not connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y  Width 1  Width 1 
  port \B of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478 of type $and connected to sig \B  Width 1  Width 1 
  port \A of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478 of type $and connected to sig \A  Width 1  Width 1 
Print cell inport connection:
  cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479 inport connections:
    port \A connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y  Width 1  Width 1 
    port \B connected to sig \C  Width 1  Width 1 
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480 inport connections:
    port \A connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y  Width 1  Width 1 
  cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y connected to port \Y of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486 of type $or
  wire \Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487 of type $not
  wire $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y connected to port \Y of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485 of type $and
  wire $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y connected to port \Y of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484 of type $and
Print inport connection:
  port \B of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486 of type $or connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y  Width 1  Width 1 
  port \A of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486 of type $or connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y  Width 1  Width 1 
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487 of type $not connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y  Width 1  Width 1 
  port \B of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485 of type $and connected to sig \D  Width 1  Width 1 
  port \A of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485 of type $and connected to sig \C  Width 1  Width 1 
  port \B of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484 of type $and connected to sig \B  Width 1  Width 1 
  port \A of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484 of type $and connected to sig \A  Width 1  Width 1 
Print cell inport connection:
  cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486 inport connections:
    port \A connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y  Width 1  Width 1 
    port \B connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y  Width 1  Width 1 
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487 inport connections:
    port \A connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y  Width 1  Width 1 
  cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485 inport connections:
    port \A connected to sig \C  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
  cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
Print wire connection:
  wire \Y connected to sig \A  Width 1  Width 1 
Print outport connection:
Print inport connection:
Print cell inport connection:
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1239 of type $mux
  wire \Q connected to port \Q of cell $procdff$2246 of type $adff
Print inport connection:
  port \S of cell $procmux$1239 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1239 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1239 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2246 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2246 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2246 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1239 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2246 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1237 of type $mux
  wire \Q connected to port \Q of cell $procdff$2241 of type $adff
Print inport connection:
  port \S of cell $procmux$1237 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1237 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1237 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2241 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2241 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2241 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1237 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2241 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1235 of type $mux
  wire \Q connected to port \Q of cell $procdff$2236 of type $adff
Print inport connection:
  port \S of cell $procmux$1235 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1235 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1235 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2236 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2236 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2236 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1235 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2236 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1233 of type $mux
  wire \Q connected to port \Q of cell $procdff$2231 of type $adff
Print inport connection:
  port \S of cell $procmux$1233 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1233 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1233 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2231 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2231 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2231 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1233 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2231 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1247 of type $mux
  wire \Q connected to port \Q of cell $procdff$2282 of type $dff
Print inport connection:
  port \S of cell $procmux$1247 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1247 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1247 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2282 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2282 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1247 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2282 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1231 of type $mux
  wire \Q connected to port \Q of cell $procdff$2226 of type $adff
Print inport connection:
  port \S of cell $procmux$1231 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1231 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1231 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2226 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2226 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2226 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1231 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2226 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1229 of type $mux
  wire \Q connected to port \Q of cell $procdff$2223 of type $adff
Print inport connection:
  port \S of cell $procmux$1229 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1229 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1229 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2223 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2223 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2223 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1229 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2223 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1227 of type $mux
  wire \Q connected to port \Q of cell $procdff$2220 of type $adff
Print inport connection:
  port \S of cell $procmux$1227 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1227 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1227 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2220 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2220 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2220 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1227 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2220 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1225 of type $mux
  wire \Q connected to port \Q of cell $procdff$2217 of type $adff
Print inport connection:
  port \S of cell $procmux$1225 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1225 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1225 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2217 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2217 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2217 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1225 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2217 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1245 of type $mux
  wire \Q connected to port \Q of cell $procdff$2281 of type $dff
Print inport connection:
  port \S of cell $procmux$1245 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1245 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1245 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2281 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2281 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1245 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2281 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1223 of type $mux
  wire \Q connected to port \Q of cell $procdff$2214 of type $adff
Print inport connection:
  port \S of cell $procmux$1223 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1223 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1223 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2214 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2214 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2214 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1223 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2214 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1221 of type $mux
  wire \Q connected to port \Q of cell $procdff$2209 of type $adff
Print inport connection:
  port \S of cell $procmux$1221 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1221 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1221 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2209 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2209 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2209 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1221 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2209 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1219 of type $mux
  wire \Q connected to port \Q of cell $procdff$2204 of type $adff
Print inport connection:
  port \S of cell $procmux$1219 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1219 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1219 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2204 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2204 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2204 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1219 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2204 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1217 of type $mux
  wire \Q connected to port \Q of cell $procdff$2199 of type $adff
Print inport connection:
  port \S of cell $procmux$1217 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1217 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1217 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2199 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2199 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2199 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1217 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2199 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1243 of type $mux
  wire \Q connected to port \Q of cell $procdff$2280 of type $dff
Print inport connection:
  port \S of cell $procmux$1243 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1243 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1243 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2280 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2280 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1243 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2280 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1215 of type $mux
  wire \Q connected to port \Q of cell $procdff$2194 of type $adff
Print inport connection:
  port \S of cell $procmux$1215 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1215 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1215 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2194 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2194 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2194 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1215 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2194 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1213 of type $mux
  wire \Q connected to port \Q of cell $procdff$2191 of type $adff
Print inport connection:
  port \S of cell $procmux$1213 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1213 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1213 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2191 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2191 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2191 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1213 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2191 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1211 of type $mux
  wire \Q connected to port \Q of cell $procdff$2188 of type $adff
Print inport connection:
  port \S of cell $procmux$1211 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1211 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1211 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$2188 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2188 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2188 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1211 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2188 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1209 of type $mux
  wire \Q connected to port \Q of cell $procdff$2185 of type $adff
Print inport connection:
  port \S of cell $procmux$1209 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1209 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1209 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2185 of type $adff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2185 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2185 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1209 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2185 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1241 of type $mux
  wire \Q connected to port \Q of cell $procdff$2279 of type $dff
Print inport connection:
  port \S of cell $procmux$1241 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1241 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1241 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$2279 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$2279 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1241 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2279 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1191 of type $mux
  wire \Q connected to port \Q of cell $procdff$2014 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$2009 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2008 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2001 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2000 of type $mux
Print inport connection:
  port \S of cell $procmux$1191 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1191 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1191 of type $mux connected to sig \D  Width 1  Width 1 
  port \SET of cell $procdff$2014 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2009  Width 1  Width 1 
  port \D of cell $procdff$2014 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$2014 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$2014 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2008 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2008 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$2001  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2008 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2000 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2000 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2000 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1191 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$2014 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$2009  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2008 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$2001  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2000 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1189 of type $mux
  wire \Q connected to port \Q of cell $procdff$1997 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1992 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1991 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1984 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1983 of type $mux
Print inport connection:
  port \S of cell $procmux$1189 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1189 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1189 of type $mux connected to sig \Q  Width 1  Width 1 
  port \SET of cell $procdff$1997 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1992  Width 1  Width 1 
  port \D of cell $procdff$1997 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1997 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$1997 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1991 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1991 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1984  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1991 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1983 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1983 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1983 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1189 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1997 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1992  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1991 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$1984  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1983 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1187 of type $mux
  wire \Q connected to port \Q of cell $procdff$1980 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1979 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1978 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1975 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1974 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1969 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1968 of type $mux
Print inport connection:
  port \S of cell $procmux$1187 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1187 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1187 of type $mux connected to sig \D  Width 1  Width 1 
  port \SET of cell $procdff$1980 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1975  Width 1  Width 1 
  port \D of cell $procdff$1980 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1980 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1979  Width 1  Width 1 
  port \CLK of cell $procdff$1980 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1978 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1978 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1978 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1974 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1974 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1974 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1969  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1968 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1968 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1968 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1187 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1980 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$1979  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1975  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$1978 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1974 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$1969  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1968 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1185 of type $mux
  wire \Q connected to port \Q of cell $procdff$1965 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1964 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1963 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1960 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1959 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1954 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1953 of type $mux
Print inport connection:
  port \S of cell $procmux$1185 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1185 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1185 of type $mux connected to sig \Q  Width 1  Width 1 
  port \SET of cell $procdff$1965 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1960  Width 1  Width 1 
  port \D of cell $procdff$1965 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1965 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1964  Width 1  Width 1 
  port \CLK of cell $procdff$1965 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1963 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1963 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1963 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1959 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1959 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1959 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1954  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1953 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1953 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1953 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1185 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1965 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$1964  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1960  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$1963 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1959 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$1954  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1953 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1183 of type $mux
  wire \Q connected to port \Q of cell $procdff$1950 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1945 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1944 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1937 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1936 of type $mux
Print inport connection:
  port \S of cell $procmux$1183 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1183 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1183 of type $mux connected to sig \D  Width 1  Width 1 
  port \SET of cell $procdff$1950 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1945  Width 1  Width 1 
  port \D of cell $procdff$1950 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1950 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$1950 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1944 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1944 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1937  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1944 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1936 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1936 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1936 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1183 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1950 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1945  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1944 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$1937  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1936 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1181 of type $mux
  wire \Q connected to port \Q of cell $procdff$1935 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1930 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1929 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1922 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1921 of type $mux
Print inport connection:
  port \S of cell $procmux$1181 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1181 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1181 of type $mux connected to sig \Q  Width 1  Width 1 
  port \SET of cell $procdff$1935 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1930  Width 1  Width 1 
  port \D of cell $procdff$1935 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1935 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$1935 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1929 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1929 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1922  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1929 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1921 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1921 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1921 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1181 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1935 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1930  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1929 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$1922  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1921 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1179 of type $mux
  wire \Q connected to port \Q of cell $procdff$1920 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1919 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1918 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1915 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1914 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1909 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1908 of type $mux
Print inport connection:
  port \S of cell $procmux$1179 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1179 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1179 of type $mux connected to sig \D  Width 1  Width 1 
  port \SET of cell $procdff$1920 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1915  Width 1  Width 1 
  port \D of cell $procdff$1920 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1920 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1919  Width 1  Width 1 
  port \CLK of cell $procdff$1920 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1918 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1918 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1918 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1914 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1914 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1914 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1909  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1908 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1908 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1908 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1179 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1920 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$1919  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1915  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$1918 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1914 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$1909  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1908 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1177 of type $mux
  wire \Q connected to port \Q of cell $procdff$1907 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1906 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1905 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1902 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1901 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1896 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1895 of type $mux
Print inport connection:
  port \S of cell $procmux$1177 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1177 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1177 of type $mux connected to sig \Q  Width 1  Width 1 
  port \SET of cell $procdff$1907 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1902  Width 1  Width 1 
  port \D of cell $procdff$1907 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1907 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1906  Width 1  Width 1 
  port \CLK of cell $procdff$1907 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1905 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1905 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1905 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1901 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1901 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1901 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1896  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1895 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1895 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1895 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1177 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1907 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$1906  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1902  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$1905 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1901 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$1896  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1895 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1175 of type $mux
  wire \Q connected to port \Q of cell $procdff$1894 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1889 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1888 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1881 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1880 of type $mux
Print inport connection:
  port \S of cell $procmux$1175 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1175 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1175 of type $mux connected to sig \D  Width 1  Width 1 
  port \SET of cell $procdff$1894 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1889  Width 1  Width 1 
  port \D of cell $procdff$1894 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1894 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$1894 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1888 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1888 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1881  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1888 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1880 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1880 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1880 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1175 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1894 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1889  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1888 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$1881  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1880 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1173 of type $mux
  wire \Q connected to port \Q of cell $procdff$1877 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1872 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1871 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1864 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1863 of type $mux
Print inport connection:
  port \S of cell $procmux$1173 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1173 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1173 of type $mux connected to sig \Q  Width 1  Width 1 
  port \SET of cell $procdff$1877 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1872  Width 1  Width 1 
  port \D of cell $procdff$1877 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1877 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$1877 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1871 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1871 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1864  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1871 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1863 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1863 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1863 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1173 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1877 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1872  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1871 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$1864  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1863 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1171 of type $mux
  wire \Q connected to port \Q of cell $procdff$1860 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1859 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1858 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1855 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1854 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1849 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1848 of type $mux
Print inport connection:
  port \S of cell $procmux$1171 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1171 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1171 of type $mux connected to sig \D  Width 1  Width 1 
  port \SET of cell $procdff$1860 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1855  Width 1  Width 1 
  port \D of cell $procdff$1860 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1860 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1859  Width 1  Width 1 
  port \CLK of cell $procdff$1860 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1858 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1858 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1858 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1854 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1854 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1854 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1849  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1848 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1848 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1848 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1171 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1860 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$1859  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1855  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$1858 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1854 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$1849  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1848 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1169 of type $mux
  wire \Q connected to port \Q of cell $procdff$1845 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1844 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1843 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1840 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1839 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1834 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1833 of type $mux
Print inport connection:
  port \S of cell $procmux$1169 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1169 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1169 of type $mux connected to sig \Q  Width 1  Width 1 
  port \SET of cell $procdff$1845 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1840  Width 1  Width 1 
  port \D of cell $procdff$1845 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1845 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1844  Width 1  Width 1 
  port \CLK of cell $procdff$1845 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1843 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1843 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1843 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1839 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1839 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1839 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1834  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1833 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1833 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1833 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1169 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1845 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$1844  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1840  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$1843 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1839 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$1834  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1833 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1167 of type $mux
  wire \Q connected to port \Q of cell $procdff$1830 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1825 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1824 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1817 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1816 of type $mux
Print inport connection:
  port \S of cell $procmux$1167 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1167 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1167 of type $mux connected to sig \D  Width 1  Width 1 
  port \SET of cell $procdff$1830 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1825  Width 1  Width 1 
  port \D of cell $procdff$1830 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1830 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$1830 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1824 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1824 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1817  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1824 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1816 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1816 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1816 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1167 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1830 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1825  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1824 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$1817  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1816 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1165 of type $mux
  wire \Q connected to port \Q of cell $procdff$1815 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1810 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1809 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1802 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1801 of type $mux
Print inport connection:
  port \S of cell $procmux$1165 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1165 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1165 of type $mux connected to sig \Q  Width 1  Width 1 
  port \SET of cell $procdff$1815 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1810  Width 1  Width 1 
  port \D of cell $procdff$1815 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1815 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$1815 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1809 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1809 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1802  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1809 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1801 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1801 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1801 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1165 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1815 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1810  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1809 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$1802  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1801 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1163 of type $mux
  wire \Q connected to port \Q of cell $procdff$1800 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1799 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1798 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1795 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1794 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1789 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1788 of type $mux
Print inport connection:
  port \S of cell $procmux$1163 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1163 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1163 of type $mux connected to sig \D  Width 1  Width 1 
  port \SET of cell $procdff$1800 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1795  Width 1  Width 1 
  port \D of cell $procdff$1800 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1800 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1799  Width 1  Width 1 
  port \CLK of cell $procdff$1800 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1798 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1798 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1798 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1794 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1794 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1794 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1789  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1788 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1788 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1788 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1163 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1800 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$1799  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1795  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$1798 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1794 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$1789  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1788 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1161 of type $mux
  wire \Q connected to port \Q of cell $procdff$1787 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$1786 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1785 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1782 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1781 of type $mux
  wire $auto$rtlil.cc:3270:Mux$1776 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1775 of type $mux
Print inport connection:
  port \S of cell $procmux$1161 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1161 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1161 of type $mux connected to sig \Q  Width 1  Width 1 
  port \SET of cell $procdff$1787 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1782  Width 1  Width 1 
  port \D of cell $procdff$1787 of type $dffsr connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLR of cell $procdff$1787 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$1786  Width 1  Width 1 
  port \CLK of cell $procdff$1787 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1785 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1785 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$1785 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1781 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1781 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1781 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$1776  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1775 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1775 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$1775 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1161 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1787 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$1786  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$1782  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$1785 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1781 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$1776  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$1775 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2134 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$2129 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2128 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2121 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2120 of type $mux
Print inport connection:
  port \SET of cell $procdff$2134 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2129  Width 1  Width 1 
  port \D of cell $procdff$2134 of type $dffsr connected to sig \D  Width 1  Width 1 
  port \CLR of cell $procdff$2134 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$2134 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2128 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2128 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$2121  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2128 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2120 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2120 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2120 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2134 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$2129  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2128 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$2121  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2120 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2117 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$2116 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2115 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2112 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2111 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2106 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2105 of type $mux
Print inport connection:
  port \SET of cell $procdff$2117 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2112  Width 1  Width 1 
  port \D of cell $procdff$2117 of type $dffsr connected to sig \D  Width 1  Width 1 
  port \CLR of cell $procdff$2117 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2116  Width 1  Width 1 
  port \CLK of cell $procdff$2117 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2115 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2115 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2115 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2111 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2111 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2111 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$2106  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2105 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2105 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2105 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2117 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$2116  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$2112  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$2115 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2111 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$2106  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2105 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2102 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$2097 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2096 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2089 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2088 of type $mux
Print inport connection:
  port \SET of cell $procdff$2102 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2097  Width 1  Width 1 
  port \D of cell $procdff$2102 of type $dffsr connected to sig \D  Width 1  Width 1 
  port \CLR of cell $procdff$2102 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$2102 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2096 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2096 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$2089  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2096 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2088 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2088 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2088 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2102 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$2097  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2096 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$2089  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2088 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2087 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$2086 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2085 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2082 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2081 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2076 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2075 of type $mux
Print inport connection:
  port \SET of cell $procdff$2087 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2082  Width 1  Width 1 
  port \D of cell $procdff$2087 of type $dffsr connected to sig \D  Width 1  Width 1 
  port \CLR of cell $procdff$2087 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2086  Width 1  Width 1 
  port \CLK of cell $procdff$2087 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2085 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2085 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2085 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2081 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2081 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2081 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$2076  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2075 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2075 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2075 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2087 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$2086  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$2082  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$2085 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2081 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$2076  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2075 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2074 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$2069 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2068 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2061 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2060 of type $mux
Print inport connection:
  port \SET of cell $procdff$2074 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2069  Width 1  Width 1 
  port \D of cell $procdff$2074 of type $dffsr connected to sig \D  Width 1  Width 1 
  port \CLR of cell $procdff$2074 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$2074 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2068 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2068 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$2061  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2068 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2060 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2060 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2060 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2074 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$2069  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2068 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$2061  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2060 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2057 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$2056 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2055 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2052 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2051 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2046 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2045 of type $mux
Print inport connection:
  port \SET of cell $procdff$2057 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2052  Width 1  Width 1 
  port \D of cell $procdff$2057 of type $dffsr connected to sig \D  Width 1  Width 1 
  port \CLR of cell $procdff$2057 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2056  Width 1  Width 1 
  port \CLK of cell $procdff$2057 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2055 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2055 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2055 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2051 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2051 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2051 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$2046  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2045 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2045 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2045 of type $mux connected to sig 1'1  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2057 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$2056  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$2052  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$2055 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2051 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$2046  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2045 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2042 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$2037 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2036 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2029 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2028 of type $mux
Print inport connection:
  port \SET of cell $procdff$2042 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2037  Width 1  Width 1 
  port \D of cell $procdff$2042 of type $dffsr connected to sig \D  Width 1  Width 1 
  port \CLR of cell $procdff$2042 of type $dffsr connected to sig \R  Width 1  Width 1 
  port \CLK of cell $procdff$2042 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2036 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2036 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$2029  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2036 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2028 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2028 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2028 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2042 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig \R  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$2037  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2036 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3270:Mux$2029  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2028 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2027 of type $dffsr
  wire $auto$rtlil.cc:3270:Mux$2026 connected to port \Y of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2025 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2022 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2021 of type $mux
  wire $auto$rtlil.cc:3270:Mux$2016 connected to port \Y of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2015 of type $mux
Print inport connection:
  port \SET of cell $procdff$2027 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2022  Width 1  Width 1 
  port \D of cell $procdff$2027 of type $dffsr connected to sig \D  Width 1  Width 1 
  port \CLR of cell $procdff$2027 of type $dffsr connected to sig $auto$rtlil.cc:3270:Mux$2026  Width 1  Width 1 
  port \CLK of cell $procdff$2027 of type $dffsr connected to sig \C  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2025 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2025 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:78:gen_dffsr_complex$2025 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2021 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2021 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2021 of type $mux connected to sig $auto$rtlil.cc:3270:Mux$2016  Width 1  Width 1 
  port \S of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2015 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2015 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $auto$proc_dff.cc:74:gen_dffsr_complex$2015 of type $mux connected to sig 1'0  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2027 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \CLR connected to sig $auto$rtlil.cc:3270:Mux$2026  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
    port \SET connected to sig $auto$rtlil.cc:3270:Mux$2022  Width 1  Width 1 
  cell $auto$proc_dff.cc:78:gen_dffsr_complex$2025 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2021 inport connections:
    port \A connected to sig $auto$rtlil.cc:3270:Mux$2016  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dff.cc:74:gen_dffsr_complex$2015 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2278 of type $adff
Print inport connection:
  port \D of cell $procdff$2278 of type $adff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2278 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2278 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2278 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2273 of type $adff
Print inport connection:
  port \D of cell $procdff$2273 of type $adff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2273 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2273 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2273 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2268 of type $adff
Print inport connection:
  port \D of cell $procdff$2268 of type $adff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2268 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2268 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2268 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2265 of type $adff
Print inport connection:
  port \D of cell $procdff$2265 of type $adff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2265 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2265 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2265 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2284 of type $dff
Print inport connection:
  port \D of cell $procdff$2284 of type $dff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2284 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2284 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2262 of type $adff
Print inport connection:
  port \D of cell $procdff$2262 of type $adff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2262 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2262 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2262 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2257 of type $adff
Print inport connection:
  port \D of cell $procdff$2257 of type $adff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2257 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2257 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2257 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2252 of type $adff
Print inport connection:
  port \D of cell $procdff$2252 of type $adff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2252 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2252 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2252 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2249 of type $adff
Print inport connection:
  port \D of cell $procdff$2249 of type $adff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2249 of type $adff connected to sig \C  Width 1  Width 1 
  port \ARST of cell $procdff$2249 of type $adff connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2249 inport connections:
    port \ARST connected to sig \R  Width 1  Width 1 
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $procdff$2283 of type $dff
Print inport connection:
  port \D of cell $procdff$2283 of type $dff connected to sig \D  Width 1  Width 1 
  port \CLK of cell $procdff$2283 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procdff$2283 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig \D  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$931 of type $mux
  wire $procmux$928_Y connected to port \Y of cell $procmux$928 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1484 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1481 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1478 of type $and
  wire $auto$rtlil.cc:3139:ReduceOr$1475 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1472 of type $and
Print inport connection:
  port \S of cell $procmux$931 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$931 of type $mux connected to sig $procmux$928_Y  Width 1  Width 1 
  port \A of cell $procmux$931 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $procmux$928 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $procmux$928 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$928 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1484 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1481  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1484 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1478 of type $and connected to sig $auto$rtlil.cc:3139:ReduceOr$1475  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1478 of type $and connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1472 of type $and connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1472 of type $and connected to sig \S  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$931 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $procmux$928_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$928 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1484 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1481  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1478 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3139:ReduceOr$1475  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1472 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
    port \B connected to sig \E  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$923 of type $mux
  wire $procmux$920_Y connected to port \Y of cell $procmux$920 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1457 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1454 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1451 of type $and
  wire $auto$rtlil.cc:3139:ReduceOr$1448 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1445 of type $and
  wire $auto$rtlil.cc:3135:Not$1432 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1431 of type $not
Print inport connection:
  port \S of cell $procmux$923 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$923 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$923 of type $mux connected to sig $procmux$920_Y  Width 1  Width 1 
  port \S of cell $procmux$920 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $procmux$920 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$920 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1457 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1454  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1457 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1451 of type $and connected to sig $auto$rtlil.cc:3139:ReduceOr$1448  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1451 of type $and connected to sig $auto$rtlil.cc:3135:Not$1432  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1445 of type $and connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1445 of type $and connected to sig \S  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1431 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$923 inport connections:
    port \A connected to sig $procmux$920_Y  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$920 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1457 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1454  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1451 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1432  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3139:ReduceOr$1448  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1445 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
    port \B connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1431 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$915 of type $mux
  wire $procmux$912_Y connected to port \Y of cell $procmux$912 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1430 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1427 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1424 of type $and
  wire $auto$rtlil.cc:3139:ReduceOr$1421 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1418 of type $and
  wire $auto$rtlil.cc:3135:Not$1407 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1406 of type $not
Print inport connection:
  port \S of cell $procmux$915 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$915 of type $mux connected to sig $procmux$912_Y  Width 1  Width 1 
  port \A of cell $procmux$915 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $procmux$912 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $procmux$912 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$912 of type $mux connected to sig \D  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1430 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1427  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1430 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1424 of type $and connected to sig $auto$rtlil.cc:3139:ReduceOr$1421  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1424 of type $and connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1418 of type $and connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1418 of type $and connected to sig $auto$rtlil.cc:3135:Not$1407  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1406 of type $not connected to sig \S  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$915 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $procmux$912_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$912 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1430 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1427  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1424 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3139:ReduceOr$1421  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1418 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1407  Width 1  Width 1 
    port \B connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1406 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$907 of type $mux
  wire $procmux$904_Y connected to port \Y of cell $procmux$904 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1403 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1400 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1397 of type $and
  wire $auto$rtlil.cc:3139:ReduceOr$1394 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1391 of type $and
  wire $auto$rtlil.cc:3135:Not$1380 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1379 of type $not
  wire $auto$rtlil.cc:3135:Not$1378 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1377 of type $not
Print inport connection:
  port \S of cell $procmux$907 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$907 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$907 of type $mux connected to sig $procmux$904_Y  Width 1  Width 1 
  port \S of cell $procmux$904 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $procmux$904 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$904 of type $mux connected to sig \D  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1403 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1400  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1403 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1397 of type $and connected to sig $auto$rtlil.cc:3139:ReduceOr$1394  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1397 of type $and connected to sig $auto$rtlil.cc:3135:Not$1378  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1391 of type $and connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1391 of type $and connected to sig $auto$rtlil.cc:3135:Not$1380  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1379 of type $not connected to sig \S  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1377 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$907 inport connections:
    port \A connected to sig $procmux$904_Y  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$904 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1403 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1400  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1397 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1378  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3139:ReduceOr$1394  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1391 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1380  Width 1  Width 1 
    port \B connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1379 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1377 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$899 of type $mux
  wire $procmux$896_Y connected to port \Y of cell $procmux$896 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1376 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1373 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1370 of type $and
  wire $auto$rtlil.cc:3139:ReduceOr$1367 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1364 of type $and
  wire $auto$rtlil.cc:3135:Not$1355 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1354 of type $not
Print inport connection:
  port \S of cell $procmux$899 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$899 of type $mux connected to sig $procmux$896_Y  Width 1  Width 1 
  port \A of cell $procmux$899 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $procmux$896 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $procmux$896 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$896 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1376 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1373  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1376 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1370 of type $and connected to sig $auto$rtlil.cc:3139:ReduceOr$1367  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1370 of type $and connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1364 of type $and connected to sig $auto$rtlil.cc:3135:Not$1355  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1364 of type $and connected to sig \S  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1354 of type $not connected to sig \E  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$899 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $procmux$896_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$896 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1376 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1373  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1370 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3139:ReduceOr$1367  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1364 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1355  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1354 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$891 of type $mux
  wire $procmux$888_Y connected to port \Y of cell $procmux$888 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1349 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1346 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1343 of type $and
  wire $auto$rtlil.cc:3139:ReduceOr$1340 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1337 of type $and
  wire $auto$rtlil.cc:3135:Not$1328 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1327 of type $not
  wire $auto$rtlil.cc:3135:Not$1324 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1323 of type $not
Print inport connection:
  port \S of cell $procmux$891 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$891 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$891 of type $mux connected to sig $procmux$888_Y  Width 1  Width 1 
  port \S of cell $procmux$888 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $procmux$888 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$888 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1349 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1346  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1349 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1343 of type $and connected to sig $auto$rtlil.cc:3139:ReduceOr$1340  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1343 of type $and connected to sig $auto$rtlil.cc:3135:Not$1324  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1337 of type $and connected to sig $auto$rtlil.cc:3135:Not$1328  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1337 of type $and connected to sig \S  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1327 of type $not connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1323 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$891 inport connections:
    port \A connected to sig $procmux$888_Y  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$888 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1349 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1346  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1343 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1324  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3139:ReduceOr$1340  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1337 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1328  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1327 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1323 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$883 of type $mux
  wire $procmux$880_Y connected to port \Y of cell $procmux$880 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1322 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1319 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1316 of type $and
  wire $auto$rtlil.cc:3139:ReduceOr$1313 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1310 of type $and
  wire $auto$rtlil.cc:3135:Not$1301 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1300 of type $not
  wire $auto$rtlil.cc:3135:Not$1299 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1298 of type $not
Print inport connection:
  port \S of cell $procmux$883 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$883 of type $mux connected to sig $procmux$880_Y  Width 1  Width 1 
  port \A of cell $procmux$883 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $procmux$880 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $procmux$880 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$880 of type $mux connected to sig \D  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1322 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1319  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1322 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1316 of type $and connected to sig $auto$rtlil.cc:3139:ReduceOr$1313  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1316 of type $and connected to sig \R  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1310 of type $and connected to sig $auto$rtlil.cc:3135:Not$1301  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1310 of type $and connected to sig $auto$rtlil.cc:3135:Not$1299  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1300 of type $not connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1298 of type $not connected to sig \S  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$883 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $procmux$880_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$880 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1322 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1319  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1316 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3139:ReduceOr$1313  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1310 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1299  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1301  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1300 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1298 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$875 of type $mux
  wire $procmux$872_Y connected to port \Y of cell $procmux$872 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1295 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1292 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1289 of type $and
  wire $auto$rtlil.cc:3139:ReduceOr$1286 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1283 of type $and
  wire $auto$rtlil.cc:3135:Not$1274 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1273 of type $not
  wire $auto$rtlil.cc:3135:Not$1272 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1271 of type $not
  wire $auto$rtlil.cc:3135:Not$1270 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1269 of type $not
Print inport connection:
  port \S of cell $procmux$875 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$875 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$875 of type $mux connected to sig $procmux$872_Y  Width 1  Width 1 
  port \S of cell $procmux$872 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $procmux$872 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$872 of type $mux connected to sig \D  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1295 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1292  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1295 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1289 of type $and connected to sig $auto$rtlil.cc:3139:ReduceOr$1286  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1289 of type $and connected to sig $auto$rtlil.cc:3135:Not$1270  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1283 of type $and connected to sig $auto$rtlil.cc:3135:Not$1274  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1283 of type $and connected to sig $auto$rtlil.cc:3135:Not$1272  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1273 of type $not connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1271 of type $not connected to sig \S  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1269 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$875 inport connections:
    port \A connected to sig $procmux$872_Y  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$872 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1295 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1292  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1289 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1270  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3139:ReduceOr$1286  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1283 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1272  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1274  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1273 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1271 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1269 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$971 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1636 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1633 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1630 of type $and
Print inport connection:
  port \S of cell $procmux$971 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$971 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$971 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1636 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1633  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1636 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1630 of type $and connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1630 of type $and connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$971 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1636 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1633  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1630 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig \E  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$966 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1617 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1614 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1611 of type $and
Print inport connection:
  port \S of cell $procmux$966 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$966 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$966 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1617 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1614  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1617 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1611 of type $and connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1611 of type $and connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$966 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1617 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1614  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1611 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig \E  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$961 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1598 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1595 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1592 of type $and
  wire $auto$rtlil.cc:3135:Not$1581 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1580 of type $not
Print inport connection:
  port \S of cell $procmux$961 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$961 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$961 of type $mux connected to sig \D  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1598 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1595  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1598 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1592 of type $and connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1592 of type $and connected to sig $auto$rtlil.cc:3135:Not$1581  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1580 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$961 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1598 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1595  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1592 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1581  Width 1  Width 1 
    port \B connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1580 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$956 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1579 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1576 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1573 of type $and
  wire $auto$rtlil.cc:3135:Not$1562 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1561 of type $not
Print inport connection:
  port \S of cell $procmux$956 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$956 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$956 of type $mux connected to sig \D  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1579 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1576  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1579 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1573 of type $and connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1573 of type $and connected to sig $auto$rtlil.cc:3135:Not$1562  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1561 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$956 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1579 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1576  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1573 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1562  Width 1  Width 1 
    port \B connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1561 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1658 of type $dlatch
Print inport connection:
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1658 of type $dlatch connected to sig \E  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1658 of type $dlatch connected to sig \D  Width 1  Width 1 
Print cell inport connection:
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1658 inport connections:
    port \D connected to sig \D  Width 1  Width 1 
    port \EN connected to sig \E  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$951 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1560 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1557 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1554 of type $and
  wire $auto$rtlil.cc:3135:Not$1545 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1544 of type $not
Print inport connection:
  port \S of cell $procmux$951 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$951 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$951 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1560 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1557  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1560 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1554 of type $and connected to sig $auto$rtlil.cc:3135:Not$1545  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1554 of type $and connected to sig \R  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1544 of type $not connected to sig \E  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$951 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1560 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1557  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1554 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1545  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1544 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$946 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1541 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1538 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1535 of type $and
  wire $auto$rtlil.cc:3135:Not$1526 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1525 of type $not
Print inport connection:
  port \S of cell $procmux$946 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$946 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$946 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1541 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1538  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1541 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1535 of type $and connected to sig $auto$rtlil.cc:3135:Not$1526  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1535 of type $and connected to sig \R  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1525 of type $not connected to sig \E  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$946 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1541 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1538  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1535 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1526  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1525 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$941 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1522 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1519 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1516 of type $and
  wire $auto$rtlil.cc:3135:Not$1507 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1506 of type $not
  wire $auto$rtlil.cc:3135:Not$1505 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1504 of type $not
Print inport connection:
  port \S of cell $procmux$941 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$941 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$941 of type $mux connected to sig \D  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1522 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1519  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1522 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1516 of type $and connected to sig $auto$rtlil.cc:3135:Not$1507  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1516 of type $and connected to sig $auto$rtlil.cc:3135:Not$1505  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1506 of type $not connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1504 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$941 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1522 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1519  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1516 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1505  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1507  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1506 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1504 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$936 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1503 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1500 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1497 of type $and
  wire $auto$rtlil.cc:3135:Not$1488 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1487 of type $not
  wire $auto$rtlil.cc:3135:Not$1486 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1485 of type $not
Print inport connection:
  port \S of cell $procmux$936 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$936 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$936 of type $mux connected to sig \D  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1503 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1500  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1503 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1497 of type $and connected to sig $auto$rtlil.cc:3135:Not$1488  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1497 of type $and connected to sig $auto$rtlil.cc:3135:Not$1486  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1487 of type $not connected to sig \E  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1485 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$936 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1503 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1500  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1497 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1486  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1488  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1487 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1485 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1647 of type $dlatch
Print inport connection:
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1647 of type $dlatch connected to sig \E  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1647 of type $dlatch connected to sig \D  Width 1  Width 1 
Print cell inport connection:
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1647 inport connections:
    port \D connected to sig \D  Width 1  Width 1 
    port \EN connected to sig \E  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464 of type $mux
  wire \Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463 of type $mux
Print inport connection:
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474 of type $mux connected to sig \B  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474 of type $mux connected to sig \A  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475 of type $mux connected to sig \T  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473 of type $mux connected to sig \C  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471 of type $mux connected to sig \F  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471 of type $mux connected to sig \E  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476 of type $mux connected to sig \U  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472 of type $mux connected to sig \T  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470 of type $mux connected to sig \H  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470 of type $mux connected to sig \G  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467 of type $mux connected to sig \J  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467 of type $mux connected to sig \I  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468 of type $mux connected to sig \T  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466 of type $mux connected to sig \L  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466 of type $mux connected to sig \K  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464 of type $mux connected to sig \N  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464 of type $mux connected to sig \M  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477 of type $mux connected to sig \V  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469 of type $mux connected to sig \U  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465 of type $mux connected to sig \T  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463 of type $mux connected to sig \P  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463 of type $mux connected to sig \O  Width 1  Width 1 
Print cell inport connection:
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y  Width 1  Width 1 
    port \S connected to sig \T  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473 inport connections:
    port \A connected to sig \C  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
    port \B connected to sig \F  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y  Width 1  Width 1 
    port \S connected to sig \U  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y  Width 1  Width 1 
    port \S connected to sig \T  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470 inport connections:
    port \A connected to sig \G  Width 1  Width 1 
    port \B connected to sig \H  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467 inport connections:
    port \A connected to sig \I  Width 1  Width 1 
    port \B connected to sig \J  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y  Width 1  Width 1 
    port \S connected to sig \T  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466 inport connections:
    port \A connected to sig \K  Width 1  Width 1 
    port \B connected to sig \L  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464 inport connections:
    port \A connected to sig \M  Width 1  Width 1 
    port \B connected to sig \N  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y  Width 1  Width 1 
    port \S connected to sig \V  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y  Width 1  Width 1 
    port \S connected to sig \U  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y  Width 1  Width 1 
    port \S connected to sig \T  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463 inport connections:
    port \A connected to sig \O  Width 1  Width 1 
    port \B connected to sig \P  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454 of type $mux
  wire \Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453 of type $mux
Print inport connection:
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454 of type $mux connected to sig \B  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454 of type $mux connected to sig \A  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455 of type $mux connected to sig \T  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453 of type $mux connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y  Width 1  Width 1 
    port \S connected to sig \T  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453 inport connections:
    port \A connected to sig \C  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457 of type $mux
  wire \Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458 of type $mux
  wire $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456 of type $mux
Print inport connection:
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460 of type $mux connected to sig \B  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460 of type $mux connected to sig \A  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461 of type $mux connected to sig \T  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459 of type $mux connected to sig \C  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457 of type $mux connected to sig \F  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457 of type $mux connected to sig \E  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462 of type $mux connected to sig \U  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458 of type $mux connected to sig \T  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458 of type $mux connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y  Width 1  Width 1 
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456 of type $mux connected to sig \H  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456 of type $mux connected to sig \G  Width 1  Width 1 
Print cell inport connection:
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y  Width 1  Width 1 
    port \S connected to sig \T  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459 inport connections:
    port \A connected to sig \C  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457 inport connections:
    port \A connected to sig \E  Width 1  Width 1 
    port \B connected to sig \F  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y  Width 1  Width 1 
    port \S connected to sig \U  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458 inport connections:
    port \A connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y  Width 1  Width 1 
    port \B connected to sig $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y  Width 1  Width 1 
    port \S connected to sig \T  Width 1  Width 1 
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456 inport connections:
    port \A connected to sig \G  Width 1  Width 1 
    port \B connected to sig \H  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449 of type $mux
Print inport connection:
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449 of type $mux connected to sig \B  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449 of type $mux connected to sig \A  Width 1  Width 1 
Print cell inport connection:
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438 of type $not
  wire $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y connected to port \Y of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437 of type $and
Print inport connection:
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438 of type $not connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y  Width 1  Width 1 
  port \B of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437 of type $and connected to sig \B  Width 1  Width 1 
  port \A of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437 of type $and connected to sig \A  Width 1  Width 1 
Print cell inport connection:
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438 inport connections:
    port \A connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y  Width 1  Width 1 
  cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452 of type $mux
  wire $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y connected to port \Y of cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451 of type $logic_not
  wire $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y connected to port \Y of cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450 of type $logic_not
Print inport connection:
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452 of type $mux connected to sig \S  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452 of type $mux connected to sig $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452 of type $mux connected to sig $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y  Width 1  Width 1 
  port \A of cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451 of type $logic_not connected to sig \A  Width 1  Width 1 
  port \A of cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450 of type $logic_not connected to sig \B  Width 1  Width 1 
Print cell inport connection:
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452 inport connections:
    port \A connected to sig $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y  Width 1  Width 1 
    port \B connected to sig $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y  Width 1  Width 1 
    port \S connected to sig \S  Width 1  Width 1 
  cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
  cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450 inport connections:
    port \A connected to sig \B  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y connected to port \Y of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440 of type $or
  wire \Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441 of type $not
Print inport connection:
  port \B of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440 of type $or connected to sig \B  Width 1  Width 1 
  port \A of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440 of type $or connected to sig \A  Width 1  Width 1 
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441 of type $not connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y  Width 1  Width 1 
Print cell inport connection:
  cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441 inport connections:
    port \A connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435 of type $not
Print inport connection:
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435 of type $not connected to sig \A  Width 1  Width 1 
Print cell inport connection:
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y connected to port \Y of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481 of type $or
  wire \Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483 of type $not
  wire $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y connected to port \Y of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482 of type $and
Print inport connection:
  port \B of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481 of type $or connected to sig \B  Width 1  Width 1 
  port \A of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481 of type $or connected to sig \A  Width 1  Width 1 
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483 of type $not connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y  Width 1  Width 1 
  port \B of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482 of type $and connected to sig \C  Width 1  Width 1 
  port \A of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482 of type $and connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y  Width 1  Width 1 
Print cell inport connection:
  cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483 inport connections:
    port \A connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y  Width 1  Width 1 
  cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482 inport connections:
    port \A connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y  Width 1  Width 1 
    port \B connected to sig \C  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y connected to port \Y of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489 of type $or
  wire $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y connected to port \Y of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488 of type $or
  wire \Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491 of type $not
  wire $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y connected to port \Y of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490 of type $and
Print inport connection:
  port \B of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489 of type $or connected to sig \D  Width 1  Width 1 
  port \A of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489 of type $or connected to sig \C  Width 1  Width 1 
  port \B of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488 of type $or connected to sig \B  Width 1  Width 1 
  port \A of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488 of type $or connected to sig \A  Width 1  Width 1 
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491 of type $not connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y  Width 1  Width 1 
  port \B of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490 of type $and connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y  Width 1  Width 1 
  port \A of cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490 of type $and connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y  Width 1  Width 1 
Print cell inport connection:
  cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489 inport connections:
    port \A connected to sig \C  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
  cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491 inport connections:
    port \A connected to sig $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y  Width 1  Width 1 
  cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490 inport connections:
    port \A connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y  Width 1  Width 1 
    port \B connected to sig $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Y connected to port \Y of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448 of type $or
  wire $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447 of type $not
Print inport connection:
  port \B of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448 of type $or connected to sig $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y  Width 1  Width 1 
  port \A of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448 of type $or connected to sig \A  Width 1  Width 1 
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447 of type $not connected to sig \B  Width 1  Width 1 
Print cell inport connection:
  cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y  Width 1  Width 1 
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447 inport connections:
    port \A connected to sig \B  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Y connected to port \Y of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439 of type $or
Print inport connection:
  port \B of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439 of type $or connected to sig \B  Width 1  Width 1 
  port \A of cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439 of type $or connected to sig \A  Width 1  Width 1 
Print cell inport connection:
  cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1055 of type $mux
  wire $procmux$1053_Y connected to port \Y of cell $procmux$1053 of type $mux
  wire \Q connected to port \Q of cell $procdff$1750 of type $dff
Print inport connection:
  port \S of cell $procmux$1055 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1055 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1055 of type $mux connected to sig $procmux$1053_Y  Width 1  Width 1 
  port \S of cell $procmux$1053 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1053 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1053 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \D of cell $procdff$1750 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1750 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1055 inport connections:
    port \A connected to sig $procmux$1053_Y  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1053 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1750 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1050 of type $mux
  wire $procmux$1048_Y connected to port \Y of cell $procmux$1048 of type $mux
  wire \Q connected to port \Q of cell $procdff$1749 of type $dff
Print inport connection:
  port \S of cell $procmux$1050 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1050 of type $mux connected to sig $procmux$1048_Y  Width 1  Width 1 
  port \A of cell $procmux$1050 of type $mux connected to sig \Q  Width 1  Width 1 
  port \S of cell $procmux$1048 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1048 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1048 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \D of cell $procdff$1749 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1749 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1050 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig $procmux$1048_Y  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1048 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1749 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1045 of type $mux
  wire $procmux$1043_Y connected to port \Y of cell $procmux$1043 of type $mux
  wire \Q connected to port \Q of cell $procdff$1748 of type $dff
Print inport connection:
  port \S of cell $procmux$1045 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1045 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1045 of type $mux connected to sig $procmux$1043_Y  Width 1  Width 1 
  port \S of cell $procmux$1043 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1043 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1043 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \D of cell $procdff$1748 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1748 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1045 inport connections:
    port \A connected to sig $procmux$1043_Y  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1043 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1748 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1040 of type $mux
  wire $procmux$1038_Y connected to port \Y of cell $procmux$1038 of type $mux
  wire \Q connected to port \Q of cell $procdff$1747 of type $dff
Print inport connection:
  port \S of cell $procmux$1040 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1040 of type $mux connected to sig $procmux$1038_Y  Width 1  Width 1 
  port \A of cell $procmux$1040 of type $mux connected to sig \Q  Width 1  Width 1 
  port \S of cell $procmux$1038 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1038 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1038 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \D of cell $procdff$1747 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1747 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1040 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig $procmux$1038_Y  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1038 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1747 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1035 of type $mux
  wire $procmux$1033_Y connected to port \Y of cell $procmux$1033 of type $mux
  wire \Q connected to port \Q of cell $procdff$1746 of type $dff
Print inport connection:
  port \S of cell $procmux$1035 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1035 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1035 of type $mux connected to sig $procmux$1033_Y  Width 1  Width 1 
  port \S of cell $procmux$1033 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1033 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1033 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1746 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1746 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1035 inport connections:
    port \A connected to sig $procmux$1033_Y  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1033 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1746 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1030 of type $mux
  wire $procmux$1028_Y connected to port \Y of cell $procmux$1028 of type $mux
  wire \Q connected to port \Q of cell $procdff$1745 of type $dff
Print inport connection:
  port \S of cell $procmux$1030 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1030 of type $mux connected to sig $procmux$1028_Y  Width 1  Width 1 
  port \A of cell $procmux$1030 of type $mux connected to sig \Q  Width 1  Width 1 
  port \S of cell $procmux$1028 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1028 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1028 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1745 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1745 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1030 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig $procmux$1028_Y  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1028 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1745 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1025 of type $mux
  wire $procmux$1023_Y connected to port \Y of cell $procmux$1023 of type $mux
  wire \Q connected to port \Q of cell $procdff$1744 of type $dff
Print inport connection:
  port \S of cell $procmux$1025 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1025 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1025 of type $mux connected to sig $procmux$1023_Y  Width 1  Width 1 
  port \S of cell $procmux$1023 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1023 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1023 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1744 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1744 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1025 inport connections:
    port \A connected to sig $procmux$1023_Y  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1023 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1744 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1020 of type $mux
  wire $procmux$1018_Y connected to port \Y of cell $procmux$1018 of type $mux
  wire \Q connected to port \Q of cell $procdff$1743 of type $dff
Print inport connection:
  port \S of cell $procmux$1020 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1020 of type $mux connected to sig $procmux$1018_Y  Width 1  Width 1 
  port \A of cell $procmux$1020 of type $mux connected to sig \Q  Width 1  Width 1 
  port \S of cell $procmux$1018 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1018 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1018 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1743 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1743 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1020 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig $procmux$1018_Y  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1018 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1743 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1015 of type $mux
  wire $procmux$1013_Y connected to port \Y of cell $procmux$1013 of type $mux
  wire \Q connected to port \Q of cell $procdff$1742 of type $dff
Print inport connection:
  port \S of cell $procmux$1015 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1015 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1015 of type $mux connected to sig $procmux$1013_Y  Width 1  Width 1 
  port \S of cell $procmux$1013 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1013 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1013 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \D of cell $procdff$1742 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1742 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1015 inport connections:
    port \A connected to sig $procmux$1013_Y  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1013 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1742 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1010 of type $mux
  wire $procmux$1008_Y connected to port \Y of cell $procmux$1008 of type $mux
  wire \Q connected to port \Q of cell $procdff$1741 of type $dff
Print inport connection:
  port \S of cell $procmux$1010 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1010 of type $mux connected to sig $procmux$1008_Y  Width 1  Width 1 
  port \A of cell $procmux$1010 of type $mux connected to sig \Q  Width 1  Width 1 
  port \S of cell $procmux$1008 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1008 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1008 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \D of cell $procdff$1741 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1741 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1010 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig $procmux$1008_Y  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1008 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1741 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1005 of type $mux
  wire $procmux$1003_Y connected to port \Y of cell $procmux$1003 of type $mux
  wire \Q connected to port \Q of cell $procdff$1740 of type $dff
Print inport connection:
  port \S of cell $procmux$1005 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1005 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1005 of type $mux connected to sig $procmux$1003_Y  Width 1  Width 1 
  port \S of cell $procmux$1003 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1003 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1003 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \D of cell $procdff$1740 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1740 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1005 inport connections:
    port \A connected to sig $procmux$1003_Y  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$1003 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1740 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $procmux$998_Y connected to port \Y of cell $procmux$998 of type $mux
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1000 of type $mux
  wire \Q connected to port \Q of cell $procdff$1739 of type $dff
Print inport connection:
  port \S of cell $procmux$998 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$998 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$998 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \S of cell $procmux$1000 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1000 of type $mux connected to sig $procmux$998_Y  Width 1  Width 1 
  port \A of cell $procmux$1000 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$1739 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1739 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$998 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1000 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig $procmux$998_Y  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1739 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$995 of type $mux
  wire $procmux$993_Y connected to port \Y of cell $procmux$993 of type $mux
  wire \Q connected to port \Q of cell $procdff$1738 of type $dff
Print inport connection:
  port \S of cell $procmux$995 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$995 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$995 of type $mux connected to sig $procmux$993_Y  Width 1  Width 1 
  port \S of cell $procmux$993 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$993 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$993 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1738 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1738 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$995 inport connections:
    port \A connected to sig $procmux$993_Y  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$993 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1738 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$990 of type $mux
  wire $procmux$988_Y connected to port \Y of cell $procmux$988 of type $mux
  wire \Q connected to port \Q of cell $procdff$1737 of type $dff
Print inport connection:
  port \S of cell $procmux$990 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$990 of type $mux connected to sig $procmux$988_Y  Width 1  Width 1 
  port \A of cell $procmux$990 of type $mux connected to sig \Q  Width 1  Width 1 
  port \S of cell $procmux$988 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$988 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$988 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1737 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1737 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$990 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig $procmux$988_Y  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$988 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1737 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$985 of type $mux
  wire $procmux$983_Y connected to port \Y of cell $procmux$983 of type $mux
  wire \Q connected to port \Q of cell $procdff$1736 of type $dff
Print inport connection:
  port \S of cell $procmux$985 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$985 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$985 of type $mux connected to sig $procmux$983_Y  Width 1  Width 1 
  port \S of cell $procmux$983 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$983 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$983 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1736 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1736 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$985 inport connections:
    port \A connected to sig $procmux$983_Y  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$983 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1736 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$980 of type $mux
  wire $procmux$978_Y connected to port \Y of cell $procmux$978 of type $mux
  wire \Q connected to port \Q of cell $procdff$1735 of type $dff
Print inport connection:
  port \S of cell $procmux$980 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$980 of type $mux connected to sig $procmux$978_Y  Width 1  Width 1 
  port \A of cell $procmux$980 of type $mux connected to sig \Q  Width 1  Width 1 
  port \S of cell $procmux$978 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$978 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$978 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1735 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1735 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$980 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig $procmux$978_Y  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procmux$978 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1735 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1135 of type $mux
  wire $procmux$1132_Y connected to port \Y of cell $procmux$1132 of type $mux
  wire \Q connected to port \Q of cell $procdff$1766 of type $dff
Print inport connection:
  port \S of cell $procmux$1135 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1135 of type $mux connected to sig $procmux$1132_Y  Width 1  Width 1 
  port \A of cell $procmux$1135 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $procmux$1132 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1132 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1132 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1766 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1766 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1135 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $procmux$1132_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1132 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1766 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1130 of type $mux
  wire $procmux$1127_Y connected to port \Y of cell $procmux$1127 of type $mux
  wire \Q connected to port \Q of cell $procdff$1765 of type $dff
Print inport connection:
  port \S of cell $procmux$1130 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1130 of type $mux connected to sig $procmux$1127_Y  Width 1  Width 1 
  port \A of cell $procmux$1130 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $procmux$1127 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1127 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1127 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$1765 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1765 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1130 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $procmux$1127_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1127 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1765 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1125 of type $mux
  wire $procmux$1122_Y connected to port \Y of cell $procmux$1122 of type $mux
  wire \Q connected to port \Q of cell $procdff$1764 of type $dff
Print inport connection:
  port \S of cell $procmux$1125 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1125 of type $mux connected to sig $procmux$1122_Y  Width 1  Width 1 
  port \A of cell $procmux$1125 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \S of cell $procmux$1122 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1122 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1122 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1764 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1764 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1125 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig $procmux$1122_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1122 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1764 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1120 of type $mux
  wire $procmux$1117_Y connected to port \Y of cell $procmux$1117 of type $mux
  wire \Q connected to port \Q of cell $procdff$1763 of type $dff
Print inport connection:
  port \S of cell $procmux$1120 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1120 of type $mux connected to sig $procmux$1117_Y  Width 1  Width 1 
  port \A of cell $procmux$1120 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \S of cell $procmux$1117 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1117 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1117 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$1763 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1763 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1120 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig $procmux$1117_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1117 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1763 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1115 of type $mux
  wire $procmux$1112_Y connected to port \Y of cell $procmux$1112 of type $mux
  wire \Q connected to port \Q of cell $procdff$1762 of type $dff
Print inport connection:
  port \S of cell $procmux$1115 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1115 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1115 of type $mux connected to sig $procmux$1112_Y  Width 1  Width 1 
  port \S of cell $procmux$1112 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1112 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1112 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1762 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1762 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1115 inport connections:
    port \A connected to sig $procmux$1112_Y  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1112 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1762 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1110 of type $mux
  wire $procmux$1107_Y connected to port \Y of cell $procmux$1107 of type $mux
  wire \Q connected to port \Q of cell $procdff$1761 of type $dff
Print inport connection:
  port \S of cell $procmux$1110 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1110 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1110 of type $mux connected to sig $procmux$1107_Y  Width 1  Width 1 
  port \S of cell $procmux$1107 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1107 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1107 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$1761 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1761 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1110 inport connections:
    port \A connected to sig $procmux$1107_Y  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1107 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1761 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1105 of type $mux
  wire $procmux$1102_Y connected to port \Y of cell $procmux$1102 of type $mux
  wire \Q connected to port \Q of cell $procdff$1760 of type $dff
Print inport connection:
  port \S of cell $procmux$1105 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1105 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1105 of type $mux connected to sig $procmux$1102_Y  Width 1  Width 1 
  port \S of cell $procmux$1102 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1102 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1102 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1760 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1760 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1105 inport connections:
    port \A connected to sig $procmux$1102_Y  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1102 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1760 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1100 of type $mux
  wire $procmux$1097_Y connected to port \Y of cell $procmux$1097 of type $mux
  wire \Q connected to port \Q of cell $procdff$1759 of type $dff
Print inport connection:
  port \S of cell $procmux$1100 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1100 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1100 of type $mux connected to sig $procmux$1097_Y  Width 1  Width 1 
  port \S of cell $procmux$1097 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1097 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1097 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$1759 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1759 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1100 inport connections:
    port \A connected to sig $procmux$1097_Y  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1097 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1759 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1095 of type $mux
  wire $procmux$1092_Y connected to port \Y of cell $procmux$1092 of type $mux
  wire \Q connected to port \Q of cell $procdff$1758 of type $dff
Print inport connection:
  port \S of cell $procmux$1095 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1095 of type $mux connected to sig $procmux$1092_Y  Width 1  Width 1 
  port \A of cell $procmux$1095 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $procmux$1092 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1092 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1092 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1758 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1758 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1095 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $procmux$1092_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1092 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1758 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1090 of type $mux
  wire $procmux$1087_Y connected to port \Y of cell $procmux$1087 of type $mux
  wire \Q connected to port \Q of cell $procdff$1757 of type $dff
Print inport connection:
  port \S of cell $procmux$1090 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1090 of type $mux connected to sig $procmux$1087_Y  Width 1  Width 1 
  port \A of cell $procmux$1090 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \S of cell $procmux$1087 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1087 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1087 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$1757 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1757 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1090 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig $procmux$1087_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1087 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1757 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1085 of type $mux
  wire $procmux$1082_Y connected to port \Y of cell $procmux$1082 of type $mux
  wire \Q connected to port \Q of cell $procdff$1756 of type $dff
Print inport connection:
  port \S of cell $procmux$1085 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1085 of type $mux connected to sig $procmux$1082_Y  Width 1  Width 1 
  port \A of cell $procmux$1085 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \S of cell $procmux$1082 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1082 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1082 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1756 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1756 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1085 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig $procmux$1082_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1082 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1756 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1080 of type $mux
  wire $procmux$1077_Y connected to port \Y of cell $procmux$1077 of type $mux
  wire \Q connected to port \Q of cell $procdff$1755 of type $dff
Print inport connection:
  port \S of cell $procmux$1080 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1080 of type $mux connected to sig $procmux$1077_Y  Width 1  Width 1 
  port \A of cell $procmux$1080 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \S of cell $procmux$1077 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1077 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1077 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$1755 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1755 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1080 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig $procmux$1077_Y  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1077 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1755 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1075 of type $mux
  wire $procmux$1072_Y connected to port \Y of cell $procmux$1072 of type $mux
  wire \Q connected to port \Q of cell $procdff$1754 of type $dff
Print inport connection:
  port \S of cell $procmux$1075 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1075 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1075 of type $mux connected to sig $procmux$1072_Y  Width 1  Width 1 
  port \S of cell $procmux$1072 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1072 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1072 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1754 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1754 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1075 inport connections:
    port \A connected to sig $procmux$1072_Y  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1072 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1754 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1070 of type $mux
  wire $procmux$1067_Y connected to port \Y of cell $procmux$1067 of type $mux
  wire \Q connected to port \Q of cell $procdff$1753 of type $dff
Print inport connection:
  port \S of cell $procmux$1070 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1070 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1070 of type $mux connected to sig $procmux$1067_Y  Width 1  Width 1 
  port \S of cell $procmux$1067 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1067 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1067 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$1753 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1753 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1070 inport connections:
    port \A connected to sig $procmux$1067_Y  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1067 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1753 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1065 of type $mux
  wire $procmux$1062_Y connected to port \Y of cell $procmux$1062 of type $mux
  wire \Q connected to port \Q of cell $procdff$1752 of type $dff
Print inport connection:
  port \S of cell $procmux$1065 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1065 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1065 of type $mux connected to sig $procmux$1062_Y  Width 1  Width 1 
  port \S of cell $procmux$1062 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1062 of type $mux connected to sig \Q  Width 1  Width 1 
  port \A of cell $procmux$1062 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1752 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1752 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1065 inport connections:
    port \A connected to sig $procmux$1062_Y  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1062 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig \Q  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1752 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1060 of type $mux
  wire $procmux$1057_Y connected to port \Y of cell $procmux$1057 of type $mux
  wire \Q connected to port \Q of cell $procdff$1751 of type $dff
Print inport connection:
  port \S of cell $procmux$1060 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1060 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1060 of type $mux connected to sig $procmux$1057_Y  Width 1  Width 1 
  port \S of cell $procmux$1057 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $procmux$1057 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1057 of type $mux connected to sig \Q  Width 1  Width 1 
  port \D of cell $procdff$1751 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1751 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1060 inport connections:
    port \A connected to sig $procmux$1057_Y  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procmux$1057 inport connections:
    port \A connected to sig \Q  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
  cell $procdff$1751 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1159 of type $mux
  wire \Q connected to port \Q of cell $procdff$1774 of type $dff
Print inport connection:
  port \S of cell $procmux$1159 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1159 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1159 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \D of cell $procdff$1774 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1774 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1159 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1774 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1156 of type $mux
  wire \Q connected to port \Q of cell $procdff$1773 of type $dff
Print inport connection:
  port \S of cell $procmux$1156 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1156 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1156 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \D of cell $procdff$1773 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1773 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1156 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1773 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1153 of type $mux
  wire \Q connected to port \Q of cell $procdff$1772 of type $dff
Print inport connection:
  port \S of cell $procmux$1153 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1153 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1153 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1772 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1772 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1153 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1772 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1150 of type $mux
  wire \Q connected to port \Q of cell $procdff$1771 of type $dff
Print inport connection:
  port \S of cell $procmux$1150 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1150 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1150 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1771 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1771 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1150 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1771 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1147 of type $mux
  wire \Q connected to port \Q of cell $procdff$1770 of type $dff
Print inport connection:
  port \S of cell $procmux$1147 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1147 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1147 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \D of cell $procdff$1770 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1770 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1147 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1770 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1144 of type $mux
  wire \Q connected to port \Q of cell $procdff$1769 of type $dff
Print inport connection:
  port \S of cell $procmux$1144 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1144 of type $mux connected to sig \D  Width 1  Width 1 
  port \A of cell $procmux$1144 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \D of cell $procdff$1769 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1769 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1144 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig \D  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1769 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1141 of type $mux
  wire \Q connected to port \Q of cell $procdff$1768 of type $dff
Print inport connection:
  port \S of cell $procmux$1141 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1141 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1141 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1768 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1768 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1141 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1768 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1138 of type $mux
  wire \Q connected to port \Q of cell $procdff$1767 of type $dff
Print inport connection:
  port \S of cell $procmux$1138 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1138 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1138 of type $mux connected to sig \D  Width 1  Width 1 
  port \D of cell $procdff$1767 of type $dff connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \CLK of cell $procdff$1767 of type $dff connected to sig \C  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1138 inport connections:
    port \A connected to sig \D  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $procdff$1767 inport connections:
    port \CLK connected to sig \C  Width 1  Width 1 
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1267 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1734 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1731 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1728 of type $and
Print inport connection:
  port \S of cell $procmux$1267 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1267 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1267 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1734 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1731  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1734 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1728 of type $and connected to sig \S  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1728 of type $and connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1267 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1734 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1731  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1728 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1262 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1715 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1712 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1709 of type $and
  wire $auto$rtlil.cc:3135:Not$1698 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1697 of type $not
Print inport connection:
  port \S of cell $procmux$1262 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1262 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1262 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1715 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1712  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1715 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1709 of type $and connected to sig \S  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1709 of type $and connected to sig $auto$rtlil.cc:3135:Not$1698  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1697 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1262 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1715 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1712  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1709 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1698  Width 1  Width 1 
    port \B connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1697 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1257 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1696 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1693 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1690 of type $and
  wire $auto$rtlil.cc:3135:Not$1681 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1680 of type $not
Print inport connection:
  port \S of cell $procmux$1257 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1257 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \A of cell $procmux$1257 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1696 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1693  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1696 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1690 of type $and connected to sig $auto$rtlil.cc:3135:Not$1681  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1690 of type $and connected to sig \R  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1680 of type $not connected to sig \S  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1257 inport connections:
    port \A connected to sig 1'0  Width 1  Width 1 
    port \B connected to sig 1'1  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1696 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1693  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1690 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1681  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1680 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $0\Q[0:0] connected to port \Y of cell $procmux$1252 of type $mux
  wire \Q connected to port \Q of cell $auto$proc_dlatch.cc:432:proc_dlatch$1677 of type $dlatch
  wire $auto$rtlil.cc:3139:ReduceOr$1674 connected to port \Y of cell $auto$proc_dlatch.cc:262:make_hold$1671 of type $and
  wire $auto$rtlil.cc:3135:Not$1662 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1661 of type $not
  wire $auto$rtlil.cc:3135:Not$1660 connected to port \Y of cell $auto$proc_dlatch.cc:249:make_hold$1659 of type $not
Print inport connection:
  port \S of cell $procmux$1252 of type $mux connected to sig \R  Width 1  Width 1 
  port \B of cell $procmux$1252 of type $mux connected to sig 1'0  Width 1  Width 1 
  port \A of cell $procmux$1252 of type $mux connected to sig 1'1  Width 1  Width 1 
  port \EN of cell $auto$proc_dlatch.cc:432:proc_dlatch$1677 of type $dlatch connected to sig $auto$rtlil.cc:3139:ReduceOr$1674  Width 1  Width 1 
  port \D of cell $auto$proc_dlatch.cc:432:proc_dlatch$1677 of type $dlatch connected to sig $0\Q[0:0]  Width 1  Width 1 
  port \B of cell $auto$proc_dlatch.cc:262:make_hold$1671 of type $and connected to sig $auto$rtlil.cc:3135:Not$1662  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:262:make_hold$1671 of type $and connected to sig $auto$rtlil.cc:3135:Not$1660  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1661 of type $not connected to sig \S  Width 1  Width 1 
  port \A of cell $auto$proc_dlatch.cc:249:make_hold$1659 of type $not connected to sig \R  Width 1  Width 1 
Print cell inport connection:
  cell $procmux$1252 inport connections:
    port \A connected to sig 1'1  Width 1  Width 1 
    port \B connected to sig 1'0  Width 1  Width 1 
    port \S connected to sig \R  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:432:proc_dlatch$1677 inport connections:
    port \D connected to sig $0\Q[0:0]  Width 1  Width 1 
    port \EN connected to sig $auto$rtlil.cc:3139:ReduceOr$1674  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:262:make_hold$1671 inport connections:
    port \A connected to sig $auto$rtlil.cc:3135:Not$1660  Width 1  Width 1 
    port \B connected to sig $auto$rtlil.cc:3135:Not$1662  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1661 inport connections:
    port \A connected to sig \S  Width 1  Width 1 
  cell $auto$proc_dlatch.cc:249:make_hold$1659 inport connections:
    port \A connected to sig \R  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Y connected to port \Y of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492 of type $mux
Print inport connection:
  port \S of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492 of type $mux connected to sig \E  Width 1  Width 1 
  port \B of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492 of type $mux connected to sig \A  Width 1  Width 1 
  port \A of cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492 of type $mux connected to sig 1'z  Width 1  Width 1 
Print cell inport connection:
  cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492 inport connections:
    port \A connected to sig 1'z  Width 1  Width 1 
    port \B connected to sig \A  Width 1  Width 1 
    port \S connected to sig \E  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y connected to port \Y of cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443 of type $xor
  wire \Y connected to port \Y of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444 of type $not
Print inport connection:
  port \B of cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443 of type $xor connected to sig \B  Width 1  Width 1 
  port \A of cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443 of type $xor connected to sig \A  Width 1  Width 1 
  port \A of cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444 of type $not connected to sig $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y  Width 1  Width 1 
Print cell inport connection:
  cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 
  cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444 inport connections:
    port \A connected to sig $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y  Width 1  Width 1 
Print wire connection:
Print outport connection:
  wire \Y connected to port \Y of cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442 of type $xor
Print inport connection:
  port \B of cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442 of type $xor connected to sig \B  Width 1  Width 1 
  port \A of cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442 of type $xor connected to sig \A  Width 1  Width 1 
Print cell inport connection:
  cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442 inport connections:
    port \A connected to sig \A  Width 1  Width 1 
    port \B connected to sig \B  Width 1  Width 1 

Warnings: 3 unique messages, 38 total
End of script. Logfile hash: 31d50a4af6, CPU: user 0.11s system 0.01s, MEM: 27.38 MB peak
Yosys 0.58+86 (git sha1 694cc31fa, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 52% 2x opt_expr (0 sec), 26% 3x read_verilog (0 sec), ...
