

================================================================
== Vitis HLS Report for 'ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13'
================================================================
* Date:           Wed Nov  2 23:06:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.729 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_168_11_VITIS_LOOP_177_13  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2516|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      131|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      131|     2561|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln168_2_fu_168_p2     |         +|   0|  0|    39|          32|           1|
    |add_ln168_fu_159_p2       |         +|   0|  0|    71|          64|           1|
    |add_ln177_fu_279_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln178_1_fu_263_p2     |         +|   0|  0|    17|          11|          11|
    |add_ln178_fu_268_p2       |         +|   0|  0|    17|          11|          11|
    |sub_ln176_1_fu_211_p2     |         -|   0|  0|    18|          11|          11|
    |sub_ln176_fu_148_p2       |         -|   0|  0|    18|          11|          11|
    |icmp_ln168_fu_154_p2      |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln177_fu_174_p2      |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln674_fu_253_p2      |      lshr|   0|  0|  2171|         768|         768|
    |select_ln168_1_fu_217_p3  |    select|   0|  0|    11|           1|          11|
    |select_ln168_2_fu_225_p3  |    select|   0|  0|    32|           1|          32|
    |select_ln168_fu_179_p3    |    select|   0|  0|    32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  2516|        1040|         957|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_5_fu_58                |   9|          2|   32|         64|
    |indvar_flatten7_fu_62    |   9|          2|   64|        128|
    |j_2_fu_54                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  130|        260|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_5_fu_58                |  32|   0|   32|          0|
    |indvar_flatten7_fu_62    |  64|   0|   64|          0|
    |j_2_fu_54                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 131|   0|  131|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|mul_ln166_1           |   in|   64|     ap_none|                                               mul_ln166_1|        scalar|
|add_ln168_1           |   in|   32|     ap_none|                                               add_ln168_1|        scalar|
|payload254_04         |   in|  768|     ap_none|                                             payload254_04|        scalar|
|trunc_ln3             |   in|   11|     ap_none|                                                 trunc_ln3|        scalar|
|iact_buffer_address0  |  out|   11|   ap_memory|                                               iact_buffer|         array|
|iact_buffer_ce0       |  out|    1|   ap_memory|                                               iact_buffer|         array|
|iact_buffer_we0       |  out|    1|   ap_memory|                                               iact_buffer|         array|
|iact_buffer_d0        |  out|   32|   ap_memory|                                               iact_buffer|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

