# Traffic generator

## About this accelerator
Synthetic traffic generator, designed in SystemVerilog. 

## About this repository
The structure of the repository is as follows:

- `rtl`: *Accelerator sources*;
- `sw`: *Software golden model* to generate golden stimuli and components for C simulation and RTL verification;
- `other_designs`: *Other variants* of the RTL design (**not actively maintained**).