{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450751266328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450751266329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 10:27:46 2015 " "Processing started: Tue Dec 22 10:27:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450751266329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450751266329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450751266329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450751266807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:/bame2044asicfpganew/hardwareprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file h:/bame2044asicfpganew/hardwareprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 HardwareProcessor " "Found entity 1: HardwareProcessor" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751266922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751266922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751266926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751266926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751266929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751266929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub CU.v(5) " "Verilog HDL Declaration information at CU.v(5): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/CU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450751267019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt CU.v(6) " "Verilog HDL Declaration information at CU.v(6): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/CU.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450751267020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cufpga.v 1 1 " "Found 1 design units, including 1 entities, in source file cufpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 CUFPGA " "Found entity 1: CUFPGA" {  } { { "CUFPGA.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/CUFPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JMPmux JMPMux DP.v(5) " "Verilog HDL Declaration information at DP.v(5): object \"JMPmux\" differs only in case from object \"JMPMux\" in the same scope" {  } { { "DP.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/DP.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450751267103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.v 1 1 " "Found 1 design units, including 1 entities, in source file dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "DP.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/DP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "register8bit.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/register8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2 " "Found entity 1: mux1_2" {  } { { "mux1_2.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/mux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_4 " "Found entity 1: mux2_4" {  } { { "mux2_4.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/mux2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ec2_microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file ec2_microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 EC2_microprocessor " "Found entity 1: EC2_microprocessor" {  } { { "EC2_microprocessor.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/EC2_microprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider25m_4hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider25m_4hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider25M_4Hz " "Found entity 1: ClockDivider25M_4Hz" {  } { { "ClockDivider25M_4Hz.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/ClockDivider25M_4Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267160 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Aregister.v(13) " "Verilog HDL warning at Aregister.v(13): extended using \"x\" or \"z\"" {  } { { "Aregister.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/Aregister.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1450751267165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aregister.v 1 1 " "Found 1 design units, including 1 entities, in source file aregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aregister " "Found entity 1: Aregister" {  } { { "Aregister.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/Aregister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JMPmux JMPMux IRregiester.v(5) " "Verilog HDL Declaration information at IRregiester.v(5): object \"JMPmux\" differs only in case from object \"JMPMux\" in the same scope" {  } { { "IRregiester.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/IRregiester.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450751267184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irregiester.v 1 1 " "Found 1 design units, including 1 entities, in source file irregiester.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRregiester " "Found entity 1: IRregiester" {  } { { "IRregiester.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/IRregiester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267185 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "storeRAM.v(10) " "Verilog HDL information at storeRAM.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "storeRAM.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/storeRAM.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1450751267213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeram.v 1 1 " "Found 1 design units, including 1 entities, in source file storeram.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeRAM " "Found entity 1: storeRAM" {  } { { "storeRAM.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/storeRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450751267215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450751267215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCKOUT HardwareProcessor.v(22) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(22): created implicit net for \"CLOCKOUT\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRload HardwareProcessor.v(23) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(23): created implicit net for \"IRload\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JMPmux HardwareProcessor.v(23) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(23): created implicit net for \"JMPmux\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCload HardwareProcessor.v(23) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(23): created implicit net for \"PCload\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Meminst HardwareProcessor.v(23) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(23): created implicit net for \"Meminst\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWr HardwareProcessor.v(23) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(23): created implicit net for \"MemWr\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Aload HardwareProcessor.v(23) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(23): created implicit net for \"Aload\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sub HardwareProcessor.v(23) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(23): created implicit net for \"Sub\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Asel HardwareProcessor.v(23) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(23): created implicit net for \"Asel\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Aeq0 HardwareProcessor.v(24) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(24): created implicit net for \"Aeq0\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Apos HardwareProcessor.v(24) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(24): created implicit net for \"Apos\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR HardwareProcessor.v(24) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(24): created implicit net for \"IR\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr HardwareProcessor.v(24) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(24): created implicit net for \"addr\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q_Meminst HardwareProcessor.v(24) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(24): created implicit net for \"Q_Meminst\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q_ram HardwareProcessor.v(24) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(24): created implicit net for \"Q_ram\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q_A HardwareProcessor.v(24) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(24): created implicit net for \"Q_A\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Initialize HardwareProcessor.v(24) " "Verilog HDL Implicit Net warning at HardwareProcessor.v(24): created implicit net for \"Initialize\"" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450751267219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Aregister.v(13) " "Verilog HDL Instantiation warning at Aregister.v(13): instance has no name" {  } { { "Aregister.v" "" { Text "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/Aregister.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1450751267224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardwareProcessor " "Elaborating entity \"HardwareProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450751267342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Enter HardwareProcessor.v(7) " "Verilog HDL or VHDL warning at HardwareProcessor.v(7): object \"Enter\" assigned a value but never read" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450751267343 "|HardwareProcessor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Halt HardwareProcessor.v(10) " "Verilog HDL warning at HardwareProcessor.v(10): object Halt used but never assigned" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1450751267343 "|HardwareProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clock HardwareProcessor.v(12) " "Verilog HDL or VHDL warning at HardwareProcessor.v(12): object \"Clock\" assigned a value but never read" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450751267343 "|HardwareProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count HardwareProcessor.v(13) " "Verilog HDL or VHDL warning at HardwareProcessor.v(13): object \"count\" assigned a value but never read" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450751267344 "|HardwareProcessor"}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "DataPath 20 DP 16 HardwareProcessor.v(24) " "Verilog HDL Module Instantiation error at HardwareProcessor.v(24): instance \"DataPath\" specifies 20 actual port connections but module \"DP\" only expects 16" {  } { { "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" "" { Text "H:/BAME2044ASICFPGAnew/HardwareProcessor.v" 24 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Quartus II" 0 -1 1450751267357 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1450751267358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/lab2.map.smsg " "Generated suppressed messages file C:/Users/lenovo/Desktop/processor/EC2Microproccesor/practical 1/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450751267429 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450751267506 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 22 10:27:47 2015 " "Processing ended: Tue Dec 22 10:27:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450751267506 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450751267506 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450751267506 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450751267506 ""}
