# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/imports/Desktop/Adder.v" \
"../../../../Lab6.srcs/sources_1/new/Platform.v" \
"../../../../Lab6.srcs/sources_1/imports/Desktop/RNG.v" \
"../../../../Lab6.srcs/sources_1/new/Register.v" \
"../../../../Lab6.srcs/sources_1/imports/Desktop/myFullAdder.v" \
"../../../../Lab6.srcs/sources_1/imports/Desktop/myMux.v" \
"../../../../Lab6.srcs/sim_1/imports/new/TimerTest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
