[
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "f6758bcb5343372bf9a8c157f09e0bfa7e198abb",
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/trees/f6758bcb5343372bf9a8c157f09e0bfa7e198abb"
  },
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "67f688f4ab6bbc3ca95cd068713ef6c257e94bfe",
    "size": 44,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/67f688f4ab6bbc3ca95cd068713ef6c257e94bfe"
  },
  {
    "path": "LICENSE.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "b1b756acd612611b73d9e5b8d1fb60249821a08c",
    "size": 21249,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/b1b756acd612611b73d9e5b8d1fb60249821a08c"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "62730450153a5aceee1c140322fa5b7714cc7857",
    "size": 4434,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/62730450153a5aceee1c140322fa5b7714cc7857"
  },
  {
    "path": "acknowledgments.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "dbb9e45a81d0f580d85b2ffae77ef68a1e98215f",
    "size": 689,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/dbb9e45a81d0f580d85b2ffae77ef68a1e98215f"
  },
  {
    "path": "appendix.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "a99800cdf4800e22d6a3ca8f882dbe757634e262",
    "size": 9659,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/a99800cdf4800e22d6a3ca8f882dbe757634e262"
  },
  {
    "path": "authors.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "6cdfe6a69aba1f38fdff54dc66a4d8aca6f91a53",
    "size": 1190,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/6cdfe6a69aba1f38fdff54dc66a4d8aca6f91a53"
  },
  {
    "path": "chapter1.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "a3fd434bea1800ea9a0e5ba06803e3c36b5b118e",
    "size": 10584,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/a3fd434bea1800ea9a0e5ba06803e3c36b5b118e"
  },
  {
    "path": "chapter10.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "521e7592959cd068d3fc6fcf18091b55c8606f7d",
    "size": 15639,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/521e7592959cd068d3fc6fcf18091b55c8606f7d"
  },
  {
    "path": "chapter11.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "9b6762d87ccd9eb97a6a969994b1117493006aba",
    "size": 26570,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/9b6762d87ccd9eb97a6a969994b1117493006aba"
  },
  {
    "path": "chapter12.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "2be615d28704f43b4472b1d612e1a0ace2360b40",
    "size": 10779,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/2be615d28704f43b4472b1d612e1a0ace2360b40"
  },
  {
    "path": "chapter13.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "79c9b11037b120213e84de155718250ed5ff0856",
    "size": 10329,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/79c9b11037b120213e84de155718250ed5ff0856"
  },
  {
    "path": "chapter14.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "6dc0b765041fd5ce8e0edfeb287791f5e783fc5c",
    "size": 9274,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/6dc0b765041fd5ce8e0edfeb287791f5e783fc5c"
  },
  {
    "path": "chapter2.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "19540e876d25e54699098e9aefecaced3934c6e2",
    "size": 12361,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/19540e876d25e54699098e9aefecaced3934c6e2"
  },
  {
    "path": "chapter3.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "b1c2c163e182347125d941e7b7261c0a6b51c0d6",
    "size": 25591,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/b1c2c163e182347125d941e7b7261c0a6b51c0d6"
  },
  {
    "path": "chapter4.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "524a6d76e33e07637bb8c00104f1bb63975c7748",
    "size": 45604,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/524a6d76e33e07637bb8c00104f1bb63975c7748"
  },
  {
    "path": "chapter5.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "e08af42f142bd109b00b22b93973fc346351b32b",
    "size": 40051,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/e08af42f142bd109b00b22b93973fc346351b32b"
  },
  {
    "path": "chapter6.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "b3e33d3f18c054b4baf38ba20234c791ccaf1124",
    "size": 12011,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/b3e33d3f18c054b4baf38ba20234c791ccaf1124"
  },
  {
    "path": "chapter7.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "35f502d365a267dc4debb58d4d85b3f051a49dd4",
    "size": 28965,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/35f502d365a267dc4debb58d4d85b3f051a49dd4"
  },
  {
    "path": "chapter8.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "b6541cb06355671bebc3a23392743c93b21d57f8",
    "size": 61070,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/b6541cb06355671bebc3a23392743c93b21d57f8"
  },
  {
    "path": "chapter9.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "2cbea64a0fbee58585dff4382e4f38cf1c77182a",
    "size": 28560,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/2cbea64a0fbee58585dff4382e4f38cf1c77182a"
  },
  {
    "path": "clean",
    "mode": "100755",
    "type": "blob",
    "sha": "148ece7328bd2365904ebec6f9ca44e3906efa27",
    "size": 163,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/148ece7328bd2365904ebec6f9ca44e3906efa27"
  },
  {
    "path": "clean.cmd",
    "mode": "100644",
    "type": "blob",
    "sha": "34dc236c50e3e2872b54dcdf279fc3e9bebb59c7",
    "size": 159,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/34dc236c50e3e2872b54dcdf279fc3e9bebb59c7"
  },
  {
    "path": "compile",
    "mode": "100755",
    "type": "blob",
    "sha": "cd370612572287c00760bd90808c050b5a78da46",
    "size": 251,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/cd370612572287c00760bd90808c050b5a78da46"
  },
  {
    "path": "compile.cmd",
    "mode": "100644",
    "type": "blob",
    "sha": "9e777b4f2d68388a25f68b31034e1029decf52a0",
    "size": 258,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/9e777b4f2d68388a25f68b31034e1029decf52a0"
  },
  {
    "path": "contribute",
    "mode": "100644",
    "type": "blob",
    "sha": "bae963d1cf9c429b77db56630959836cf7510015",
    "size": 1491,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/bae963d1cf9c429b77db56630959836cf7510015"
  },
  {
    "path": "fncychap.sty",
    "mode": "100644",
    "type": "blob",
    "sha": "9a56c04ed4223ce77e463eea87755151f5d4864c",
    "size": 18775,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/9a56c04ed4223ce77e463eea87755151f5d4864c"
  },
  {
    "path": "free_range_vhdl.pdf",
    "mode": "100644",
    "type": "blob",
    "sha": "6c53f92bfe158b90cca9f4441a55decb783ec062",
    "size": 1678182,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/6c53f92bfe158b90cca9f4441a55decb783ec062"
  },
  {
    "path": "gitHelp",
    "mode": "100644",
    "type": "blob",
    "sha": "7ebb8a5f4ddea8295de2189e82638006f6757c71",
    "size": 459,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/7ebb8a5f4ddea8295de2189e82638006f6757c71"
  },
  {
    "path": "introduction.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "1d221a39210e3e1269547f2911d4ada446747a92",
    "size": 4249,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/1d221a39210e3e1269547f2911d4ada446747a92"
  },
  {
    "path": "license.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "611cd7bc813e153e57414bd3e2b65536b5889f4d",
    "size": 1901,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/611cd7bc813e153e57414bd3e2b65536b5889f4d"
  },
  {
    "path": "master.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "6724e2017a2bb1b13802f6215538439671acdc70",
    "size": 2785,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/6724e2017a2bb1b13802f6215538439671acdc70"
  },
  {
    "path": "pics",
    "mode": "040000",
    "type": "tree",
    "sha": "8fc30b2e0f8225f06f73c17981af48c971b2712d",
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/trees/8fc30b2e0f8225f06f73c17981af48c971b2712d"
  },
  {
    "path": "solutions.tex",
    "mode": "100644",
    "type": "blob",
    "sha": "b172dc148e5dfed9de812de777ae24576040d00b",
    "size": 63363,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/b172dc148e5dfed9de812de777ae24576040d00b"
  },
  {
    "path": "style.sty",
    "mode": "100644",
    "type": "blob",
    "sha": "159e92b3507ab7dfbfd77d598f730f9328cebd5a",
    "size": 9153,
    "url": "https://api.github.com/repos/fabriziotappero/Free-Range-VHDL-book/git/blobs/159e92b3507ab7dfbfd77d598f730f9328cebd5a"
  }
]