# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab2_final.srcs/sources_1/ip/VGA_0_2/VGA.srcs/sources_1/imports/Framework/VGA.v" \
"../../../../lab2_final.srcs/sources_1/ip/VGA_0_2/VGA.srcs/sources_1/imports/Framework/VgaController.v" \
"../../../../lab2_final.srcs/sources_1/ip/VGA_0_2/VGA.srcs/sources_1/imports/Framework/VgaDebugger.v" \
"../../../../lab2_final.srcs/sources_1/ip/VGA_0_2/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v" \
"../../../../lab2_final.srcs/sources_1/ip/VGA_0_2/VGA.sim/sim_1/behav/xsim/glbl.v" \
"../../../../lab2_final.srcs/sources_1/ip/VGA_0_2/sim/VGA_0.v" \
"../../../../lab2_final.srcs/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev_0_sim_netlist.v" \
"../../../../lab2_final.ip_user_files/ip/RAM_B/sim/RAM_B.v" \
"../../../../lab2_final.srcs/sources_1/ip/ROM_D_0/sim/ROM_D_0.v" \
"../../../../lab2_final.srcs/sources_1/imports/sources_1/imports/Supplementary/Counter_x.v" \
"../../../../IP/Ex_reg_Mem.v" \
"../../../../IP/ID_reg_Ex.v" \
"../../../../IP/IF_reg_ID.v" \
"../../../../IP/ID/ImmGen.v" \
"../../../../lab2_final.srcs/sources_1/imports/sources_1/imports/Supplementary/MIO_BUS.v" \
"../../../../IP/Mem_reg_WB.v" \
"../../../../lab2_final.srcs/sources_1/imports/sources_1/imports/Supplementary/Multi_8CH32.v" \
"../../../../IP/Pipeline_CPU.v" \
"../../../../IP/Pipeline_Ex.v" \
"../../../../IP/Pipeline_ID.v" \
"../../../../IP/Pipeline_IF.v" \
"../../../../IP/Pipeline_Mem.v" \
"../../../../IP/Pipeline_WB.v" \
"../../../../IP/IF/REG32.v" \
"../../../../IP/ID/Regs.v" \
"../../../../lab2_final.srcs/sources_1/imports/sources_1/imports/Supplementary/SAnti_jitter.v" \
"../../../../IP/ID/SCPU_ctrl.v" \
"../../../../lab2_final.srcs/sources_1/imports/sources_1/imports/Supplementary/SPIO.v" \
"../../../../lab2_final.srcs/sources_1/imports/sources_1/imports/Supplementary/clk_div.v" \
"../../../../lab2_final.srcs/sources_1/imports/sources_1/new/CSSTE.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
