5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm1.1.vcd -o fsm1.1.cdd -y lib -v fsm1.1.v -F fsm=state,next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm1.1.v 1 37 1
2 1 32 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clk 3 83000b 1 0 0 0 1 25 1102
1 reset 4 3000b 1 0 0 0 1 25 1002
1 head 5 3000b 1 0 0 0 1 25 2
1 tail 6 3000b 1 0 0 0 1 25 2
1 valid 7 3000b 1 0 0 0 1 25 2
4 1 1 0 0
3 0 fsm "main.fsm" lib/fsm.v 1 37 1
2 2 23 110015 15 1 100c 0 0 1 9 clock
2 3 23 9000f 0 2a 1000 0 0 1 26 2
2 4 23 90015 20 27 100a 2 3 1 26 2
2 5 23 36003f 1 1 1004 0 0 2 9 next_state
2 6 23 290032 1 32 1004 0 0 2 9 STATE_IDLE
2 7 23 210032 2 1a 1044 5 6 2 26 30a
2 8 23 210025 2 1 100c 0 0 1 9 reset
2 9 23 21003f 2 19 1004 7 8 2 26 30a
2 10 23 18001c 0 1 1410 0 0 2 9 state
2 11 23 18003f a 38 6 9 10
2 12 26 230026 1 1 1004 0 0 1 9 tail
2 13 26 230026 0 2a 1000 0 0 1 26 2
2 14 26 230026 1 29 1008 12 13 1 26 2
2 15 26 1a001e 1 1 1004 0 0 1 9 valid
2 16 26 1a001e 0 2a 1000 0 0 1 26 2
2 17 26 1a001e 1 29 1008 15 16 1 26 2
2 18 26 120015 1 1 1004 0 0 1 9 head
2 19 26 120015 0 2a 1000 0 0 1 26 2
2 20 26 120015 1 29 1008 18 19 1 26 2
2 21 26 9000d 2 1 1004 0 0 2 9 state
2 22 26 9000d 0 2a 1000 0 0 2 26 a
2 23 26 9000d 2 29 1008 21 22 1 26 2
2 24 26 90015 2 2b 1008 20 23 1 26 2
2 25 26 9001e 2 2b 1008 17 24 1 26 2
2 26 26 90026 5 2b 100a 14 25 1 26 2
2 27 27 20006 2 3d 5002 0 0 1 26 2 $u2
2 28 0 0 1 1 1006 0 0 2 9 next_state
2 29 0 0 2 1 1006 0 0 2 9 state
1 STATE_IDLE 0 80000 1 0 31 0 2 17 0
1 STATE_HEAD 0 80000 1 0 31 0 2 21 1
1 STATE_DATA 0 80000 1 0 31 0 2 21 4
1 STATE_TAIL 0 80000 1 0 31 0 2 21 5
1 clock 9 a 1 0 0 0 1 25 1102
1 reset 10 a 1 0 0 0 1 25 1002
1 head 11 a 1 0 0 0 1 25 2
1 tail 12 a 1 0 0 0 1 25 2
1 valid 13 a 1 0 0 0 1 25 2
1 state 20 3000b 1 0 1 0 2 25 a
1 next_state 21 83000b 1 0 1 0 2 25 a
4 29 f 29 29
4 28 f 28 28
4 11 6 4 4
4 4 1 11 0
4 27 6 26 0
4 26 1 27 0
6 29 28 1 02,02,01,,01,
3 1 fsm.$u2 "main.fsm.$u2" lib/fsm.v 0 34 1
2 30 29 5000e 1 32 1004 0 0 2 9 STATE_IDLE
2 31 28 9000d 5 1 1006 0 0 2 9 state
2 32 29 0 2 2d 104e 30 31 1 26 1102
2 33 30 5000e 1 32 1008 0 0 2 9 STATE_HEAD
2 34 30 0 1 2d 1006 33 31 1 26 102
2 35 31 5000e 1 32 1008 0 0 2 9 STATE_DATA
2 36 31 0 1 2d 1006 35 31 1 26 102
2 37 32 5000e 1 32 1008 0 0 2 9 STATE_TAIL
2 38 32 0 1 2d 1006 37 31 1 26 102
2 39 32 3d0046 0 32 1010 0 0 2 9 STATE_IDLE
2 40 32 300039 0 32 1010 0 0 2 9 STATE_HEAD
2 41 32 1f0039 0 1a 1030 39 40 2 26 a
2 42 32 28002b 0 1 1010 0 0 1 9 head
2 43 32 200024 0 1 1010 0 0 1 9 valid
2 44 32 20002b 0 8 1030 42 43 1 26 2
2 45 32 1f0046 0 19 1030 41 44 2 26 a
2 46 32 12001b 0 1 1410 0 0 2 9 next_state
2 47 32 120046 0 37 32 45 46
2 48 31 3d0046 0 32 1010 0 0 2 9 STATE_DATA
2 49 31 300039 0 32 1010 0 0 2 9 STATE_TAIL
2 50 31 1f0039 0 1a 1030 48 49 2 26 a
2 51 31 28002b 0 1 1010 0 0 1 9 tail
2 52 31 200024 0 1 1010 0 0 1 9 valid
2 53 31 20002b 0 8 1030 51 52 1 26 2
2 54 31 1f0046 0 19 1030 50 53 2 26 a
2 55 31 12001b 0 1 1410 0 0 2 9 next_state
2 56 31 120046 0 37 32 54 55
2 57 30 3d0046 0 32 1010 0 0 2 9 STATE_DATA
2 58 30 300039 0 32 1010 0 0 2 9 STATE_TAIL
2 59 30 1f0039 0 1a 1030 57 58 2 26 a
2 60 30 28002b 0 1 1010 0 0 1 9 tail
2 61 30 200024 0 1 1010 0 0 1 9 valid
2 62 30 20002b 0 8 1030 60 61 1 26 2
2 63 30 1f0046 0 19 1030 59 62 2 26 a
2 64 30 12001b 0 1 1410 0 0 2 9 next_state
2 65 30 120046 0 37 32 63 64
2 66 29 3d0046 1 32 1004 0 0 2 9 STATE_IDLE
2 67 29 300039 1 32 1008 0 0 2 9 STATE_HEAD
2 68 29 1f0039 1 1a 1104 66 67 2 26 30a
2 69 29 28002b 1 1 1004 0 0 1 9 head
2 70 29 200024 1 1 1004 0 0 1 9 valid
2 71 29 20002b 1 8 1044 69 70 1 26 1102
2 72 29 1f0046 1 19 1004 68 71 2 26 30a
2 73 29 12001b 0 1 1410 0 0 2 9 next_state
2 74 29 120046 1 37 16 72 73
4 47 0 0 0
4 38 0 47 0
4 56 0 0 0
4 36 0 56 38
4 65 0 0 0
4 34 0 65 36
4 74 0 0 0
4 32 11 74 34
3 1 main.$u0 "main.$u0" fsm1.1.v 0 30 1
3 1 main.$u1 "main.$u1" fsm1.1.v 0 35 1
2 75 33 7000a 1 0 21004 0 0 1 16 0
2 76 33 10003 0 1 1410 0 0 1 9 clk
2 77 33 1000a 1 37 16 75 76
2 78 34 120012 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 79 34 100013 2b 2c 900a 78 0 32 26 aa aa aa aa aa aa aa aa
2 80 34 1c001e 15 1 101c 0 0 1 9 clk
2 81 34 1b001b 15 1b 102c 80 0 1 26 1102
2 82 34 150017 0 1 1410 0 0 1 9 clk
2 83 34 15001e 15 37 3e 81 82
4 83 6 79 79
4 79 0 83 0
4 77 11 79 79
