
;; Function int hash_UNH(int*, int, long int, int) (_Z8hash_UNHPiili, funcdef_no=1063, decl_uid=23699, cgraph_uid=307)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 40: 0
insn_cost 41: 11
insn_cost 42: 0
insn_cost 169: 3
insn_cost 46: 3
insn_cost 48: 0
insn_cost 50: 4
insn_cost 52: 0
insn_cost 33: 4
insn_cost 34: 4
insn_cost 54: 0
insn_cost 55: 0
insn_cost 56: 4
insn_cost 57: 4
insn_cost 58: 4
insn_cost 59: 4
insn_cost 60: 4
insn_cost 62: 0
insn_cost 63: 6
insn_cost 64: 4
insn_cost 65: 0
insn_cost 74: 0
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 0
insn_cost 84: 4
insn_cost 88: 0
insn_cost 89: 0
insn_cost 90: 4
insn_cost 91: 0
insn_cost 35: 4
insn_cost 36: 4
insn_cost 168: 3
insn_cost 94: 0
insn_cost 95: 0
insn_cost 96: 4
insn_cost 97: 9
insn_cost 98: 4
insn_cost 99: 0
insn_cost 100: 12
insn_cost 101: 4
insn_cost 102: 4
insn_cost 105: 0
insn_cost 106: 4
insn_cost 107: 4
insn_cost 109: 10
insn_cost 110: 4
insn_cost 111: 0
insn_cost 112: 4
insn_cost 114: 0
insn_cost 115: 0
insn_cost 116: 4
insn_cost 117: 0
insn_cost 124: 0
insn_cost 125: 4
insn_cost 126: 4
insn_cost 128: 0
insn_cost 129: 4
insn_cost 130: 0
insn_cost 137: 0
insn_cost 138: 4
insn_cost 140: 0
insn_cost 141: 4
insn_cost 142: 0
insn_cost 149: 4
insn_cost 37: 4
insn_cost 156: 4
insn_cost 159: 0

Trying 41 -> 42:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b82f1f7d688 first_call>) [0 first_call+0 S4 A128])
            (const_int 0 [0]))
        (label_ref 85)
        (pc)))

Trying 57 -> 59:
Failed to match this instruction:
(parallel [
        (set (reg:SI 90 [ D.25965 ])
            (ior:SI (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))
                (reg:SI 120 [ D.25965 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 90 [ D.25965 ])
    (ior:SI (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))
        (reg:SI 120 [ D.25965 ])))

Trying 58 -> 59:
Failed to match this instruction:
(parallel [
        (set (reg:SI 90 [ D.25965 ])
            (ior:SI (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8]))
                (reg:SI 119 [ D.25965 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 90 [ D.25965 ])
    (ior:SI (ashift:SI (reg:SI 90 [ D.25965 ])
            (const_int 8 [0x8]))
        (reg:SI 119 [ D.25965 ])))

Trying 58, 57 -> 59:
Failed to match this instruction:
(parallel [
        (set (reg:SI 90 [ D.25965 ])
            (ior:SI (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8]))
                (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 90 [ D.25965 ])
    (ior:SI (ashift:SI (reg:SI 90 [ D.25965 ])
            (const_int 8 [0x8]))
        (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))))
Successfully matched this instruction:
(set (reg:SI 120 [ D.25965 ])
    (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0)))
Failed to match this instruction:
(set (reg:SI 90 [ D.25965 ])
    (ior:SI (ashift:SI (reg:SI 90 [ D.25965 ])
            (const_int 8 [0x8]))
        (reg:SI 120 [ D.25965 ])))

Trying 59 -> 60:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
            (ior:SI (reg:SI 119 [ D.25965 ])
                (reg:SI 120 [ D.25965 ])))
        (set (reg:SI 90 [ D.25965 ])
            (ior:SI (reg:SI 119 [ D.25965 ])
                (reg:SI 120 [ D.25965 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
            (ior:SI (reg:SI 119 [ D.25965 ])
                (reg:SI 120 [ D.25965 ])))
        (set (reg:SI 90 [ D.25965 ])
            (ior:SI (reg:SI 119 [ D.25965 ])
                (reg:SI 120 [ D.25965 ])))
    ])

Trying 57, 59 -> 60:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
            (ior:SI (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))
                (reg:SI 120 [ D.25965 ])))
        (set (reg:SI 90 [ D.25965 ])
            (ior:SI (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))
                (reg:SI 120 [ D.25965 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
            (ior:SI (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))
                (reg:SI 120 [ D.25965 ])))
        (set (reg:SI 90 [ D.25965 ])
            (ior:SI (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))
                (reg:SI 120 [ D.25965 ])))
    ])
Failed to match this instruction:
(set (reg:SI 90 [ D.25965 ])
    (ior:SI (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))
        (reg:SI 120 [ D.25965 ])))

Trying 58, 59 -> 60:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
            (ior:SI (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8]))
                (reg:SI 119 [ D.25965 ])))
        (set (reg:SI 90 [ D.25965 ])
            (ior:SI (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8]))
                (reg:SI 119 [ D.25965 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
            (ior:SI (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8]))
                (reg:SI 119 [ D.25965 ])))
        (set (reg:SI 90 [ D.25965 ])
            (ior:SI (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8]))
                (reg:SI 119 [ D.25965 ])))
    ])

Trying 63 -> 64:
Successfully matched this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg:SI 108 [ D.25970 ])
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 0 [0])))
        (set (reg:SI 108 [ D.25970 ])
            (plus:SI (reg:SI 108 [ D.25970 ])
                (const_int -1 [0xffffffffffffffff])))
    ])
deferring deletion of insn with uid = 63.
modifying insn i3    64: {flags:CCZ=cmp(r108:SI-0x1,0);r108:SI=r108:SI-0x1;}
deferring rescan insn with uid = 64.

Trying 64 -> 65:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 108 [ D.25970 ])
                    (const_int 1 [0x1]))
                (label_ref 71)
                (pc)))
        (set (reg:SI 108 [ D.25970 ])
            (plus:SI (reg:SI 108 [ D.25970 ])
                (const_int -1 [0xffffffffffffffff])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 108 [ D.25970 ])
                    (const_int 1 [0x1]))
                (label_ref 71)
                (pc)))
        (set (reg:SI 108 [ D.25970 ])
            (plus:SI (reg:SI 108 [ D.25970 ])
                (const_int -1 [0xffffffffffffffff])))
    ])

Trying 75 -> 76:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 91 [ ivtmp.78 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 110 [ D.25971 ])))
        (set (reg:DI 91 [ ivtmp.78 ])
            (plus:DI (reg:DI 91 [ ivtmp.78 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 91 [ ivtmp.78 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 110 [ D.25971 ])))
        (set (reg:DI 91 [ ivtmp.78 ])
            (plus:DI (reg:DI 91 [ ivtmp.78 ])
                (const_int 4 [0x4])))
    ])

Trying 76 -> 77:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:DI 110 [ D.25971 ])
            (reg:DI 91 [ ivtmp.78 ]))
        (label_ref 82)
        (pc)))

Trying 75, 76 -> 77:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 91 [ ivtmp.78 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 110 [ D.25971 ]))
                (label_ref 82)
                (pc)))
        (set (reg:DI 91 [ ivtmp.78 ])
            (plus:DI (reg:DI 91 [ ivtmp.78 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 91 [ ivtmp.78 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 110 [ D.25971 ]))
                (label_ref 82)
                (pc)))
        (set (reg:DI 91 [ ivtmp.78 ])
            (plus:DI (reg:DI 91 [ ivtmp.78 ])
                (const_int 4 [0x4])))
    ])

Trying 76 -> 77:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:DI 91 [ ivtmp.78 ])
            (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)
                    (const_int 8192 [0x2000]))))
        (label_ref 82)
        (pc)))

Trying 90 -> 91:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 115 [ num_ints ])
            (const_int 0 [0]))
        (label_ref:DI 164)
        (pc)))

Trying 96 -> 97:
Failed to match this instruction:
(set (reg:SI 122 [ *_29 ])
    (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 105 [ i ]) 0)
                    (const_int 4 [0x4]))
                (const_int 34 [0x22])
                (const_int 0 [0]))
            (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))

Trying 97 -> 98:
Successfully matched this instruction:
(set (reg/v:DI 96 [ index ])
    (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32])))
deferring deletion of insn with uid = 97.
modifying insn i3    98: r96:DI=sign_extend([r121:DI*0x4+r114:DI])
      REG_DEAD r121:DI
deferring rescan insn with uid = 98.

Trying 96 -> 98:
Failed to match this instruction:
(set (reg/v:DI 96 [ index ])
    (sign_extend:DI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 105 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32])))

Trying 100 -> 101:
Failed to match this instruction:
(set (reg:DI 124 [ D.25969 ])
    (sign_extend:DI (mult:SI (reg/v:SI 117 [ increment ])
            (reg/v:SI 105 [ i ]))))

Trying 98 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 99 [ index ])
            (plus:DI (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                                (const_int 4 [0x4]))
                            (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))
                (reg:DI 124 [ D.25969 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))
        (reg:DI 124 [ D.25969 ])))

Trying 101 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 99 [ index ])
            (plus:DI (sign_extend:DI (reg:SI 123 [ D.25966 ]))
                (reg/v:DI 96 [ index ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (reg:SI 123 [ D.25966 ]))
        (reg/v:DI 96 [ index ])))

Trying 96, 98 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 99 [ index ])
            (plus:DI (sign_extend:DI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 105 [ i ]) 0)
                                    (const_int 4 [0x4]))
                                (const_int 34 [0x22])
                                (const_int 0 [0]))
                            (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))
                (reg:DI 124 [ D.25969 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 105 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))
        (reg:DI 124 [ D.25969 ])))
Failed to match this instruction:
(set (reg/v:DI 96 [ index ])
    (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 105 [ i ]) 0)
            (const_int 4 [0x4]))
        (const_int 34 [0x22])
        (const_int 0 [0])))

Trying 100, 101 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 99 [ index ])
            (plus:DI (sign_extend:DI (mult:SI (reg/v:SI 117 [ increment ])
                        (reg/v:SI 105 [ i ])))
                (reg/v:DI 96 [ index ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (mult:SI (reg/v:SI 117 [ increment ])
                (reg/v:SI 105 [ i ])))
        (reg/v:DI 96 [ index ])))
Successfully matched this instruction:
(set (reg:SI 124 [ D.25969 ])
    (mult:SI (reg/v:SI 117 [ increment ])
        (reg/v:SI 105 [ i ])))
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (reg:SI 124 [ D.25969 ]))
        (reg/v:DI 96 [ index ])))

Trying 101, 98 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 99 [ index ])
            (plus:DI (sign_extend:DI (reg:SI 123 [ D.25966 ]))
                (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                                (const_int 4 [0x4]))
                            (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (reg:SI 123 [ D.25966 ]))
        (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))))
Successfully matched this instruction:
(set (reg:DI 124 [ D.25969 ])
    (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32])))
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (reg:SI 123 [ D.25966 ]))
        (reg:DI 124 [ D.25969 ])))

Trying 102 -> 106:
Failed to match this instruction:
(parallel [
        (set (reg:DI 125 [ index ])
            (and:DI (plus:DI (reg:DI 124 [ D.25969 ])
                    (reg/v:DI 96 [ index ]))
                (const_int 2047 [0x7ff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 125 [ index ])
    (and:DI (plus:DI (reg:DI 124 [ D.25969 ])
            (reg/v:DI 96 [ index ]))
        (const_int 2047 [0x7ff])))

Trying 98, 102 -> 106:
Failed to match this instruction:
(parallel [
        (set (reg:DI 125 [ index ])
            (and:DI (plus:DI (reg:DI 124 [ D.25969 ])
                    (subreg:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                                    (const_int 4 [0x4]))
                                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]) 0))
                (const_int 2047 [0x7ff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 125 [ index ])
    (and:DI (plus:DI (reg:DI 124 [ D.25969 ])
            (subreg:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]) 0))
        (const_int 2047 [0x7ff])))
Successfully matched this instruction:
(set (reg/v:DI 99 [ index ])
    (zero_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32])))
Failed to match this instruction:
(set (reg:DI 125 [ index ])
    (and:DI (plus:DI (reg:DI 124 [ D.25969 ])
            (reg/v:DI 99 [ index ]))
        (const_int 2047 [0x7ff])))

Trying 101, 102 -> 106:
Failed to match this instruction:
(parallel [
        (set (reg:DI 125 [ index ])
            (and:DI (plus:DI (reg/v:DI 96 [ index ])
                    (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
                (const_int 2047 [0x7ff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 125 [ index ])
    (and:DI (plus:DI (reg/v:DI 96 [ index ])
            (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
        (const_int 2047 [0x7ff])))
Successfully matched this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (reg/v:DI 96 [ index ])
        (subreg:DI (reg:SI 123 [ D.25966 ]) 0)))
Successfully matched this instruction:
(set (reg:DI 125 [ index ])
    (and:DI (reg/v:DI 99 [ index ])
        (const_int 2047 [0x7ff])))
deferring rescan insn with uid = 105.
deferring deletion of insn with uid = 101.
modifying insn i2   102: r99:DI=r96:DI+r123:SI#0
      REG_DEAD r123:SI
      REG_DEAD r96:DI
deferring rescan insn with uid = 102.
modifying insn i3   106: {r125:DI=r99:DI&0x7ff;clobber flags:CC;}
      REG_UNUSED flags:CC
      REG_DEAD r99:DI
deferring rescan insn with uid = 106.

Trying 100 -> 102:
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (subreg:DI (mult:SI (reg/v:SI 117 [ increment ])
                (reg/v:SI 105 [ i ])) 0)
        (reg/v:DI 96 [ index ])))

Trying 98 -> 102:
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))
        (subreg:DI (reg:SI 123 [ D.25966 ]) 0)))

Trying 96, 98 -> 102:
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 105 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))
        (subreg:DI (reg:SI 123 [ D.25966 ]) 0)))
Failed to match this instruction:
(set (reg/v:DI 96 [ index ])
    (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 105 [ i ]) 0)
            (const_int 4 [0x4]))
        (const_int 34 [0x22])
        (const_int 0 [0])))

Trying 98, 100 -> 102:
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))
        (subreg:DI (mult:SI (reg/v:SI 117 [ increment ])
                (reg/v:SI 105 [ i ])) 0)))
Successfully matched this instruction:
(set (reg:SI 123 [ D.25966 ])
    (mult:SI (reg/v:SI 117 [ increment ])
        (reg/v:SI 105 [ i ])))
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))
        (subreg:DI (reg:SI 123 [ D.25966 ]) 0)))

Trying 102 -> 106:
Failed to match this instruction:
(parallel [
        (set (reg:DI 125 [ index ])
            (and:DI (plus:DI (reg/v:DI 96 [ index ])
                    (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
                (const_int 2047 [0x7ff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 125 [ index ])
    (and:DI (plus:DI (reg/v:DI 96 [ index ])
            (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
        (const_int 2047 [0x7ff])))

Trying 100, 102 -> 106:
Failed to match this instruction:
(parallel [
        (set (reg:DI 125 [ index ])
            (and:DI (plus:DI (mult:DI (subreg:DI (reg/v:SI 117 [ increment ]) 0)
                        (subreg:DI (reg/v:SI 105 [ i ]) 0))
                    (reg/v:DI 96 [ index ]))
                (const_int 2047 [0x7ff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 125 [ index ])
    (and:DI (plus:DI (mult:DI (subreg:DI (reg/v:SI 117 [ increment ]) 0)
                (subreg:DI (reg/v:SI 105 [ i ]) 0))
            (reg/v:DI 96 [ index ]))
        (const_int 2047 [0x7ff])))
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (mult:DI (subreg:DI (reg/v:SI 117 [ increment ]) 0)
            (subreg:DI (reg/v:SI 105 [ i ]) 0))
        (reg/v:DI 96 [ index ])))

Trying 98, 102 -> 106:
Failed to match this instruction:
(parallel [
        (set (reg:DI 125 [ index ])
            (and:DI (plus:DI (subreg:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                                    (const_int 4 [0x4]))
                                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]) 0)
                    (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
                (const_int 2047 [0x7ff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 125 [ index ])
    (and:DI (plus:DI (subreg:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]) 0)
            (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
        (const_int 2047 [0x7ff])))
Successfully matched this instruction:
(set (reg/v:DI 99 [ index ])
    (zero_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32])))
Failed to match this instruction:
(set (reg:DI 125 [ index ])
    (and:DI (plus:DI (reg/v:DI 99 [ index ])
            (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
        (const_int 2047 [0x7ff])))

Trying 106 -> 107:
Successfully matched this instruction:
(set (reg:DI 126 [ index ])
    (and:DI (reg/v:DI 99 [ index ])
        (const_int 2047 [0x7ff])))
deferring deletion of insn with uid = 106.
modifying insn i3   107: {r126:DI=r99:DI&0x7ff;clobber flags:CC;}
      REG_UNUSED flags:CC
      REG_DEAD r99:DI
deferring rescan insn with uid = 107.

Trying 102 -> 107:
Failed to match this instruction:
(parallel [
        (set (reg:DI 126 [ index ])
            (and:DI (plus:DI (reg/v:DI 96 [ index ])
                    (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
                (const_int 2047 [0x7ff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 126 [ index ])
    (and:DI (plus:DI (reg/v:DI 96 [ index ])
            (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
        (const_int 2047 [0x7ff])))

Trying 100, 102 -> 107:
Failed to match this instruction:
(parallel [
        (set (reg:DI 126 [ index ])
            (and:DI (plus:DI (mult:DI (subreg:DI (reg/v:SI 117 [ increment ]) 0)
                        (subreg:DI (reg/v:SI 105 [ i ]) 0))
                    (reg/v:DI 96 [ index ]))
                (const_int 2047 [0x7ff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 126 [ index ])
    (and:DI (plus:DI (mult:DI (subreg:DI (reg/v:SI 117 [ increment ]) 0)
                (subreg:DI (reg/v:SI 105 [ i ]) 0))
            (reg/v:DI 96 [ index ]))
        (const_int 2047 [0x7ff])))
Failed to match this instruction:
(set (reg/v:DI 99 [ index ])
    (plus:DI (mult:DI (subreg:DI (reg/v:SI 117 [ increment ]) 0)
            (subreg:DI (reg/v:SI 105 [ i ]) 0))
        (reg/v:DI 96 [ index ])))

Trying 98, 102 -> 107:
Failed to match this instruction:
(parallel [
        (set (reg:DI 126 [ index ])
            (and:DI (plus:DI (subreg:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                                    (const_int 4 [0x4]))
                                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]) 0)
                    (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
                (const_int 2047 [0x7ff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 126 [ index ])
    (and:DI (plus:DI (subreg:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]) 0)
            (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
        (const_int 2047 [0x7ff])))
Successfully matched this instruction:
(set (reg/v:DI 99 [ index ])
    (zero_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32])))
Failed to match this instruction:
(set (reg:DI 126 [ index ])
    (and:DI (plus:DI (reg/v:DI 99 [ index ])
            (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
        (const_int 2047 [0x7ff])))

Trying 107 -> 109:
Failed to match this instruction:
(set (reg:DI 128 [ D.25969 ])
    (zero_extend:DI (mem/j:SI (plus:DI (and:DI (mult:DI (reg/v:DI 99 [ index ])
                        (const_int 4 [0x4]))
                    (const_int 8188 [0x1ffc]))
                (reg/f:DI 133)) [0 rndseq S4 A32])))

Trying 102, 107 -> 109:
Failed to match this instruction:
(set (reg:DI 128 [ D.25969 ])
    (zero_extend:DI (mem/j:SI (plus:DI (and:DI (mult:DI (plus:DI (reg/v:DI 96 [ index ])
                            (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
                        (const_int 4 [0x4]))
                    (const_int 8188 [0x1ffc]))
                (reg/f:DI 133)) [0 rndseq S4 A32])))
Failed to match this instruction:
(set (reg:DI 126 [ index ])
    (and:DI (mult:DI (plus:DI (reg/v:DI 96 [ index ])
                (subreg:DI (reg:SI 123 [ D.25966 ]) 0))
            (const_int 4 [0x4]))
        (const_int 8188 [0x1ffc])))

Trying 109 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 104 [ sum ])
            (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 126 [ index ])
                                (const_int 4 [0x4]))
                            (reg/f:DI 133)) [0 rndseq S4 A32]))
                (reg/v:DI 104 [ sum ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 104 [ sum ])
    (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 126 [ index ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 133)) [0 rndseq S4 A32]))
        (reg/v:DI 104 [ sum ])))

Trying 107, 109 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 104 [ sum ])
            (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (and:DI (mult:DI (reg/v:DI 99 [ index ])
                                    (const_int 4 [0x4]))
                                (const_int 8188 [0x1ffc]))
                            (reg/f:DI 133)) [0 rndseq S4 A32]))
                (reg/v:DI 104 [ sum ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 104 [ sum ])
    (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (and:DI (mult:DI (reg/v:DI 99 [ index ])
                            (const_int 4 [0x4]))
                        (const_int 8188 [0x1ffc]))
                    (reg/f:DI 133)) [0 rndseq S4 A32]))
        (reg/v:DI 104 [ sum ])))
Failed to match this instruction:
(set (reg:DI 128 [ D.25969 ])
    (and:DI (mult:DI (reg/v:DI 99 [ index ])
            (const_int 4 [0x4]))
        (const_int 8188 [0x1ffc])))

Trying 112 -> 116:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 105 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 115 [ num_ints ])))
        (set (reg/v:SI 105 [ i ])
            (plus:SI (reg/v:SI 105 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 105 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 115 [ num_ints ])))
        (set (reg/v:SI 105 [ i ])
            (plus:SI (reg/v:SI 105 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 116 -> 117:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 115 [ num_ints ])
            (reg/v:SI 105 [ i ]))
        (label_ref 122)
        (pc)))

Trying 112, 116 -> 117:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 105 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 115 [ num_ints ]))
                (label_ref 122)
                (pc)))
        (set (reg/v:SI 105 [ i ])
            (plus:SI (reg/v:SI 105 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 105 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 115 [ num_ints ]))
                (label_ref 122)
                (pc)))
        (set (reg/v:SI 105 [ i ])
            (plus:SI (reg/v:SI 105 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 124 -> 125:
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg:SI 109 [ D.25966 ]) 0)
            (mod:DI (reg/v:DI 104 [ sum ])
                (reg/v:DI 116 [ m ])))
        (set (reg:DI 130 [ D.25969 ])
            (mod:DI (reg/v:DI 104 [ sum ])
                (reg/v:DI 116 [ m ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg:SI 109 [ D.25966 ]) 0)
            (mod:DI (reg/v:DI 104 [ sum ])
                (reg/v:DI 116 [ m ])))
        (set (reg:DI 130 [ D.25969 ])
            (mod:DI (reg/v:DI 104 [ sum ])
                (reg/v:DI 116 [ m ])))
    ])

Trying 126 -> 129:
Failed to match this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (sign_extend:DI (subreg:SI (reg:DI 130 [ D.25969 ]) 0))
                (const_int 0 [0])))
        (set (reg/v:DI 107 [ index ])
            (sign_extend:DI (subreg:SI (reg:DI 130 [ D.25969 ]) 0)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (sign_extend:DI (subreg:SI (reg:DI 130 [ D.25969 ]) 0))
                (const_int 0 [0])))
        (set (reg/v:DI 107 [ index ])
            (sign_extend:DI (subreg:SI (reg:DI 130 [ D.25969 ]) 0)))
    ])

Trying 129 -> 130:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg/v:DI 107 [ index ])
            (const_int 0 [0]))
        (label_ref:DI 171)
        (pc)))

Trying 126, 129 -> 130:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:DI (reg:DI 130 [ D.25969 ])
                        (const_int 1 [0x1])
                        (const_int 31 [0x1f]))
                    (const_int 0 [0]))
                (label_ref:DI 171)
                (pc)))
        (set (reg/v:DI 107 [ index ])
            (sign_extend:DI (subreg:SI (reg:DI 130 [ D.25969 ]) 0)))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:DI (reg:DI 130 [ D.25969 ])
                        (const_int 1 [0x1])
                        (const_int 31 [0x1f]))
                    (const_int 0 [0]))
                (label_ref:DI 171)
                (pc)))
        (set (reg/v:DI 107 [ index ])
            (sign_extend:DI (subreg:SI (reg:DI 130 [ D.25969 ]) 0)))
    ])
Successfully matched this instruction:
(set (reg/v:DI 107 [ index ])
    (sign_extend:DI (subreg:SI (reg:DI 130 [ D.25969 ]) 0)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:DI (reg:DI 130 [ D.25969 ])
                (const_int 1 [0x1])
                (const_int 31 [0x1f]))
            (const_int 0 [0]))
        (label_ref:DI 171)
        (pc)))

Trying 138 -> 141:
Successfully matched this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (plus:DI (reg/v:DI 107 [ index ])
                    (reg/v:DI 116 [ m ]))
                (const_int 0 [0])))
        (set (reg/v:DI 107 [ index ])
            (plus:DI (reg/v:DI 107 [ index ])
                (reg/v:DI 116 [ m ])))
    ])
deferring rescan insn with uid = 140.
deferring deletion of insn with uid = 138.
modifying insn i3   141: {flags:CCGOC=cmp(r107:DI+r116:DI,0);r107:DI=r107:DI+r116:DI;}
deferring rescan insn with uid = 141.

Trying 141 -> 142:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:DI (reg/v:DI 107 [ index ])
                        (reg/v:DI 116 [ m ]))
                    (const_int 0 [0]))
                (label_ref 147)
                (pc)))
        (set (reg/v:DI 107 [ index ])
            (plus:DI (reg/v:DI 107 [ index ])
                (reg/v:DI 116 [ m ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:DI (reg/v:DI 107 [ index ])
                        (reg/v:DI 116 [ m ]))
                    (const_int 0 [0]))
                (label_ref 147)
                (pc)))
        (set (reg/v:DI 107 [ index ])
            (plus:DI (reg/v:DI 107 [ index ])
                (reg/v:DI 116 [ m ])))
    ])
starting the processing of deferred insns
deleting insn with uid = 63.
deleting insn with uid = 97.
deleting insn with uid = 101.
deleting insn with uid = 106.
deleting insn with uid = 138.
rescanning insn with uid = 64.
deleting insn with uid = 64.
rescanning insn with uid = 98.
deleting insn with uid = 98.
rescanning insn with uid = 102.
deleting insn with uid = 102.
rescanning insn with uid = 105.
deleting insn with uid = 105.
rescanning insn with uid = 107.
deleting insn with uid = 107.
rescanning insn with uid = 140.
deleting insn with uid = 140.
rescanning insn with uid = 141.
deleting insn with uid = 141.
ending the processing of deferred insns


int hash_UNH(int*, int, long int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r6={1d,15u} r7={1d,16u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,14u} r17={16d,7u} r18={1d} r19={1d} r20={1d,15u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r87={1d,1u} r90={2d,2u} r91={2d,4u,1e} r96={1d,3u} r99={1d,1u} r104={2d,6u} r105={2d,6u} r107={2d,7u} r108={2d,2u} r109={3d,1u} r110={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,5u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,2u} r126={1d,1u,1e} r128={1d,1u} r130={1d,2u} r131={1d} r133={1d,1u} 
;;    total ref usage 240{111d,127u,2e} in 67{66 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 114 115 116 117
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 114 115 116 117
;; live  kill	
(note 38 0 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 28 38 29 2 (set (reg/v/f:DI 114 [ ints ])
        (reg:DI 5 di [ ints ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ ints ])
        (nil)))
(insn 29 28 30 2 (set (reg/v:SI 115 [ num_ints ])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_ints ])
        (nil)))
(insn 30 29 31 2 (set (reg/v:DI 116 [ m ])
        (reg:DI 1 dx [ m ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ m ])
        (nil)))
(insn 31 30 32 2 (set (reg/v:SI 117 [ increment ])
        (reg:SI 2 cx [ increment ])) tiles.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ increment ])
        (nil)))
(note 32 31 40 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 40 32 41 2 (var_location:DI sum (const_int 0 [0])) tiles.cpp:134 -1
     (nil))
(insn 41 40 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b82f1f7d688 first_call>) [0 first_call+0 S4 A128])
            (const_int 0 [0]))) tiles.cpp:137 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 42 41 43 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) tiles.cpp:137 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 85)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117

;; basic block 3, loop depth 0, count 0, freq 20, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ }u10(7){ }u11(16){ }u12(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 91 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  gen 	 91 110
;; live  kill	
(note 43 42 169 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 169 43 46 3 (set (reg:DI 91 [ ivtmp.78 ])
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)) 87 {*movdi_internal_rex64}
     (nil))
(insn 46 169 79 3 (set (reg/f:DI 110 [ D.25971 ])
        (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)
                (const_int 8192 [0x2000])))) 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117

;; basic block 4, loop depth 0, count 0, freq 2000, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       6 [99.0%]  (FALLTHRU,DFS_BACK)
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 90 108
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117
;; live  gen 	 90 108
;; live  kill	
(code_label 79 46 47 4 6 "" [0 uses])
(note 47 79 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 50 4 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
(insn 50 48 52 4 (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
(debug_insn 52 50 33 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 33 52 34 4 (set (reg:SI 108 [ D.25970 ])
        (const_int 4 [0x4])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
(insn 34 33 68 4 (set (reg:SI 90 [ D.25965 ])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110 114 115 116 117

;; basic block 5, loop depth 0, count 0, freq 8000, maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       5 [75.0%]  (FALLTHRU,DFS_BACK)
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 87 90 108 119 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110 114 115 116 117
;; live  gen 	 0 [ax] 17 [flags] 87 90 108 119 120
;; live  kill	 17 [flags]
(code_label 68 34 53 5 4 "" [0 uses])
(note 53 68 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(call_insn 55 54 56 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x2b82f1e2a500 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) tiles.cpp:141 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 56 55 57 5 (set (reg:SI 87 [ D.25966 ])
        (reg:SI 0 ax)) tiles.cpp:141 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 57 56 58 5 (set (reg:SI 119 [ D.25965 ])
        (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))) tiles.cpp:141 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 87 [ D.25966 ])
        (nil)))
(insn 58 57 59 5 (parallel [
            (set (reg:SI 120 [ D.25965 ])
                (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 90 [ D.25965 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 59 58 60 5 (parallel [
            (set (reg:SI 90 [ D.25965 ])
                (ior:SI (reg:SI 119 [ D.25965 ])
                    (reg:SI 120 [ D.25965 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 412 {*iorsi_1}
     (expr_list:REG_DEAD (reg:SI 120 [ D.25965 ])
        (expr_list:REG_DEAD (reg:SI 119 [ D.25965 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 60 59 62 5 (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (reg:SI 90 [ D.25965 ])) tiles.cpp:141 89 {*movsi_internal}
     (nil))
(debug_insn 62 60 63 5 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
(note 63 62 64 5 NOTE_INSN_DELETED)
(insn 64 63 65 5 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (plus:SI (reg:SI 108 [ D.25970 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 108 [ D.25970 ])
                (plus:SI (reg:SI 108 [ D.25970 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) tiles.cpp:140 281 {*addsi_2}
     (nil))
(jump_insn 65 64 71 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) tiles.cpp:140 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 71)
;;  succ:       5 [75.0%]  (FALLTHRU,DFS_BACK)
;;              6 [25.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110 114 115 116 117

;; basic block 6, loop depth 0, count 0, freq 2000, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       5 [25.0%]  (LOOP_EXIT)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(6){ }u34(7){ }u35(16){ }u36(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; lr  def 	 17 [flags] 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117
;; live  gen 	 17 [flags] 91
;; live  kill	 17 [flags]
(code_label 71 65 72 6 3 "" [1 uses])
(note 72 71 74 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 72 75 6 (var_location:SI k (debug_expr:SI D#2)) -1
     (nil))
(insn 75 74 76 6 (parallel [
            (set (reg:DI 91 [ ivtmp.78 ])
                (plus:DI (reg:DI 91 [ ivtmp.78 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 76 75 77 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 91 [ ivtmp.78 ])
            (reg/f:DI 110 [ D.25971 ]))) tiles.cpp:138 8 {*cmpdi_1}
     (expr_list:REG_EQUAL (compare:CCZ (reg:DI 91 [ ivtmp.78 ])
            (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)
                    (const_int 8192 [0x2000]))))
        (nil)))
(jump_insn 77 76 82 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) tiles.cpp:138 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 101 [0x65])
            (nil)))
 -> 82)
;;  succ:       4 [99.0%]  (FALLTHRU,DFS_BACK)
;;              7 [1.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117

;; basic block 7, loop depth 0, count 0, freq 20, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       6 [1.0%]  (LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  gen 	
;; live  kill	
(code_label 82 77 83 7 5 "" [1 uses])
(note 83 82 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 7 (set (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b82f1f7d688 first_call>) [0 first_call+0 S4 A128])
        (const_int 0 [0])) tiles.cpp:143 89 {*movsi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117

;; basic block 8, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 7, next block 9, flags: (RTL)
;;  pred:       2 [50.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 85 84 86 8 2 "" [1 uses])
(note 86 85 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 86 89 8 (var_location:DI sum (const_int 0 [0])) -1
     (nil))
(debug_insn 89 88 90 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 90 89 91 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 115 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:146 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 91 90 92 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 164)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 164)
;;  succ:       9 [91.0%]  (FALLTHRU)
;;              14 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117

;; basic block 9, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       8 [91.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104 105 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  gen 	 104 105 133
;; live  kill	
(note 92 91 35 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 35 92 36 9 (set (reg/v:DI 104 [ sum ])
        (const_int 0 [0])) tiles.cpp:134 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 168 9 (set (reg/v:SI 105 [ i ])
        (const_int 0 [0])) tiles.cpp:146 89 {*movsi_internal}
     (nil))
(insn 168 36 119 9 (set (reg/f:DI 133)
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)) -1
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 116 117 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 116 117 133

;; basic block 10, loop depth 0, count 0, freq 409, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       10 [91.0%]  (FALLTHRU,DFS_BACK)
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u56(6){ }u57(7){ }u58(16){ }u59(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 116 117 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; lr  def 	 17 [flags] 96 99 104 105 121 122 123 124 125 126 128
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 116 117 133
;; live  gen 	 17 [flags] 96 99 104 105 121 122 123 124 125 126 128
;; live  kill	 17 [flags]
(code_label 119 168 93 10 9 "" [0 uses])
(note 93 119 94 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 10 (var_location:DI sum (reg/v:DI 104 [ sum ])) -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI i (reg/v:SI 105 [ i ])) -1
     (nil))
(insn 96 95 97 10 (set (reg:DI 121 [ D.25967 ])
        (sign_extend:DI (reg/v:SI 105 [ i ]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (nil))
(note 97 96 98 10 NOTE_INSN_DELETED)
(insn 98 97 99 10 (set (reg/v:DI 96 [ index ])
        (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 121 [ D.25967 ])
        (nil)))
(debug_insn 99 98 100 10 (var_location:DI index (reg/v:DI 96 [ index ])) tiles.cpp:148 -1
     (nil))
(insn 100 99 101 10 (parallel [
            (set (reg:SI 123 [ D.25966 ])
                (mult:SI (reg/v:SI 117 [ increment ])
                    (reg/v:SI 105 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 101 100 102 10 NOTE_INSN_DELETED)
(insn 102 101 105 10 (set (reg/v:DI 99 [ index ])
        (plus:DI (reg/v:DI 96 [ index ])
            (subreg:DI (reg:SI 123 [ D.25966 ]) 0))) tiles.cpp:149 267 {*leadi}
     (expr_list:REG_DEAD (reg:SI 123 [ D.25966 ])
        (expr_list:REG_DEAD (reg/v:DI 96 [ index ])
            (nil))))
(debug_insn 105 102 106 10 (var_location:DI index (and:DI (plus:DI (sign_extend:DI (reg:SI 123 [ D.25966 ]))
            (reg/v:DI 96 [ index ]))
        (const_int 2047 [0x7ff]))) -1
     (nil))
(note 106 105 107 10 NOTE_INSN_DELETED)
(insn 107 106 109 10 (parallel [
            (set (reg:DI 126 [ index ])
                (and:DI (reg/v:DI 99 [ index ])
                    (const_int 2047 [0x7ff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:155 392 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg/v:DI 99 [ index ])
            (nil))))
(insn 109 107 110 10 (set (reg:DI 128 [ D.25969 ])
        (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 126 [ index ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 133)) [0 rndseq S4 A32]))) tiles.cpp:155 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 126 [ index ])
        (expr_list:REG_EQUAL (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 126 [ index ])
                            (const_int 4 [0x4]))
                        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)) [0 rndseq S4 A32]))
            (nil))))
(insn 110 109 111 10 (parallel [
            (set (reg/v:DI 104 [ sum ])
                (plus:DI (reg/v:DI 104 [ sum ])
                    (reg:DI 128 [ D.25969 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:155 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 128 [ D.25969 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 111 110 112 10 (var_location:DI sum (reg/v:DI 104 [ sum ])) tiles.cpp:155 -1
     (nil))
(insn 112 111 114 10 (parallel [
            (set (reg/v:SI 105 [ i ])
                (plus:SI (reg/v:SI 105 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 114 112 115 10 (var_location:DI sum (reg/v:DI 104 [ sum ])) -1
     (nil))
(debug_insn 115 114 116 10 (var_location:SI i (reg/v:SI 105 [ i ])) -1
     (nil))
(insn 116 115 117 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 115 [ num_ints ])
            (reg/v:SI 105 [ i ]))) tiles.cpp:146 7 {*cmpsi_1}
     (nil))
(jump_insn 117 116 122 10 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 122)
;;  succ:       10 [91.0%]  (FALLTHRU,DFS_BACK)
;;              11 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 116 117 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 116 117 133

;; basic block 11, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 [9.0%]  (LOOP_EXIT)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 116
;; lr  def 	 17 [flags] 107 109 130 131
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 116
;; live  gen 	 17 [flags] 107 109 130 131
;; live  kill	 17 [flags]
(code_label 122 117 123 11 8 "" [1 uses])
(note 123 122 124 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 124 123 125 11 (parallel [
            (set (reg:DI 131)
                (div:DI (reg/v:DI 104 [ sum ])
                    (reg/v:DI 116 [ m ])))
            (set (reg:DI 130 [ D.25969 ])
                (mod:DI (reg/v:DI 104 [ sum ])
                    (reg/v:DI 116 [ m ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:157 367 {*divmoddi4}
     (expr_list:REG_DEAD (reg/v:DI 104 [ sum ])
        (expr_list:REG_UNUSED (reg:DI 131)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 125 124 126 11 (set (reg:SI 109 [ D.25966 ])
        (subreg:SI (reg:DI 130 [ D.25969 ]) 0)) tiles.cpp:157 89 {*movsi_internal}
     (nil))
(insn 126 125 128 11 (set (reg/v:DI 107 [ index ])
        (sign_extend:DI (subreg:SI (reg:DI 130 [ D.25969 ]) 0))) tiles.cpp:157 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 130 [ D.25969 ])
        (nil)))
(debug_insn 128 126 129 11 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
(insn 129 128 130 11 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 107 [ index ])
            (const_int 0 [0]))) tiles.cpp:158 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 130 129 171 11 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 171)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil)))
 -> 171)
;;  succ:       12 [100.0%] 
;;              15 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 116

;; basic block 12, loop depth 0, count 0, freq 409, maybe hot
;;  prev block 11, next block 13, flags: (RTL, MODIFIED)
;;  pred:       11 [100.0%] 
;;              12 [91.0%]  (FALLTHRU,DFS_BACK)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(6){ }u101(7){ }u102(16){ }u103(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; lr  def 	 17 [flags] 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; live  gen 	 17 [flags] 107
;; live  kill	 17 [flags]
(code_label 171 130 170 12 14 "" [1 uses])
(note 170 171 137 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 170 138 12 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
(note 138 137 140 12 NOTE_INSN_DELETED)
(debug_insn 140 138 141 12 (var_location:DI index (plus:DI (reg/v:DI 107 [ index ])
        (reg/v:DI 116 [ m ]))) -1
     (nil))
(insn 141 140 142 12 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:DI (reg/v:DI 107 [ index ])
                        (reg/v:DI 116 [ m ]))
                    (const_int 0 [0])))
            (set (reg/v:DI 107 [ index ])
                (plus:DI (reg/v:DI 107 [ index ])
                    (reg/v:DI 116 [ m ])))
        ]) tiles.cpp:158 282 {*adddi_2}
     (nil))
(jump_insn 142 141 147 12 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 147)
;;  succ:       12 [91.0%]  (FALLTHRU,DFS_BACK)
;;              13 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116

;; basic block 13, loop depth 0, count 0, freq 37, maybe hot
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       12 [9.0%]  (LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u110(6){ }u111(7){ }u112(16){ }u113(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  def 	 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  gen 	 109
;; live  kill	
(code_label 147 142 148 13 11 "" [1 uses])
(note 148 147 149 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 164 13 (set (reg:SI 109 [ D.25966 ])
        (subreg:SI (reg/v:DI 107 [ index ]) 0)) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 107 [ index ])
        (nil)))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109

;; basic block 14, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       8 [9.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u115(6){ }u116(7){ }u117(16){ }u118(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 109
;; live  kill	
(code_label 164 149 163 14 13 "" [1 uses])
(note 163 164 37 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 37 163 150 14 (set (reg:SI 109 [ D.25966 ])
        (const_int 0 [0])) tiles.cpp:146 89 {*movsi_internal}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109

;; basic block 15, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 14, next block 1, flags: (RTL)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              11 (FALLTHRU)
;;              13 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u119(6){ }u120(7){ }u121(16){ }u122(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 150 37 151 15 7 "" [0 uses])
(note 151 150 156 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 156 151 159 15 (set (reg/i:SI 0 ax)
        (reg:SI 109 [ D.25966 ])) tiles.cpp:163 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 109 [ D.25966 ])
        (nil)))
(insn 159 156 0 15 (use (reg/i:SI 0 ax)) tiles.cpp:163 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int, int*, int) (_Z5tilesPiiiPfiS_i, funcdef_no=1061, decl_uid=23639, cgraph_uid=305)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 0
insn_cost 46: 0
insn_cost 47: 4
insn_cost 48: 0
insn_cost 50: 0
insn_cost 51: 4
insn_cost 52: 0
insn_cost 58: 6
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 4
insn_cost 62: 4
insn_cost 63: 4
insn_cost 64: 4
insn_cost 68: 4
insn_cost 69: 4
insn_cost 70: 4
insn_cost 71: 0
insn_cost 79: 0
insn_cost 80: 4
insn_cost 81: 0
insn_cost 87: 4
insn_cost 88: 6
insn_cost 89: 1
insn_cost 90: 4
insn_cost 91: 4
insn_cost 34: 4
insn_cost 216: 6
insn_cost 93: 0
insn_cost 94: 40
insn_cost 95: 4
insn_cost 96: 0
insn_cost 97: 4
insn_cost 99: 4
insn_cost 100: 4
insn_cost 102: 0
insn_cost 103: 4
insn_cost 104: 4
insn_cost 105: 0
insn_cost 112: 4
insn_cost 113: 4
insn_cost 114: 6
insn_cost 117: 4
insn_cost 118: 4
insn_cost 119: 4
insn_cost 120: 0
insn_cost 127: 4
insn_cost 128: 4
insn_cost 129: 6
insn_cost 130: 1
insn_cost 131: 4
insn_cost 132: 4
insn_cost 39: 4
insn_cost 217: 6
insn_cost 137: 0
insn_cost 139: 8
insn_cost 141: 8
insn_cost 142: 4
insn_cost 143: 0
insn_cost 145: 4
insn_cost 146: 0
insn_cost 147: 4
insn_cost 152: 4
insn_cost 153: 4
insn_cost 154: 6
insn_cost 155: 0
insn_cost 156: 4
insn_cost 157: 4
insn_cost 161: 4
insn_cost 163: 4
insn_cost 164: 4
insn_cost 166: 0
insn_cost 167: 4
insn_cost 168: 4
insn_cost 170: 4
insn_cost 171: 0
insn_cost 37: 4
insn_cost 38: 4
insn_cost 173: 4
insn_cost 174: 4
insn_cost 176: 4
insn_cost 177: 4
insn_cost 178: 4
insn_cost 179: 4
insn_cost 180: 0
insn_cost 181: 4
insn_cost 182: 4
insn_cost 183: 4
insn_cost 185: 0
insn_cost 186: 4
insn_cost 187: 4
insn_cost 188: 0
insn_cost 192: 0
insn_cost 193: 0
insn_cost 195: 4
insn_cost 196: 0
insn_cost 35: 4
insn_cost 36: 4
insn_cost 218: 6
insn_cost 219: 6

Trying 30 -> 42:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.26001 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (reg/v:SI 137 [ num_ints ])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 135 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.26001 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (reg/v:SI 137 [ num_ints ])))
        (set (reg/v:SI 135 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 32 -> 42:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.26001 ])
            (plus:SI (reg/v:SI 135 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.26001 ])
            (plus:SI (reg/v:SI 135 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])

Trying 32, 30 -> 42:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.26001 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 135 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.26001 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 135 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 32 -> 42:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.26001 ])
            (plus:SI (reg/v:SI 135 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.26001 ])
            (plus:SI (reg/v:SI 135 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])

Trying 42 -> 43:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 84 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 135 [ num_floats ])
                    (reg/v:SI 137 [ num_ints ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/v:SI 84 [ num_coordinates ])
    (plus:SI (plus:SI (reg/v:SI 135 [ num_floats ])
            (reg/v:SI 137 [ num_ints ]))
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 42.
modifying insn i3    43: r84:SI=r135:SI+r137:SI+0x1
deferring rescan insn with uid = 43.

Trying 32 -> 43:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 84 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 135 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 84 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 135 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])

Trying 30 -> 43:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 84 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (reg/v:SI 137 [ num_ints ]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 135 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 84 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (reg/v:SI 137 [ num_ints ]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 135 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 30, 32 -> 43:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 84 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 135 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 84 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 135 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 32 -> 43:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 84 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 135 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 84 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 135 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])

Trying 47 -> 48:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 137 [ num_ints ])
            (const_int 0 [0]))
        (label_ref 56)
        (pc)))

Trying 51 -> 52:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 135 [ num_floats ])
            (const_int 0 [0]))
        (label_ref 85)
        (pc)))

Trying 59 -> 60:
Failed to match this instruction:
(parallel [
        (set (reg:DI 141 [ D.26004 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 135 [ num_floats ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 141 [ D.26004 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 135 [ num_floats ]))
        (const_int 2 [0x2])))

Trying 60 -> 61:
Failed to match this instruction:
(parallel [
        (set (reg:DI 142 [ D.26008 ])
            (plus:DI (mult:DI (reg:DI 140 [ D.26004 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 142 [ D.26008 ])
    (plus:DI (mult:DI (reg:DI 140 [ D.26004 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 60.
modifying insn i3    61: r142:DI=r140:DI*0x4+0x4
      REG_DEAD r140:DI
deferring rescan insn with uid = 61.

Trying 59 -> 61:
Failed to match this instruction:
(set (reg:DI 142 [ D.26008 ])
    (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 135 [ num_floats ]) 0)
                (const_int 4 [0x4]))
            (const_int 34 [0x22])
            (const_int 0 [0]))
        (const_int 4 [0x4])))

Trying 58 -> 62:
Failed to match this instruction:
(parallel [
        (set (reg:DI 143 [ D.26007 ])
            (plus:DI (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 142 [ D.26008 ]))
                (const_int -176 [0xffffffffffffff50])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 143 [ D.26007 ])
    (plus:DI (plus:DI (reg/f:DI 20 frame)
            (reg:DI 142 [ D.26008 ]))
        (const_int -176 [0xffffffffffffff50])))
deferring deletion of insn with uid = 58.
modifying insn i3    62: r143:DI=frame:DI+r142:DI-0xb0
      REG_DEAD r142:DI
deferring rescan insn with uid = 62.

Trying 61 -> 62:
Successfully matched this instruction:
(set (reg:DI 143 [ D.26007 ])
    (plus:DI (plus:DI (mult:DI (reg:DI 140 [ D.26004 ])
                (const_int 4 [0x4]))
            (reg/f:DI 20 frame))
        (const_int -172 [0xffffffffffffff54])))
deferring deletion of insn with uid = 61.
modifying insn i3    62: r143:DI=r140:DI*0x4+frame:DI-0xac
      REG_DEAD r140:DI
deferring rescan insn with uid = 62.

Trying 59 -> 62:
Failed to match this instruction:
(set (reg:DI 143 [ D.26007 ])
    (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 135 [ num_floats ]) 0)
                    (const_int 4 [0x4]))
                (const_int 34 [0x22])
                (const_int 0 [0]))
            (reg/f:DI 20 frame))
        (const_int -172 [0xffffffffffffff54])))

Trying 63 -> 64:
Failed to match this instruction:
(parallel [
        (set (reg:DI 145 [ D.26004 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 137 [ num_ints ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 145 [ D.26004 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 137 [ num_ints ]))
        (const_int 2 [0x2])))

Trying 80 -> 81:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 132 [ num_tilings ])
            (const_int 0 [0]))
        (label_ref 125)
        (pc)))

Trying 88 -> 89:
Successfully matched this instruction:
(set (reg:DI 152 [ D.26004 ])
    (zero_extend:DI (plus:SI (reg/v:SI 135 [ num_floats ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 88.
modifying insn i3    89: r152:DI=zero_extend(r135:SI-0x1)
deferring rescan insn with uid = 89.

Trying 89 -> 90:
Failed to match this instruction:
(parallel [
        (set (reg:DI 153 [ D.26004 ])
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 135 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 153 [ D.26004 ])
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 135 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 90 -> 91:
Failed to match this instruction:
(parallel [
        (set (reg:DI 99 [ D.26004 ])
            (plus:DI (mult:DI (reg:DI 152 [ D.26004 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 99 [ D.26004 ])
    (plus:DI (mult:DI (reg:DI 152 [ D.26004 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 90.
modifying insn i3    91: r99:DI=r152:DI*0x4+0x4
      REG_DEAD r152:DI
deferring rescan insn with uid = 91.

Trying 89 -> 91:
Failed to match this instruction:
(set (reg:DI 99 [ D.26004 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 135 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 99 -> 100:
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/f:DI 185)
            (reg:DI 115 [ ivtmp.104 ])) [0 MEM[symbol: qstate, index: ivtmp.104_58, offset: 0B]+0 S4 A32])
    (fix:SI (reg:SF 88 [ D.26002 ])))

Trying 103 -> 104:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 115 [ ivtmp.104 ])
                    (const_int 4 [0x4]))
                (reg:DI 99 [ D.26004 ])))
        (set (reg:DI 115 [ ivtmp.104 ])
            (plus:DI (reg:DI 115 [ ivtmp.104 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 115 [ ivtmp.104 ])
                    (const_int 4 [0x4]))
                (reg:DI 99 [ D.26004 ])))
        (set (reg:DI 115 [ ivtmp.104 ])
            (plus:DI (reg:DI 115 [ ivtmp.104 ])
                (const_int 4 [0x4])))
    ])

Trying 104 -> 105:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:DI 115 [ ivtmp.104 ])
            (reg:DI 99 [ D.26004 ]))
        (label_ref 110)
        (pc)))

Trying 103, 104 -> 105:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 115 [ ivtmp.104 ])
                        (const_int 4 [0x4]))
                    (reg:DI 99 [ D.26004 ]))
                (label_ref 110)
                (pc)))
        (set (reg:DI 115 [ ivtmp.104 ])
            (plus:DI (reg:DI 115 [ ivtmp.104 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 115 [ ivtmp.104 ])
                        (const_int 4 [0x4]))
                    (reg:DI 99 [ D.26004 ]))
                (label_ref 110)
                (pc)))
        (set (reg:DI 115 [ ivtmp.104 ])
            (plus:DI (reg:DI 115 [ ivtmp.104 ])
                (const_int 4 [0x4])))
    ])

Trying 112 -> 113:
Failed to match this instruction:
(parallel [
        (set (reg:DI 158 [ D.26004 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 135 [ num_floats ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 158 [ D.26004 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 135 [ num_floats ]))
        (const_int 2 [0x2])))

Trying 118 -> 120:

Trying 129 -> 130:
Successfully matched this instruction:
(set (reg:DI 165 [ D.26004 ])
    (zero_extend:DI (plus:SI (reg/v:SI 135 [ num_floats ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 129.
modifying insn i3   130: r165:DI=zero_extend(r135:SI-0x1)
deferring rescan insn with uid = 130.

Trying 130 -> 131:
Failed to match this instruction:
(parallel [
        (set (reg:DI 166 [ D.26004 ])
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 135 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 166 [ D.26004 ])
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 135 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 131 -> 132:
Failed to match this instruction:
(parallel [
        (set (reg:DI 93 [ D.26004 ])
            (plus:DI (mult:DI (reg:DI 165 [ D.26004 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 93 [ D.26004 ])
    (plus:DI (mult:DI (reg:DI 165 [ D.26004 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 131.
modifying insn i3   132: r93:DI=r165:DI*0x4+0x4
      REG_DEAD r165:DI
deferring rescan insn with uid = 132.

Trying 130 -> 132:
Failed to match this instruction:
(set (reg:DI 93 [ D.26004 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 135 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 139 -> 142:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 185)
                        (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
                (reg:SI 101 [ D.26001 ])))
        (set (reg:SI 100 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 185)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 185)
                        (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
                (reg:SI 101 [ D.26001 ])))
        (set (reg:SI 100 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 185)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])

Trying 141 -> 142:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg:SI 100 [ D.26001 ])
                (mem:SI (plus:DI (reg/f:DI 187)
                        (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])))
        (set (reg:SI 101 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 187)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg:SI 100 [ D.26001 ])
                (mem:SI (plus:DI (reg/f:DI 187)
                        (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])))
        (set (reg:SI 101 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 187)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])

Trying 141, 139 -> 142:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 185)
                        (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
                (mem:SI (plus:DI (reg/f:DI 187)
                        (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])))
        (set (reg:SI 101 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 187)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
        (set (reg:SI 100 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 185)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 185)
                        (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
                (mem:SI (plus:DI (reg/f:DI 187)
                        (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])))
        (set (reg:SI 101 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 187)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
        (set (reg:SI 100 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 185)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])

Trying 142 -> 143:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 100 [ D.26001 ])
            (reg:SI 101 [ D.26001 ]))
        (label_ref 150)
        (pc)))

Trying 139, 142 -> 143:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 185)
                            (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
                    (reg:SI 101 [ D.26001 ]))
                (label_ref 150)
                (pc)))
        (set (reg:SI 100 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 185)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 185)
                            (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
                    (reg:SI 101 [ D.26001 ]))
                (label_ref 150)
                (pc)))
        (set (reg:SI 100 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 185)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 100 [ D.26001 ])
    (mem:SI (plus:DI (reg/f:DI 185)
            (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 185)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
            (reg:SI 101 [ D.26001 ]))
        (label_ref 150)
        (pc)))

Trying 141, 142 -> 143:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 100 [ D.26001 ])
                    (mem:SI (plus:DI (reg/f:DI 187)
                            (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
                (label_ref 150)
                (pc)))
        (set (reg:SI 101 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 187)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 100 [ D.26001 ])
                    (mem:SI (plus:DI (reg/f:DI 187)
                            (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
                (label_ref 150)
                (pc)))
        (set (reg:SI 101 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 187)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 101 [ D.26001 ])
    (mem:SI (plus:DI (reg/f:DI 187)
            (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 100 [ D.26001 ])
            (mem:SI (plus:DI (reg/f:DI 187)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32]))
        (label_ref 150)
        (pc)))

Trying 145 -> 146:
Failed to match this instruction:
(parallel [
        (set (reg:SI 172)
            (div:SI (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ])))
        (set (reg:SI 171 [ D.26001 ])
            (mod:SI (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 172)
            (div:SI (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ])))
        (set (reg:SI 171 [ D.26001 ])
            (mod:SI (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 171 [ D.26001 ])
    (mod:SI (minus:SI (reg:SI 100 [ D.26001 ])
            (reg:SI 101 [ D.26001 ]))
        (reg/v:SI 132 [ num_tilings ])))

Trying 146 -> 147:
Failed to match this instruction:
(parallel [
        (set (reg:SI 104 [ D.26001 ])
            (minus:SI (reg:SI 100 [ D.26001 ])
                (mod:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 104 [ D.26001 ])
    (minus:SI (reg:SI 100 [ D.26001 ])
        (mod:SI (reg:SI 169 [ D.26001 ])
            (reg/v:SI 132 [ num_tilings ]))))

Trying 145, 146 -> 147:
Failed to match this instruction:
(parallel [
        (set (reg:SI 104 [ D.26001 ])
            (minus:SI (reg:SI 100 [ D.26001 ])
                (mod:SI (minus:SI (reg:SI 100 [ D.26001 ])
                        (reg:SI 101 [ D.26001 ]))
                    (reg/v:SI 132 [ num_tilings ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 104 [ D.26001 ])
    (minus:SI (reg:SI 100 [ D.26001 ])
        (mod:SI (minus:SI (reg:SI 100 [ D.26001 ])
                (reg:SI 101 [ D.26001 ]))
            (reg/v:SI 132 [ num_tilings ]))))
Successfully matched this instruction:
(set (reg:SI 171 [ D.26001 ])
    (minus:SI (reg:SI 100 [ D.26001 ])
        (reg:SI 101 [ D.26001 ])))
Failed to match this instruction:
(set (reg:SI 104 [ D.26001 ])
    (minus:SI (reg:SI 100 [ D.26001 ])
        (mod:SI (reg:SI 171 [ D.26001 ])
            (reg/v:SI 132 [ num_tilings ]))))

Trying 153 -> 154:
Failed to match this instruction:
(parallel [
        (set (reg:SI 175 [ D.26001 ])
            (plus:SI (not:SI (reg:SI 100 [ D.26001 ]))
                (reg:SI 101 [ D.26001 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 175 [ D.26001 ])
    (plus:SI (not:SI (reg:SI 100 [ D.26001 ]))
        (reg:SI 101 [ D.26001 ])))

Trying 154 -> 155:
Failed to match this instruction:
(parallel [
        (set (reg:SI 178)
            (div:SI (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 132 [ num_tilings ])))
        (set (reg:SI 177 [ D.26001 ])
            (mod:SI (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 132 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 178)
            (div:SI (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 132 [ num_tilings ])))
        (set (reg:SI 177 [ D.26001 ])
            (mod:SI (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 132 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 177 [ D.26001 ])
    (mod:SI (plus:SI (reg:SI 174 [ D.26001 ])
            (const_int -1 [0xffffffffffffffff]))
        (reg/v:SI 132 [ num_tilings ])))

Trying 153, 154 -> 155:
Failed to match this instruction:
(parallel [
        (set (reg:SI 178)
            (div:SI (plus:SI (not:SI (reg:SI 100 [ D.26001 ]))
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ])))
        (set (reg:SI 177 [ D.26001 ])
            (mod:SI (plus:SI (not:SI (reg:SI 100 [ D.26001 ]))
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 178)
            (div:SI (plus:SI (not:SI (reg:SI 100 [ D.26001 ]))
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ])))
        (set (reg:SI 177 [ D.26001 ])
            (mod:SI (plus:SI (not:SI (reg:SI 100 [ D.26001 ]))
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 177 [ D.26001 ])
    (mod:SI (plus:SI (not:SI (reg:SI 100 [ D.26001 ]))
            (reg:SI 101 [ D.26001 ]))
        (reg/v:SI 132 [ num_tilings ])))
Successfully matched this instruction:
(set (reg:SI 175 [ D.26001 ])
    (not:SI (reg:SI 100 [ D.26001 ])))
Failed to match this instruction:
(set (reg:SI 177 [ D.26001 ])
    (mod:SI (plus:SI (reg:SI 175 [ D.26001 ])
            (reg:SI 101 [ D.26001 ]))
        (reg/v:SI 132 [ num_tilings ])))

Trying 152 -> 156:
Failed to match this instruction:
(parallel [
        (set (reg:SI 179 [ D.26001 ])
            (plus:SI (plus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 177 [ D.26001 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:SI 179 [ D.26001 ])
    (plus:SI (plus:SI (reg:SI 100 [ D.26001 ])
            (reg:SI 177 [ D.26001 ]))
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 152.
modifying insn i3   156: r179:SI=r100:SI+r177:SI+0x1
      REG_DEAD r100:SI
      REG_DEAD r177:SI
deferring rescan insn with uid = 156.

Trying 155 -> 156:
Failed to match this instruction:
(set (reg:SI 179 [ D.26001 ])
    (plus:SI (plus:SI (mod:SI (reg:SI 175 [ D.26001 ])
                (reg/v:SI 132 [ num_tilings ]))
            (reg:SI 100 [ D.26001 ]))
        (const_int 1 [0x1])))

Trying 154, 155 -> 156:
Failed to match this instruction:
(set (reg:SI 179 [ D.26001 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 132 [ num_tilings ]))
            (reg:SI 100 [ D.26001 ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 177 [ D.26001 ])
    (plus:SI (reg:SI 174 [ D.26001 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 179 [ D.26001 ])
    (plus:SI (plus:SI (mod:SI (reg:SI 177 [ D.26001 ])
                (reg/v:SI 132 [ num_tilings ]))
            (reg:SI 100 [ D.26001 ]))
        (const_int 1 [0x1])))

Trying 153, 154, 155 -> 156:
Failed to match this instruction:
(set (reg:SI 179 [ D.26001 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (not:SI (reg:SI 100 [ D.26001 ]))
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ]))
            (reg:SI 100 [ D.26001 ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 177 [ D.26001 ])
    (not:SI (reg:SI 100 [ D.26001 ])))
Failed to match this instruction:
(set (reg:SI 179 [ D.26001 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (reg:SI 177 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ]))
                (reg/v:SI 132 [ num_tilings ]))
            (reg:SI 100 [ D.26001 ]))
        (const_int 1 [0x1])))

Trying 156 -> 157:
Failed to match this instruction:
(parallel [
        (set (reg:SI 104 [ D.26001 ])
            (plus:SI (plus:SI (minus:SI (reg:SI 100 [ D.26001 ])
                        (reg/v:SI 132 [ num_tilings ]))
                    (reg:SI 177 [ D.26001 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 104 [ D.26001 ])
    (plus:SI (plus:SI (minus:SI (reg:SI 100 [ D.26001 ])
                (reg/v:SI 132 [ num_tilings ]))
            (reg:SI 177 [ D.26001 ]))
        (const_int 1 [0x1])))

Trying 155, 156 -> 157:
Failed to match this instruction:
(parallel [
        (set (reg:SI 104 [ D.26001 ])
            (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 175 [ D.26001 ])
                            (reg/v:SI 132 [ num_tilings ]))
                        (reg:SI 100 [ D.26001 ]))
                    (reg/v:SI 132 [ num_tilings ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 104 [ D.26001 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ]))
                (reg:SI 100 [ D.26001 ]))
            (reg/v:SI 132 [ num_tilings ]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 179 [ D.26001 ])
    (mod:SI (reg:SI 175 [ D.26001 ])
        (reg/v:SI 132 [ num_tilings ])))

Trying 154, 155, 156 -> 157:
Failed to match this instruction:
(parallel [
        (set (reg:SI 104 [ D.26001 ])
            (plus:SI (minus:SI (plus:SI (mod:SI (plus:SI (reg:SI 174 [ D.26001 ])
                                (const_int -1 [0xffffffffffffffff]))
                            (reg/v:SI 132 [ num_tilings ]))
                        (reg:SI 100 [ D.26001 ]))
                    (reg/v:SI 132 [ num_tilings ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 104 [ D.26001 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (plus:SI (reg:SI 174 [ D.26001 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (reg/v:SI 132 [ num_tilings ]))
                (reg:SI 100 [ D.26001 ]))
            (reg/v:SI 132 [ num_tilings ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 179 [ D.26001 ])
    (plus:SI (reg:SI 174 [ D.26001 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 104 [ D.26001 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 179 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ]))
                (reg:SI 100 [ D.26001 ]))
            (reg/v:SI 132 [ num_tilings ]))
        (const_int 1 [0x1])))

Trying 163 -> 164:
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg/f:DI 187)
                    (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
            (plus:SI (reg:SI 101 [ D.26001 ])
                (reg:SI 94 [ ivtmp.93 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/f:DI 187)
            (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
    (plus:SI (reg:SI 101 [ D.26001 ])
        (reg:SI 94 [ ivtmp.93 ])))

Trying 167 -> 170:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 85 [ ivtmp.87 ])
                    (const_int 4 [0x4]))
                (reg:DI 93 [ D.26004 ])))
        (set (reg:DI 85 [ ivtmp.87 ])
            (plus:DI (reg:DI 85 [ ivtmp.87 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 85 [ ivtmp.87 ])
                    (const_int 4 [0x4]))
                (reg:DI 93 [ D.26004 ])))
        (set (reg:DI 85 [ ivtmp.87 ])
            (plus:DI (reg:DI 85 [ ivtmp.87 ])
                (const_int 4 [0x4])))
    ])

Trying 170 -> 171:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 85 [ ivtmp.87 ])
            (reg:DI 93 [ D.26004 ]))
        (label_ref:DI 198)
        (pc)))

Trying 167, 170 -> 171:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 85 [ ivtmp.87 ])
                        (const_int 4 [0x4]))
                    (reg:DI 93 [ D.26004 ]))
                (label_ref:DI 198)
                (pc)))
        (set (reg:DI 85 [ ivtmp.87 ])
            (plus:DI (reg:DI 85 [ ivtmp.87 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 85 [ ivtmp.87 ])
                        (const_int 4 [0x4]))
                    (reg:DI 93 [ D.26004 ]))
                (label_ref:DI 198)
                (pc)))
        (set (reg:DI 85 [ ivtmp.87 ])
            (plus:DI (reg:DI 85 [ ivtmp.87 ])
                (const_int 4 [0x4])))
    ])

Trying 173 -> 174:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 120 [ num_floats ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
    (reg/v:SI 119 [ j ]))

Trying 176 -> 180:

Trying 183 -> 187:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 119 [ j ])
                    (const_int 1 [0x1]))
                (reg/v:SI 132 [ num_tilings ])))
        (set (reg/v:SI 119 [ j ])
            (plus:SI (reg/v:SI 119 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 119 [ j ])
                    (const_int 1 [0x1]))
                (reg/v:SI 132 [ num_tilings ])))
        (set (reg/v:SI 119 [ j ])
            (plus:SI (reg/v:SI 119 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 187 -> 188:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 119 [ j ])
            (reg/v:SI 132 [ num_tilings ]))
        (label_ref:DI 203)
        (pc)))

Trying 183, 187 -> 188:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 119 [ j ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 132 [ num_tilings ]))
                (label_ref:DI 203)
                (pc)))
        (set (reg/v:SI 119 [ j ])
            (plus:SI (reg/v:SI 119 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 119 [ j ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 132 [ num_tilings ]))
                (label_ref:DI 203)
                (pc)))
        (set (reg/v:SI 119 [ j ])
            (plus:SI (reg/v:SI 119 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 195 -> 196:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 135 [ num_floats ])
            (const_int 0 [0]))
        (label_ref:DI 209)
        (pc)))
starting the processing of deferred insns
deleting insn with uid = 42.
deleting insn with uid = 58.
deleting insn with uid = 60.
deleting insn with uid = 61.
deleting insn with uid = 88.
deleting insn with uid = 90.
deleting insn with uid = 129.
deleting insn with uid = 131.
deleting insn with uid = 152.
rescanning insn with uid = 43.
deleting insn with uid = 43.
rescanning insn with uid = 62.
deleting insn with uid = 62.
rescanning insn with uid = 89.
deleting insn with uid = 89.
rescanning insn with uid = 91.
deleting insn with uid = 91.
rescanning insn with uid = 130.
deleting insn with uid = 130.
rescanning insn with uid = 132.
deleting insn with uid = 132.
rescanning insn with uid = 156.
deleting insn with uid = 156.
ending the processing of deferred insns


void tiles(int*, int, int, float*, int, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,19u} r7={1d,23u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,19u,1e} r17={28d,8u} r18={4d} r19={4d} r20={1d,26u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r84={1d,2u} r85={2d,6u} r88={1d,1u} r93={1d,1u} r94={2d,2u} r99={1d,1u} r100={1d,5u} r101={1d,4u} r104={2d,1u} r114={2d,2u} r115={2d,4u} r118={1d,1u} r119={2d,5u} r120={2d,1u} r121={1d,1u} r125={1d,1u} r131={1d,1u} r132={1d,8u} r133={1d,1u} r134={1d,1u} r135={1d,8u} r136={1d,1u} r137={1d,3u} r140={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r165={1d,1u} r169={1d,2u} r171={1d,1u} r172={1d} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d} r179={1d,1u} r182={1d,1u} r183={1d,1u} r185={2d,2u} r186={1d,2u} r187={2d,3u} 
;;    total ref usage 490{285d,202u,3e} in 100{96 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 84 131 132 133 134 135 136 137 138
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 17 [flags] 84 131 132 133 134 135 136 137 138
;; live  kill	 17 [flags]
(note 40 0 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 26 40 27 2 (set (reg/v/f:DI 131 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 27 26 28 2 (set (reg/v:SI 132 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 28 27 29 2 (set (reg/v:SI 133 [ memory_size ])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory_size ])
        (nil)))
(insn 29 28 30 2 (set (reg/v/f:DI 134 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 30 29 31 2 (set (reg/v:SI 135 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 31 30 32 2 (set (reg/v/f:DI 136 [ ints ])
        (reg:DI 38 r9 [ ints ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ ints ])
        (nil)))
(insn 32 31 33 2 (set (reg/v:SI 137 [ num_ints ])
        (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])
        (nil)))
(note 33 32 42 2 NOTE_INSN_FUNCTION_BEG)
(note 42 33 43 2 NOTE_INSN_DELETED)
(insn 43 42 44 2 (set (reg/v:SI 84 [ num_coordinates ])
        (plus:SI (plus:SI (reg/v:SI 135 [ num_floats ])
                (reg/v:SI 137 [ num_ints ]))
            (const_int 1 [0x1]))) tiles.cpp:42 266 {*leasi}
     (nil))
(debug_insn 44 43 46 2 (var_location:SI num_coordinates (reg/v:SI 84 [ num_coordinates ])) tiles.cpp:42 -1
     (nil))
(debug_insn 46 44 47 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 47 46 48 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 137 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:44 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 48 47 74 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) tiles.cpp:44 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 56)
;;  succ:       4 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135 136 137
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135 136 137

;; basic block 3, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 74 48 49 3 21 "" [0 uses])
(note 49 74 50 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 51 50 52 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 135 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:47 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 52 51 56 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 85)
;;  succ:       6 [95.2%] 
;;              5 [4.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135

;; basic block 4, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       2 [97.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135 136 137
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 136 137
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 140 141 142 143 144 145 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135 136 137
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 140 141 142 143 144 145 186
;; live  kill	 17 [flags]
(code_label 56 52 57 4 18 "" [1 uses])
(note 57 56 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 58 57 59 4 NOTE_INSN_DELETED)
(insn 59 58 60 4 (set (reg:DI 140 [ D.26004 ])
        (sign_extend:DI (reg/v:SI 135 [ num_floats ]))) tiles.cpp:44 149 {*extendsidi2_rex64}
     (nil))
(note 60 59 61 4 NOTE_INSN_DELETED)
(note 61 60 62 4 NOTE_INSN_DELETED)
(insn 62 61 63 4 (set (reg:DI 143 [ D.26007 ])
        (plus:DI (plus:DI (mult:DI (reg:DI 140 [ D.26004 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -172 [0xffffffffffffff54]))) tiles.cpp:44 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 140 [ D.26004 ])
        (nil)))
(insn 63 62 64 4 (set (reg:DI 144 [ D.26004 ])
        (sign_extend:DI (reg/v:SI 137 [ num_ints ]))) tiles.cpp:44 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 137 [ num_ints ])
        (nil)))
(insn 64 63 68 4 (parallel [
            (set (reg:DI 145 [ D.26004 ])
                (ashift:DI (reg:DI 144 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 144 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 68 64 69 4 (set (reg:DI 1 dx)
        (reg:DI 145 [ D.26004 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 145 [ D.26004 ])
        (nil)))
(insn 69 68 70 4 (set (reg:DI 4 si)
        (reg/v/f:DI 136 [ ints ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 136 [ ints ])
        (nil)))
(insn 70 69 71 4 (set (reg:DI 5 di)
        (reg:DI 143 [ D.26007 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 143 [ D.26007 ])
        (nil)))
(call_insn 71 70 77 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b82f20da500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135

;; basic block 5, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 77 71 78 5 20 "" [0 uses])
(note 78 77 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 5 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 80 79 81 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 132 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 81 80 85 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 125)
;;  succ:       9 [91.0%] 
;;              19 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135

;; basic block 6, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       3 [95.2%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 135
;; lr  def 	 17 [flags] 99 115 125 151 152 153 185
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; live  gen 	 99 115 125 151 152 153 185
;; live  kill	 17 [flags]
(code_label 85 81 86 6 19 "" [1 uses])
(note 86 85 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 6 (set (reg:SF 125 [ D.26002 ])
        (float:SF (reg/v:SI 132 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(note 88 87 89 6 NOTE_INSN_DELETED)
(insn 89 88 90 6 (set (reg:DI 152 [ D.26004 ])
        (zero_extend:DI (plus:SI (reg/v:SI 135 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 90 89 91 6 NOTE_INSN_DELETED)
(insn 91 90 34 6 (set (reg:DI 99 [ D.26004 ])
        (plus:DI (mult:DI (reg:DI 152 [ D.26004 ])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 152 [ D.26004 ])
        (nil)))
(insn 34 91 216 6 (set (reg:DI 115 [ ivtmp.104 ])
        (const_int 0 [0])) tiles.cpp:47 87 {*movdi_internal_rex64}
     (nil))
(insn 216 34 107 6 (set (reg/f:DI 185)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 99 115 125 131 132 133 134 135 185
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 99 115 125 131 132 133 134 135 185

;; basic block 7, loop depth 0, count 0, freq 942, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       7 [95.2%]  (FALLTHRU,DFS_BACK)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 99 115 125 131 132 133 134 135 185
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 88 115 154 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 99 115 125 131 132 133 134 135 185
;; live  gen 	 17 [flags] 21 [xmm0] 88 115 154 156
;; live  kill	 17 [flags]
(code_label 107 216 92 7 25 "" [0 uses])
(note 92 107 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 94 93 95 7 (set (reg:SF 154 [ D.26002 ])
        (mult:SF (reg:SF 125 [ D.26002 ])
            (mem:SF (plus:DI (reg/v/f:DI 134 [ floats ])
                    (reg:DI 115 [ ivtmp.104 ])) [0 MEM[base: floats_26(D), index: ivtmp.104_58, offset: 0B]+0 S4 A32]))) tiles.cpp:48 777 {*fop_sf_comm_sse}
     (nil))
(insn 95 94 96 7 (set (reg:SF 21 xmm0)
        (reg:SF 154 [ D.26002 ])) tiles.cpp:48 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 154 [ D.26002 ])
        (nil)))
(call_insn/u 96 95 97 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:48 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 97 96 99 7 (set (reg:SF 88 [ D.26002 ])
        (reg:SF 21 xmm0)) tiles.cpp:48 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
(insn 99 97 100 7 (set (reg:SI 156)
        (fix:SI (reg:SF 88 [ D.26002 ]))) tiles.cpp:48 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 88 [ D.26002 ])
        (nil)))
(insn 100 99 102 7 (set (mem:SI (plus:DI (reg/f:DI 185)
                (reg:DI 115 [ ivtmp.104 ])) [0 MEM[symbol: qstate, index: ivtmp.104_58, offset: 0B]+0 S4 A32])
        (reg:SI 156)) tiles.cpp:48 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 102 100 103 7 (var_location:SI i (debug_expr:SI D#6)) -1
     (nil))
(insn 103 102 104 7 (parallel [
            (set (reg:DI 115 [ ivtmp.104 ])
                (plus:DI (reg:DI 115 [ ivtmp.104 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 104 103 105 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 115 [ ivtmp.104 ])
            (reg:DI 99 [ D.26004 ]))) tiles.cpp:47 8 {*cmpdi_1}
     (nil))
(jump_insn 105 104 110 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 110)
;;  succ:       7 [95.2%]  (FALLTHRU,DFS_BACK)
;;              8 [4.8%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 99 115 125 131 132 133 134 135 185
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 99 115 125 131 132 133 134 135 185

;; basic block 8, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 7, next block 9, flags: (RTL)
;;  pred:       7 [4.8%]  (LOOP_EXIT)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(6){ }u79(7){ }u80(16){ }u81(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 157 158 187
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 157 158 187
;; live  kill	 17 [flags]
(code_label 110 105 111 8 24 "" [1 uses])
(note 111 110 112 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 8 (set (reg:DI 157 [ D.26004 ])
        (sign_extend:DI (reg/v:SI 135 [ num_floats ]))) tiles.cpp:49 149 {*extendsidi2_rex64}
     (nil))
(insn 113 112 114 8 (parallel [
            (set (reg:DI 158 [ D.26004 ])
                (ashift:DI (reg:DI 157 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:49 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 114 113 117 8 (parallel [
            (set (reg/f:DI 187)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 117 114 118 8 (set (reg:DI 1 dx)
        (reg:DI 158 [ D.26004 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 158 [ D.26004 ])
        (nil)))
(insn 118 117 119 8 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 119 118 120 8 (set (reg:DI 5 di)
        (reg/f:DI 187)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 187)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00]))
            (nil))))
(call_insn 120 119 125 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b82f20da600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135

;; basic block 9, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       5 [91.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u92(6){ }u93(7){ }u94(16){ }u95(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131 133 135
;; lr  def 	 17 [flags] 93 114 119 121 164 165 166 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  gen 	 93 114 119 121 164 165 166 186
;; live  kill	 17 [flags]
(code_label 125 120 126 9 22 "" [1 uses])
(note 126 125 127 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 128 9 (set (reg:DI 121 [ D.26006 ])
        (sign_extend:DI (reg/v:SI 133 [ memory_size ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 133 [ memory_size ])
        (nil)))
(insn 128 127 129 9 (set (reg:DI 114 [ ivtmp.98 ])
        (reg/v/f:DI 131 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 131 [ the_tiles ])
        (nil)))
(note 129 128 130 9 NOTE_INSN_DELETED)
(insn 130 129 131 9 (set (reg:DI 165 [ D.26004 ])
        (zero_extend:DI (plus:SI (reg/v:SI 135 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 131 130 132 9 NOTE_INSN_DELETED)
(insn 132 131 39 9 (set (reg:DI 93 [ D.26004 ])
        (plus:DI (mult:DI (reg:DI 165 [ D.26004 ])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 165 [ D.26004 ])
        (nil)))
(insn 39 132 217 9 (set (reg/v:SI 119 [ j ])
        (const_int 0 [0])) tiles.cpp:53 89 {*movsi_internal}
     (nil))
(insn 217 39 198 9 (set (reg/f:DI 186)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))) 267 {*leadi}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186

;; basic block 10, loop depth 0, count 0, freq 9524, maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       13 [95.2%]  (DFS_BACK)
;;              18 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u103(6){ }u104(7){ }u105(16){ }u106(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 185 187
;; lr  def 	 17 [flags] 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; live  gen 	 17 [flags] 100 101
;; live  kill	
(code_label 198 217 136 10 31 "" [1 uses])
(note 136 198 137 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 139 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 139 137 141 10 (set (reg:SI 100 [ D.26001 ])
        (mem:SI (plus:DI (reg/f:DI 185)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 141 139 142 10 (set (reg:SI 101 [ D.26001 ])
        (mem:SI (plus:DI (reg/f:DI 187)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 142 141 143 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 100 [ D.26001 ])
            (reg:SI 101 [ D.26001 ]))) tiles.cpp:59 7 {*cmpsi_1}
     (nil))
(jump_insn 143 142 144 10 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) tiles.cpp:59 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 150)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              12 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187

;; basic block 11, loop depth 0, count 0, freq 4762, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u114(6){ }u115(7){ }u116(16){ }u117(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 132
;; lr  def 	 17 [flags] 104 169 171 172
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; live  gen 	 104 169 171 172
;; live  kill	 17 [flags]
(note 144 143 145 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 146 11 (parallel [
            (set (reg:SI 169 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 146 145 147 11 (parallel [
            (set (reg:SI 172)
                (div:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 171 [ D.26001 ])
                (mod:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 169 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:SI 172)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 147 146 150 11 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 171 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 171 [ D.26001 ])
        (expr_list:REG_DEAD (reg:SI 100 [ D.26001 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187

;; basic block 12, loop depth 0, count 0, freq 4762, maybe hot
;;  prev block 11, next block 13, flags: (RTL, MODIFIED)
;;  pred:       10 [50.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 132
;; lr  def 	 17 [flags] 104 173 174 175 177 178 179
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; live  gen 	 104 173 174 175 177 178 179
;; live  kill	 17 [flags]
(code_label 150 147 151 12 27 "" [1 uses])
(note 151 150 152 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 152 151 153 12 NOTE_INSN_DELETED)
(insn 153 152 154 12 (parallel [
            (set (reg:SI 174 [ D.26001 ])
                (minus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 100 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 154 153 155 12 (parallel [
            (set (reg:SI 175 [ D.26001 ])
                (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 174 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 155 154 156 12 (parallel [
            (set (reg:SI 178)
                (div:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 177 [ D.26001 ])
                (mod:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 175 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:SI 178)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 156 155 157 12 (set (reg:SI 179 [ D.26001 ])
        (plus:SI (plus:SI (reg:SI 100 [ D.26001 ])
                (reg:SI 177 [ D.26001 ]))
            (const_int 1 [0x1]))) tiles.cpp:62 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 100 [ D.26001 ])
        (expr_list:REG_DEAD (reg:SI 177 [ D.26001 ])
            (nil))))
(insn 157 156 158 12 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 179 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 179 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187

;; basic block 13, loop depth 0, count 0, freq 9524, maybe hot
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u142(6){ }u143(7){ }u144(16){ }u145(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 101 104 186 187
;; lr  def 	 17 [flags] 85 94 182
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; live  gen 	 17 [flags] 85 94 182
;; live  kill	 17 [flags]
(code_label 158 157 159 13 28 "" [0 uses])
(note 159 158 161 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 161 159 163 13 (set (mem:SI (plus:DI (reg/f:DI 186)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: coordinates, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 104 [ D.26001 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 104 [ D.26001 ])
        (nil)))
(insn 163 161 164 13 (parallel [
            (set (reg:SI 182)
                (plus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 94 [ ivtmp.93 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:65 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 101 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 164 163 166 13 (set (mem:SI (plus:DI (reg/f:DI 187)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 182)) tiles.cpp:65 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(debug_insn 166 164 167 13 (var_location:SI i (debug_expr:SI D#5)) -1
     (nil))
(insn 167 166 168 13 (parallel [
            (set (reg:DI 85 [ ivtmp.87 ])
                (plus:DI (reg:DI 85 [ ivtmp.87 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 168 167 170 13 (parallel [
            (set (reg:SI 94 [ ivtmp.93 ])
                (plus:SI (reg:SI 94 [ ivtmp.93 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 170 168 171 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 85 [ ivtmp.87 ])
            (reg:DI 93 [ D.26004 ]))) tiles.cpp:56 8 {*cmpdi_1}
     (nil))
(jump_insn 171 170 205 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 198)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 198)
;;  succ:       10 [95.2%]  (DFS_BACK)
;;              14 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187

;; basic block 14, loop depth 0, count 0, freq 453, maybe hot
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       13 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u159(6){ }u160(7){ }u161(16){ }u162(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  gen 	 120
;; live  kill	
(note 205 171 37 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 37 205 209 14 (set (reg/v:SI 120 [ num_floats ])
        (reg/v:SI 135 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186

;; basic block 15, loop depth 0, count 0, freq 23, maybe hot
;;  prev block 14, next block 16, flags: (RTL)
;;  pred:       17 [4.8%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u164(6){ }u165(7){ }u166(16){ }u167(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  gen 	 120
;; live  kill	
(code_label 209 37 208 15 32 "" [1 uses])
(note 208 209 38 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 38 208 194 15 (set (reg/v:SI 120 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186

;; basic block 16, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 15, next block 17, flags: (RTL)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u168(6){ }u169(7){ }u170(16){ }u171(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 114 119 120 121 132 186
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 114 118 119 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 114 118 119 183
;; live  kill	 17 [flags]
(code_label 194 38 172 16 30 "" [0 uses])
(note 172 194 173 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 16 (set (reg:DI 183 [ num_floats ])
        (sign_extend:DI (reg/v:SI 120 [ num_floats ]))) tiles.cpp:68 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 120 [ num_floats ])
        (nil)))
(insn 174 173 176 16 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 183 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 119 [ j ])) tiles.cpp:68 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 183 [ num_floats ])
        (nil)))
(insn 176 174 177 16 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 177 176 178 16 (set (reg:DI 1 dx)
        (reg:DI 121 [ D.26006 ])) tiles.cpp:70 87 {*movdi_internal_rex64}
     (nil))
(insn 178 177 179 16 (set (reg:SI 4 si)
        (reg/v:SI 84 [ num_coordinates ])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 179 178 180 16 (set (reg:DI 5 di)
        (reg/f:DI 186)) tiles.cpp:70 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 180 179 181 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:70 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 181 180 182 16 (set (reg:SI 118 [ D.26001 ])
        (reg:SI 0 ax)) tiles.cpp:70 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 182 181 183 16 (set (mem:SI (reg:DI 114 [ ivtmp.98 ]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 118 [ D.26001 ])) tiles.cpp:70 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 118 [ D.26001 ])
        (nil)))
(insn 183 182 185 16 (parallel [
            (set (reg/v:SI 119 [ j ])
                (plus:SI (reg/v:SI 119 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:53 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 185 183 186 16 (var_location:SI j (reg/v:SI 119 [ j ])) -1
     (nil))
(insn 186 185 187 16 (parallel [
            (set (reg:DI 114 [ ivtmp.98 ])
                (plus:DI (reg:DI 114 [ ivtmp.98 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 187 186 188 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 119 [ j ])
            (reg/v:SI 132 [ num_tilings ]))) tiles.cpp:53 7 {*cmpsi_1}
     (nil))
(jump_insn 188 187 190 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 203)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 203)
;;  succ:       17 [91.0%]  (FALLTHRU,DFS_BACK)
;;              19 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186

;; basic block 17, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 16, next block 18, flags: (RTL)
;;  pred:       16 [91.0%]  (FALLTHRU,DFS_BACK)
;;              9 [100.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u194(6){ }u195(7){ }u196(16){ }u197(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 190 188 191 17 26 "" [0 uses])
(note 191 190 192 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 192 191 193 17 (var_location:SI j (reg/v:SI 119 [ j ])) -1
     (nil))
(debug_insn 193 192 195 17 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 195 193 196 17 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 135 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:56 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 196 195 197 17 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 209)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 209)
;;  succ:       18 [95.2%]  (FALLTHRU)
;;              15 [4.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186

;; basic block 18, loop depth 0, count 0, freq 453, maybe hot
;;  prev block 17, next block 19, flags: (RTL)
;;  pred:       17 [95.2%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 85 94 185 187
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  gen 	 85 94 185 187
;; live  kill	
(note 197 196 35 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 35 197 36 18 (set (reg:SI 94 [ ivtmp.93 ])
        (const_int 1 [0x1])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
(insn 36 35 218 18 (set (reg:DI 85 [ ivtmp.87 ])
        (const_int 0 [0])) tiles.cpp:56 87 {*movdi_internal_rex64}
     (nil))
(insn 218 36 219 18 (set (reg/f:DI 185)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
(insn 219 218 203 18 (set (reg/f:DI 187)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))) 267 {*leadi}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187

;; basic block 19, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 18, next block 1, flags: (RTL)
;;  pred:       16 [9.0%]  (LOOP_EXIT)
;;              5 [9.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u207(6){ }u208(7){ }u209(16){ }u210(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 203 219 204 19 17 "" [1 uses])
(note 204 203 0 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int hash(int*, int, collision_table*) (_Z4hashPiiP15collision_table, funcdef_no=1064, decl_uid=23703, cgraph_uid=308)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 134: 0
insn_cost 14: 4
insn_cost 15: 0
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 8
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 0
insn_cost 32: 12
insn_cost 37: 6
insn_cost 38: 0
insn_cost 40: 12
insn_cost 41: 4
insn_cost 46: 12
insn_cost 47: 0
insn_cost 49: 12
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 4
insn_cost 57: 4
insn_cost 58: 0
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 4
insn_cost 62: 4
insn_cost 63: 0
insn_cost 64: 0
insn_cost 65: 8
insn_cost 66: 4
insn_cost 67: 4
insn_cost 71: 0
insn_cost 72: 3
insn_cost 73: 4
insn_cost 74: 4
insn_cost 75: 0
insn_cost 76: 4
insn_cost 77: 0
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 8
insn_cost 83: 4
insn_cost 84: 4
insn_cost 85: 4
insn_cost 86: 0
insn_cost 88: 4
insn_cost 89: 6
insn_cost 90: 0
insn_cost 92: 4
insn_cost 131: 4
insn_cost 100: 0
insn_cost 101: 0
insn_cost 102: 4
insn_cost 104: 4
insn_cost 105: 0
insn_cost 133: 0
insn_cost 107: 4
insn_cost 108: 0
insn_cost 110: 4
insn_cost 111: 4
insn_cost 112: 0
insn_cost 119: 0
insn_cost 124: 4
insn_cost 127: 0

Trying 9 -> 13:

Trying 10 -> 13:

Trying 10, 9 -> 13:

Trying 16 -> 20:

Trying 17 -> 20:

Trying 17, 16 -> 20:

Trying 24 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:DI 102 [ D.26027 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 59 [ j ]))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 115 [ D.26024 ])
            (sign_extend:DI (reg/v:SI 59 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 102 [ D.26027 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 59 [ j ]))
                (const_int 3 [0x3])))
        (set (reg:DI 115 [ D.26024 ])
            (sign_extend:DI (reg/v:SI 59 [ j ])))
    ])

Trying 25 -> 27:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 103 [ ct_7(D)->data ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/f:DI 68 [ D.26026 ])
    (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
            (const_int 8 [0x8]))
        (reg/f:DI 103 [ ct_7(D)->data ])))
deferring deletion of insn with uid = 25.
modifying insn i3    27: r68:DI=r115:DI*0x8+r103:DI
      REG_DEAD r103:DI
deferring rescan insn with uid = 27.

Trying 24 -> 27:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 59 [ j ]) 0)
                        (const_int 8 [0x8]))
                    (const_int 35 [0x23])
                    (const_int 0 [0]))
                (reg/f:DI 103 [ ct_7(D)->data ])))
        (set (reg:DI 115 [ D.26024 ])
            (sign_extend:DI (reg/v:SI 59 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 59 [ j ]) 0)
                        (const_int 8 [0x8]))
                    (const_int 35 [0x23])
                    (const_int 0 [0]))
                (reg/f:DI 103 [ ct_7(D)->data ])))
        (set (reg:DI 115 [ D.26024 ])
            (sign_extend:DI (reg/v:SI 59 [ j ])))
    ])

Trying 26 -> 27:
Failed to match this instruction:
(set (reg/f:DI 68 [ D.26026 ])
    (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
            (const_int 8 [0x8]))
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))

Trying 26, 24 -> 27:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 59 [ j ]) 0)
                        (const_int 8 [0x8]))
                    (const_int 35 [0x23])
                    (const_int 0 [0]))
                (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))
        (set (reg:DI 115 [ D.26024 ])
            (sign_extend:DI (reg/v:SI 59 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 59 [ j ]) 0)
                        (const_int 8 [0x8]))
                    (const_int 35 [0x23])
                    (const_int 0 [0]))
                (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))
        (set (reg:DI 115 [ D.26024 ])
            (sign_extend:DI (reg/v:SI 59 [ j ])))
    ])
Successfully matched this instruction:
(set (reg:DI 115 [ D.26024 ])
    (sign_extend:DI (reg/v:SI 59 [ j ])))
Failed to match this instruction:
(set (reg/f:DI 68 [ D.26026 ])
    (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 59 [ j ]) 0)
                (const_int 8 [0x8]))
            (const_int 35 [0x23])
            (const_int 0 [0]))
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))

Trying 27 -> 28:
Failed to match this instruction:
(parallel [
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 103 [ ct_7(D)->data ])) [0 *_22+0 S8 A64]))
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 103 [ ct_7(D)->data ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 103 [ ct_7(D)->data ])) [0 *_22+0 S8 A64]))
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 103 [ ct_7(D)->data ])))
    ])

Trying 24, 27 -> 28:
Failed to match this instruction:
(parallel [
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 59 [ j ]) 0)
                            (const_int 8 [0x8]))
                        (const_int 35 [0x23])
                        (const_int 0 [0]))
                    (reg/f:DI 103 [ ct_7(D)->data ])) [0 *_22+0 S8 A64]))
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 59 [ j ]) 0)
                        (const_int 8 [0x8]))
                    (const_int 35 [0x23])
                    (const_int 0 [0]))
                (reg/f:DI 103 [ ct_7(D)->data ])))
        (set (reg:DI 115 [ D.26024 ])
            (sign_extend:DI (reg/v:SI 59 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 59 [ j ]) 0)
                            (const_int 8 [0x8]))
                        (const_int 35 [0x23])
                        (const_int 0 [0]))
                    (reg/f:DI 103 [ ct_7(D)->data ])) [0 *_22+0 S8 A64]))
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 59 [ j ]) 0)
                        (const_int 8 [0x8]))
                    (const_int 35 [0x23])
                    (const_int 0 [0]))
                (reg/f:DI 103 [ ct_7(D)->data ])))
        (set (reg:DI 115 [ D.26024 ])
            (sign_extend:DI (reg/v:SI 59 [ j ])))
    ])

Trying 26, 27 -> 28:
Failed to match this instruction:
(parallel [
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                        (const_int 8 [0x8]))
                    (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) [0 *_22+0 S8 A64]))
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                    (const_int 8 [0x8]))
                (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                        (const_int 8 [0x8]))
                    (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) [0 *_22+0 S8 A64]))
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                    (const_int 8 [0x8]))
                (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))
    ])
Failed to match this instruction:
(set (reg/f:DI 68 [ D.26026 ])
    (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
            (const_int 8 [0x8]))
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))

Trying 22 -> 29:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (sign_extend:DI (reg:SI 63 [ D.26025 ]))
                (reg:DI 69 [ D.26024 ])))
        (set (reg/v:DI 64 [ ccheck ])
            (sign_extend:DI (reg:SI 63 [ D.26025 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (sign_extend:DI (reg:SI 63 [ D.26025 ]))
                (reg:DI 69 [ D.26024 ])))
        (set (reg/v:DI 64 [ ccheck ])
            (sign_extend:DI (reg:SI 63 [ D.26025 ])))
    ])

Trying 28 -> 29:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])
                (reg/v:DI 64 [ ccheck ])))
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])
                (reg/v:DI 64 [ ccheck ])))
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64]))
    ])

Trying 27, 28 -> 29:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem:DI (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 103 [ ct_7(D)->data ])) [0 *_22+0 S8 A64])
                (reg/v:DI 64 [ ccheck ])))
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 103 [ ct_7(D)->data ])) [0 *_22+0 S8 A64]))
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 103 [ ct_7(D)->data ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem:DI (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 103 [ ct_7(D)->data ])) [0 *_22+0 S8 A64])
                (reg/v:DI 64 [ ccheck ])))
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 103 [ ct_7(D)->data ])) [0 *_22+0 S8 A64]))
        (set (reg/f:DI 68 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 103 [ ct_7(D)->data ])))
    ])

Trying 28, 22 -> 29:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (sign_extend:DI (reg:SI 63 [ D.26025 ]))
                (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])))
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64]))
        (set (reg/v:DI 64 [ ccheck ])
            (sign_extend:DI (reg:SI 63 [ D.26025 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (sign_extend:DI (reg:SI 63 [ D.26025 ]))
                (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])))
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64]))
        (set (reg/v:DI 64 [ ccheck ])
            (sign_extend:DI (reg:SI 63 [ D.26025 ])))
    ])

Trying 29 -> 30:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 69 [ D.26024 ])
            (reg/v:DI 64 [ ccheck ]))
        (label_ref 35)
        (pc)))

Trying 22, 29 -> 30:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (sign_extend:DI (reg:SI 63 [ D.26025 ]))
                    (reg:DI 69 [ D.26024 ]))
                (label_ref 35)
                (pc)))
        (set (reg/v:DI 64 [ ccheck ])
            (sign_extend:DI (reg:SI 63 [ D.26025 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (sign_extend:DI (reg:SI 63 [ D.26025 ]))
                    (reg:DI 69 [ D.26024 ]))
                (label_ref 35)
                (pc)))
        (set (reg/v:DI 64 [ ccheck ])
            (sign_extend:DI (reg:SI 63 [ D.26025 ])))
    ])
Successfully matched this instruction:
(set (reg/v:DI 64 [ ccheck ])
    (sign_extend:DI (reg:SI 63 [ D.26025 ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (sign_extend:DI (reg:SI 63 [ D.26025 ]))
            (reg:DI 69 [ D.26024 ]))
        (label_ref 35)
        (pc)))

Trying 28, 29 -> 30:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])
                    (reg/v:DI 64 [ ccheck ]))
                (label_ref 35)
                (pc)))
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])
                    (reg/v:DI 64 [ ccheck ]))
                (label_ref 35)
                (pc)))
        (set (reg:DI 69 [ D.26024 ])
            (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64]))
    ])
Successfully matched this instruction:
(set (reg:DI 69 [ D.26024 ])
    (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])
            (reg/v:DI 64 [ ccheck ]))
        (label_ref 35)
        (pc)))

Trying 37 -> 38:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 69 [ D.26024 ])
            (const_int -1 [0xffffffffffffffff]))
        (label_ref 44)
        (pc)))

Trying 46 -> 47:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/j:SI (plus:DI (reg/v/f:DI 100 [ ct ])
                    (const_int 16 [0x10])) [0 ct_7(D)->safe+0 S4 A64])
            (const_int 0 [0]))
        (label_ref 52)
        (pc)))

Trying 54 -> 58:

Trying 55 -> 58:

Trying 55, 54 -> 58:

Trying 60 -> 61:
Failed to match this instruction:
(parallel [
        (set (reg:SI 105 [ D.26025 ])
            (plus:SI (mult:SI (reg:SI 77 [ D.26025 ])
                    (const_int 2 [0x2]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:SI 105 [ D.26025 ])
    (plus:SI (mult:SI (reg:SI 77 [ D.26025 ])
            (const_int 2 [0x2]))
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 60.
modifying insn i3    61: r105:SI=r77:SI*0x2+0x1
      REG_DEAD r77:SI
deferring rescan insn with uid = 61.

Trying 61 -> 62:
Failed to match this instruction:
(set (reg/v:DI 80 [ h2 ])
    (sign_extend:DI (plus:SI (mult:SI (reg:SI 77 [ D.26025 ])
                (const_int 2 [0x2]))
            (const_int 1 [0x1]))))

Trying 65 -> 67:
Failed to match this instruction:
(parallel [
        (set (reg:DI 81 [ ivtmp.112 ])
            (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 92 [ D.26024 ])
            (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                    (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 81 [ ivtmp.112 ])
            (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                (const_int 1 [0x1])))
        (set (reg:DI 92 [ D.26024 ])
            (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                    (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64]))
    ])

Trying 72 -> 75:

Trying 73 -> 75:

Trying 74 -> 75:

Trying 73, 72 -> 75:

Trying 74, 72 -> 75:

Trying 74, 73 -> 75:

Trying 76 -> 77:

Trying 80 -> 81:
Failed to match this instruction:
(parallel [
        (set (reg:DI 107 [ D.26027 ])
            (ashift:DI (sign_extend:DI (subreg:SI (reg:DI 111) 0))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 107 [ D.26027 ])
    (ashift:DI (sign_extend:DI (subreg:SI (reg:DI 111) 0))
        (const_int 3 [0x3])))

Trying 81 -> 83:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 89 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 108 [ ct_7(D)->data ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/f:DI 89 [ D.26026 ])
    (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
            (const_int 8 [0x8]))
        (reg/f:DI 108 [ ct_7(D)->data ])))
deferring deletion of insn with uid = 81.
modifying insn i3    83: r89:DI=r106:DI*0x8+r108:DI
      REG_DEAD r106:DI
      REG_DEAD r108:DI
deferring rescan insn with uid = 83.

Trying 80 -> 83:
Failed to match this instruction:
(set (reg/f:DI 89 [ D.26026 ])
    (plus:DI (sign_extract:DI (mult:DI (reg:DI 111)
                (const_int 8 [0x8]))
            (const_int 35 [0x23])
            (const_int 0 [0]))
        (reg/f:DI 108 [ ct_7(D)->data ])))

Trying 82 -> 83:
Failed to match this instruction:
(set (reg/f:DI 89 [ D.26026 ])
    (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
            (const_int 8 [0x8]))
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))

Trying 82, 80 -> 83:
Failed to match this instruction:
(set (reg/f:DI 89 [ D.26026 ])
    (plus:DI (sign_extract:DI (mult:DI (reg:DI 111)
                (const_int 8 [0x8]))
            (const_int 35 [0x23])
            (const_int 0 [0]))
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))
Successfully matched this instruction:
(set (reg/f:DI 108 [ ct_7(D)->data ])
    (ashift:DI (reg:DI 111)
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg/f:DI 89 [ D.26026 ])
    (plus:DI (sign_extract:DI (reg/f:DI 108 [ ct_7(D)->data ])
            (const_int 35 [0x23])
            (const_int 0 [0]))
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))

Trying 83 -> 84:
Failed to match this instruction:
(parallel [
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 108 [ ct_7(D)->data ])) [0 *_55+0 S8 A64]))
        (set (reg/f:DI 89 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 108 [ ct_7(D)->data ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 108 [ ct_7(D)->data ])) [0 *_55+0 S8 A64]))
        (set (reg/f:DI 89 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 108 [ ct_7(D)->data ])))
    ])

Trying 80, 83 -> 84:
Failed to match this instruction:
(parallel [
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (plus:DI (sign_extract:DI (mult:DI (reg:DI 111)
                            (const_int 8 [0x8]))
                        (const_int 35 [0x23])
                        (const_int 0 [0]))
                    (reg/f:DI 108 [ ct_7(D)->data ])) [0 *_55+0 S8 A64]))
        (set (reg/f:DI 89 [ D.26026 ])
            (plus:DI (sign_extract:DI (mult:DI (reg:DI 111)
                        (const_int 8 [0x8]))
                    (const_int 35 [0x23])
                    (const_int 0 [0]))
                (reg/f:DI 108 [ ct_7(D)->data ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (plus:DI (sign_extract:DI (mult:DI (reg:DI 111)
                            (const_int 8 [0x8]))
                        (const_int 35 [0x23])
                        (const_int 0 [0]))
                    (reg/f:DI 108 [ ct_7(D)->data ])) [0 *_55+0 S8 A64]))
        (set (reg/f:DI 89 [ D.26026 ])
            (plus:DI (sign_extract:DI (mult:DI (reg:DI 111)
                        (const_int 8 [0x8]))
                    (const_int 35 [0x23])
                    (const_int 0 [0]))
                (reg/f:DI 108 [ ct_7(D)->data ])))
    ])
Failed to match this instruction:
(set (reg/f:DI 89 [ D.26026 ])
    (plus:DI (sign_extract:DI (mult:DI (reg:DI 111)
                (const_int 8 [0x8]))
            (const_int 35 [0x23])
            (const_int 0 [0]))
        (reg/f:DI 108 [ ct_7(D)->data ])))

Trying 82, 83 -> 84:
Failed to match this instruction:
(parallel [
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                        (const_int 8 [0x8]))
                    (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) [0 *_55+0 S8 A64]))
        (set (reg/f:DI 89 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                    (const_int 8 [0x8]))
                (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                        (const_int 8 [0x8]))
                    (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) [0 *_55+0 S8 A64]))
        (set (reg/f:DI 89 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                    (const_int 8 [0x8]))
                (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))
    ])
Failed to match this instruction:
(set (reg/f:DI 89 [ D.26026 ])
    (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
            (const_int 8 [0x8]))
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])))

Trying 84 -> 85:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64])
                (reg/v:DI 64 [ ccheck ])))
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64])
                (reg/v:DI 64 [ ccheck ])))
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64]))
    ])

Trying 83, 84 -> 85:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem:DI (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 108 [ ct_7(D)->data ])) [0 *_55+0 S8 A64])
                (reg/v:DI 64 [ ccheck ])))
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 108 [ ct_7(D)->data ])) [0 *_55+0 S8 A64]))
        (set (reg/f:DI 89 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 108 [ ct_7(D)->data ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem:DI (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 108 [ ct_7(D)->data ])) [0 *_55+0 S8 A64])
                (reg/v:DI 64 [ ccheck ])))
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 108 [ ct_7(D)->data ])) [0 *_55+0 S8 A64]))
        (set (reg/f:DI 89 [ D.26026 ])
            (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 108 [ ct_7(D)->data ])))
    ])

Trying 85 -> 86:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:DI 90 [ D.26024 ])
            (reg/v:DI 64 [ ccheck ]))
        (label_ref 117)
        (pc)))

Trying 84, 85 -> 86:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64])
                    (reg/v:DI 64 [ ccheck ]))
                (label_ref 117)
                (pc)))
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64])
                    (reg/v:DI 64 [ ccheck ]))
                (label_ref 117)
                (pc)))
        (set (reg:DI 90 [ D.26024 ])
            (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64]))
    ])
Successfully matched this instruction:
(set (reg:DI 90 [ D.26024 ])
    (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64])
            (reg/v:DI 64 [ ccheck ]))
        (label_ref 117)
        (pc)))

Trying 89 -> 90:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 90 [ D.26024 ])
            (const_int -1 [0xffffffffffffffff]))
        (label_ref 95)
        (pc)))

Trying 104 -> 105:
Failed to match this instruction:
(parallel [
        (set (reg:DI 112)
            (div:DI (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ]))
                (reg:DI 91 [ D.26024 ])))
        (set (reg:DI 111)
            (mod:DI (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ]))
                (reg:DI 91 [ D.26024 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 112)
            (div:DI (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ]))
                (reg:DI 91 [ D.26024 ])))
        (set (reg:DI 111)
            (mod:DI (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ]))
                (reg:DI 91 [ D.26024 ])))
    ])
Failed to match this instruction:
(set (reg:DI 111)
    (mod:DI (plus:DI (reg:DI 115 [ D.26024 ])
            (reg/v:DI 80 [ h2 ]))
        (reg:DI 91 [ D.26024 ])))

Trying 105 -> 107:
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg/v:SI 59 [ j ]) 0)
            (mod:DI (reg:DI 110 [ D.26024 ])
                (reg:DI 91 [ D.26024 ])))
        (set (reg:DI 111)
            (mod:DI (reg:DI 110 [ D.26024 ])
                (reg:DI 91 [ D.26024 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg/v:SI 59 [ j ]) 0)
            (mod:DI (reg:DI 110 [ D.26024 ])
                (reg:DI 91 [ D.26024 ])))
        (set (reg:DI 111)
            (mod:DI (reg:DI 110 [ D.26024 ])
                (reg:DI 91 [ D.26024 ])))
    ])

Trying 104, 105 -> 107:
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg/v:SI 59 [ j ]) 0)
            (mod:DI (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ]))
                (reg:DI 91 [ D.26024 ])))
        (set (reg:DI 111)
            (mod:DI (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ]))
                (reg:DI 91 [ D.26024 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg/v:SI 59 [ j ]) 0)
            (mod:DI (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ]))
                (reg:DI 91 [ D.26024 ])))
        (set (reg:DI 111)
            (mod:DI (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ]))
                (reg:DI 91 [ D.26024 ])))
    ])

Trying 110 -> 111:
Failed to match this instruction:
(set (reg:CCGC 17 flags)
    (compare:CCGC (minus:DI (reg:DI 81 [ ivtmp.112 ])
            (reg:DI 92 [ D.26024 ]))
        (reg:DI 91 [ D.26024 ])))

Trying 111 -> 112:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:DI 91 [ D.26024 ])
            (reg:DI 113 [ D.26028 ]))
        (label_ref 109)
        (pc)))

Trying 110, 111 -> 112:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (minus:DI (reg:DI 81 [ ivtmp.112 ])
                (reg:DI 92 [ D.26024 ]))
            (reg:DI 91 [ D.26024 ]))
        (label_ref 109)
        (pc)))
starting the processing of deferred insns
deleting insn with uid = 25.
deleting insn with uid = 60.
deleting insn with uid = 81.
rescanning insn with uid = 27.
deleting insn with uid = 27.
rescanning insn with uid = 61.
deleting insn with uid = 61.
rescanning insn with uid = 83.
deleting insn with uid = 83.
ending the processing of deferred insns


int hash(int*, int, collision_table*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={8d,7u} r1={9d,4u} r2={9d,3u} r4={10d,5u} r5={11d,6u} r6={1d,15u} r7={1d,20u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,14u} r17={20d,6u} r18={5d} r19={5d} r20={1d,15u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r59={2d,3u} r63={1d,1u} r64={1d,5u} r68={1d,2u} r69={1d,2u} r77={1d,1u} r80={1d,2u} r81={2d,4u} r89={1d,2u} r90={1d,2u} r91={1d,3u} r92={1d,3u} r98={1d,3u} r99={1d,3u} r100={1d,15u} r103={1d,1u} r105={1d,1u} r106={1d,1u} r108={1d,1u} r110={1d,2u} r111={1d,4u} r112={1d} r113={1d,1u} r115={2d,2u} 
;;    total ref usage 457{298d,159u,0e} in 79{74 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 2177, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 63 64 68 69 98 99 100 102 103 115
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 59 63 64 68 69 98 99 100 102 103 115
;; live  kill	 17 [flags]
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 98 [ ints ])
        (reg:DI 5 di [ ints ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ ints ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 99 [ num_ints ])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:172 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_ints ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 100 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:176 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:177 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:DI 1 dx)
        (mem/j:DI (reg/v/f:DI 100 [ ct ]) [0 ct_7(D)->m+0 S8 A64])) tiles.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:SI 4 si)
        (reg/v:SI 99 [ num_ints ])) tiles.cpp:177 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ ints ])) tiles.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 12 134 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:177 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(debug_insn 134 13 14 2 (var_location:SI D#7 (reg:SI 0 ax)) -1
     (nil))
(insn 14 134 15 2 (set (reg/v:SI 59 [ j ])
        (reg:SI 0 ax)) tiles.cpp:177 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 15 14 16 2 (var_location:SI j (debug_expr:SI D#7)) tiles.cpp:177 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 2 cx)
        (const_int 457 [0x1c9])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (const_int 2147483647 [0x7fffffff])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 99 [ num_ints ])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ ints ])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(call_insn 20 19 21 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:178 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 21 20 22 2 (set (reg:SI 63 [ D.26025 ])
        (reg:SI 0 ax)) tiles.cpp:178 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 22 21 23 2 (set (reg/v:DI 64 [ ccheck ])
        (sign_extend:DI (reg:SI 63 [ D.26025 ]))) tiles.cpp:178 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 63 [ D.26025 ])
        (nil)))
(debug_insn 23 22 24 2 (var_location:DI ccheck (reg/v:DI 64 [ ccheck ])) tiles.cpp:178 -1
     (nil))
(insn 24 23 25 2 (set (reg:DI 115 [ D.26024 ])
        (sign_extend:DI (reg/v:SI 59 [ j ]))) tiles.cpp:179 149 {*extendsidi2_rex64}
     (nil))
(note 25 24 26 2 NOTE_INSN_DELETED)
(insn 26 25 27 2 (set (reg/f:DI 103 [ ct_7(D)->data ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (set (reg/f:DI 68 [ D.26026 ])
        (plus:DI (mult:DI (reg:DI 115 [ D.26024 ])
                (const_int 8 [0x8]))
            (reg/f:DI 103 [ ct_7(D)->data ]))) tiles.cpp:179 267 {*leadi}
     (expr_list:REG_DEAD (reg/f:DI 103 [ ct_7(D)->data ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 69 [ D.26024 ])
        (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 69 [ D.26024 ])
            (reg/v:DI 64 [ ccheck ]))) tiles.cpp:179 8 {*cmpdi_1}
     (nil))
(jump_insn 30 29 31 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) tiles.cpp:179 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
            (nil)))
 -> 35)
;;  succ:       3 [19.9%]  (FALLTHRU)
;;              4 [80.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 69 98 99 100 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 69 98 99 100 115

;; basic block 3, loop depth 0, count 0, freq 433, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [19.9%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 100
;; live  gen 	
;; live  kill	 17 [flags]
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 35 3 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:180 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 100 [ ct ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 4, loop depth 0, count 0, freq 1743, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2 [80.1%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 69 98 99 100 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 69 98 99 100 115
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 35 32 36 4 37 "" [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 69 [ D.26024 ])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:181 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 69 [ D.26024 ])
        (nil)))
(jump_insn 38 37 39 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tiles.cpp:181 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
            (nil)))
 -> 44)
;;  succ:       5 [19.9%]  (FALLTHRU)
;;              6 [80.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 98 99 100 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 98 99 100 115

;; basic block 5, loop depth 0, count 0, freq 347, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [19.9%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 68 100
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 100
;; live  gen 	
;; live  kill	 17 [flags]
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 5 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:182 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 100 [ ct ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 41 40 44 5 (set (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])
        (reg/v:DI 64 [ ccheck ])) tiles.cpp:183 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ D.26026 ])
        (expr_list:REG_DEAD (reg/v:DI 64 [ ccheck ])
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 6, loop depth 0, count 0, freq 1396, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       4 [80.1%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u60(6){ }u61(7){ }u62(16){ }u63(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 98 99 100 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 98 99 100 115
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 44 41 45 6 39 "" [1 uses])
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:SI (plus:DI (reg/v/f:DI 100 [ ct ])
                    (const_int 16 [0x10])) [0 ct_7(D)->safe+0 S4 A64])
            (const_int 0 [0]))) tiles.cpp:184 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 47 46 48 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) tiles.cpp:184 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
            (nil)))
 -> 52)
;;  succ:       7 [61.0%]  (FALLTHRU)
;;              8 [39.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 98 99 100 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 98 99 100 115

;; basic block 7, loop depth 0, count 0, freq 852, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       6 [61.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u66(6){ }u67(7){ }u68(16){ }u69(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 100
;; live  gen 	
;; live  kill	 17 [flags]
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 52 7 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:185 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 100 [ ct ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 8, loop depth 0, count 0, freq 544, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       6 [39.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u72(6){ }u73(7){ }u74(16){ }u75(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 98 99 100 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 99 100
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 77 80 81 91 92 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 98 99 100 115
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 77 80 81 91 92 104 105
;; live  kill	 17 [flags]
(code_label 52 49 53 8 40 "" [1 uses])
(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 8 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:187 89 {*movsi_internal}
     (nil))
(insn 55 54 56 8 (set (reg:DI 1 dx)
        (const_int 536870911 [0x1fffffff])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 56 55 57 8 (set (reg:SI 4 si)
        (reg/v:SI 99 [ num_ints ])) tiles.cpp:187 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 99 [ num_ints ])
        (nil)))
(insn 57 56 58 8 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ ints ])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 98 [ ints ])
        (nil)))
(call_insn 58 57 59 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:187 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 59 58 60 8 (set (reg:SI 77 [ D.26025 ])
        (reg:SI 0 ax)) tiles.cpp:187 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(note 60 59 61 8 NOTE_INSN_DELETED)
(insn 61 60 62 8 (set (reg:SI 105 [ D.26025 ])
        (plus:SI (mult:SI (reg:SI 77 [ D.26025 ])
                (const_int 2 [0x2]))
            (const_int 1 [0x1]))) tiles.cpp:187 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 77 [ D.26025 ])
        (nil)))
(insn 62 61 63 8 (set (reg/v:DI 80 [ h2 ])
        (sign_extend:DI (reg:SI 105 [ D.26025 ]))) tiles.cpp:187 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 105 [ D.26025 ])
        (nil)))
(debug_insn 63 62 64 8 (var_location:DI h2 (reg/v:DI 80 [ h2 ])) tiles.cpp:187 -1
     (nil))
(debug_insn 64 63 65 8 (var_location:SI i (const_int 0 [0])) tiles.cpp:188 -1
     (nil))
(insn 65 64 66 8 (set (reg:DI 92 [ D.26024 ])
        (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 67 8 (set (reg:DI 91 [ D.26024 ])
        (mem/j:DI (reg/v/f:DI 100 [ ct ]) [0 ct_7(D)->m+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 67 66 109 8 (parallel [
            (set (reg:DI 81 [ ivtmp.112 ])
                (plus:DI (reg:DI 92 [ D.26024 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115

;; basic block 9, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       14 [0.0%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u91(6){ }u92(7){ }u93(16){ }u94(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	
(code_label 109 67 70 9 43 "" [1 uses])
(note 70 109 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 9 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b82f8519da8 *.LC0>)) -1
     (nil))
(insn 72 71 73 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b82f8519da8 *.LC0>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 73 72 74 9 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 74 73 75 9 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 91 {*movqi_internal}
     (nil))
(call_insn 75 74 76 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b82f0908600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 76 75 77 9 (set (reg:SI 5 di)
        (const_int 0 [0])) tiles.cpp:193 89 {*movsi_internal}
     (nil))
(call_insn 77 76 79 9 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b82f08ee700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:193 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 9896, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u101(6){ }u102(7){ }u103(16){ }u104(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 100 111
;; lr  def 	 17 [flags] 89 90 106 107 108
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100 111
;; live  gen 	 17 [flags] 89 90 106 107 108
;; live  kill	 17 [flags]
(note 79 77 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 10 (set (reg:DI 106 [ D.26027 ])
        (sign_extend:DI (subreg:SI (reg:DI 111) 0))) tiles.cpp:194 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 111)
        (nil)))
(note 81 80 82 10 NOTE_INSN_DELETED)
(insn 82 81 83 10 (set (reg/f:DI 108 [ ct_7(D)->data ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 83 82 84 10 (set (reg/f:DI 89 [ D.26026 ])
        (plus:DI (mult:DI (reg:DI 106 [ D.26027 ])
                (const_int 8 [0x8]))
            (reg/f:DI 108 [ ct_7(D)->data ]))) tiles.cpp:194 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 106 [ D.26027 ])
        (expr_list:REG_DEAD (reg/f:DI 108 [ ct_7(D)->data ])
            (nil))))
(insn 84 83 85 10 (set (reg:DI 90 [ D.26024 ])
        (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 85 84 86 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 90 [ D.26024 ])
            (reg/v:DI 64 [ ccheck ]))) tiles.cpp:194 8 {*cmpdi_1}
     (nil))
(jump_insn 86 85 87 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) tiles.cpp:194 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil)))
 -> 117)
;;  succ:       15 [2.2%]  (LOOP_EXIT)
;;              11 [97.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 89 90 91 92 100
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 89 90 91 92 100

;; basic block 11, loop depth 0, count 0, freq 9673, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 [97.8%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u114(6){ }u115(7){ }u116(16){ }u117(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 89 90 91 92 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 90
;; lr  def 	 17 [flags] 81
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 89 90 91 92 100
;; live  gen 	 17 [flags] 81
;; live  kill	 17 [flags]
(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 11 (parallel [
            (set (reg:DI 81 [ ivtmp.112 ])
                (plus:DI (reg:DI 81 [ ivtmp.112 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 89 88 90 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 90 [ D.26024 ])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:195 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 90 [ D.26024 ])
        (nil)))
(jump_insn 90 89 91 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) tiles.cpp:195 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil)))
 -> 95)
;;  succ:       12 [2.2%]  (FALLTHRU,LOOP_EXIT)
;;              13 [97.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 89 91 92 100
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 89 91 92 100

;; basic block 12, loop depth 0, count 0, freq 218, maybe hot
;;  prev block 11, next block 13, flags: (RTL)
;;  pred:       11 [2.2%]  (FALLTHRU,LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u121(6){ }u122(7){ }u123(16){ }u124(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 89
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 89
;; live  gen 	
;; live  kill	
(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 95 12 (set (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_78+0 S8 A64])
        (reg/v:DI 64 [ ccheck ])) tiles.cpp:195 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.26026 ])
        (expr_list:REG_DEAD (reg/v:DI 64 [ ccheck ])
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 13, loop depth 0, count 0, freq 9455, maybe hot
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       11 [97.8%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u127(6){ }u128(7){ }u129(16){ }u130(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100
;; live  gen 	 115
;; live  kill	
(code_label 95 92 96 13 42 "" [1 uses])
(note 96 95 131 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 131 96 97 13 (set (reg:DI 115 [ D.26024 ])
        (sign_extend:DI (reg/v:SI 59 [ j ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 59 [ j ])
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115

;; basic block 14, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              13 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u132(6){ }u133(7){ }u134(16){ }u135(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 81 91 92 100 115
;; lr  def 	 17 [flags] 59 110 111 112 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115
;; live  gen 	 17 [flags] 59 110 111 112 113
;; live  kill	 17 [flags]
(code_label 97 131 98 14 41 "" [0 uses])
(note 98 97 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 98 101 14 (var_location:SI j (debug_expr:SI D#7)) -1
     (nil))
(debug_insn 101 100 102 14 (var_location:SI i (minus:SI (subreg:SI (reg:DI 81 [ ivtmp.112 ]) 0)
        (subreg:SI (reg:DI 92 [ D.26024 ]) 0))) tiles.cpp:189 -1
     (nil))
(insn 102 101 104 14 (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
        (reg:DI 81 [ ivtmp.112 ])) tiles.cpp:190 87 {*movdi_internal_rex64}
     (nil))
(insn 104 102 105 14 (parallel [
            (set (reg:DI 110 [ D.26024 ])
                (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 115 [ D.26024 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 105 104 133 14 (parallel [
            (set (reg:DI 112)
                (div:DI (reg:DI 110 [ D.26024 ])
                    (reg:DI 91 [ D.26024 ])))
            (set (reg:DI 111)
                (mod:DI (reg:DI 110 [ D.26024 ])
                    (reg:DI 91 [ D.26024 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 367 {*divmoddi4}
     (expr_list:REG_DEAD (reg:DI 110 [ D.26024 ])
        (expr_list:REG_UNUSED (reg:DI 112)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(debug_insn 133 105 107 14 (var_location:SI D#7 (subreg:SI (reg:DI 111) 0)) -1
     (nil))
(insn 107 133 108 14 (set (reg/v:SI 59 [ j ])
        (subreg:SI (reg:DI 111) 0)) tiles.cpp:191 89 {*movsi_internal}
     (nil))
(debug_insn 108 107 110 14 (var_location:SI j (subreg:SI (reg:DI 111) 0)) tiles.cpp:191 -1
     (nil))
(insn 110 108 111 14 (parallel [
            (set (reg:DI 113 [ D.26028 ])
                (minus:DI (reg:DI 81 [ ivtmp.112 ])
                    (reg:DI 92 [ D.26024 ])))
            (clobber (reg:CC 17 flags))
        ]) 310 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 111 110 112 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 91 [ D.26024 ])
            (reg:DI 113 [ D.26028 ]))) tiles.cpp:193 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 113 [ D.26028 ])
        (nil)))
(jump_insn 112 111 117 14 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tiles.cpp:193 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 109)
;;  succ:       9 [0.0%]  (LOOP_EXIT)
;;              10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100 111

;; basic block 15, loop depth 0, count 0, freq 2173, maybe hot
;;  prev block 14, next block 1, flags: (RTL)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;;              10 [2.2%]  (LOOP_EXIT)
;;              12 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u154(6){ }u155(7){ }u156(16){ }u157(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 117 112 118 15 38 "" [1 uses])
(note 118 117 119 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 124 15 (var_location:SI j (debug_expr:SI D#7)) -1
     (nil))
(insn 124 119 127 15 (set (reg/i:SI 0 ax)
        (reg/v:SI 59 [ j ])) tiles.cpp:199 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 59 [ j ])
        (nil)))
(insn 127 124 0 15 (use (reg/i:SI 0 ax)) tiles.cpp:199 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int, int*, int) (_Z5tilesPiiP15collision_tablePfiS_i, funcdef_no=1062, decl_uid=23694, cgraph_uid=306)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 0
insn_cost 24: 0
insn_cost 25: 4
insn_cost 26: 0
insn_cost 28: 0
insn_cost 29: 4
insn_cost 30: 0
insn_cost 36: 6
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 46: 4
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 0
insn_cost 57: 0
insn_cost 58: 4
insn_cost 59: 0
insn_cost 65: 4
insn_cost 66: 6
insn_cost 67: 1
insn_cost 68: 4
insn_cost 69: 4
insn_cost 12: 4
insn_cost 192: 6
insn_cost 71: 0
insn_cost 72: 40
insn_cost 73: 4
insn_cost 74: 0
insn_cost 75: 4
insn_cost 77: 4
insn_cost 78: 4
insn_cost 80: 0
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 0
insn_cost 90: 4
insn_cost 91: 4
insn_cost 92: 6
insn_cost 95: 4
insn_cost 96: 4
insn_cost 97: 4
insn_cost 98: 0
insn_cost 105: 4
insn_cost 106: 6
insn_cost 107: 1
insn_cost 108: 4
insn_cost 109: 4
insn_cost 17: 4
insn_cost 193: 6
insn_cost 114: 0
insn_cost 116: 8
insn_cost 118: 8
insn_cost 119: 4
insn_cost 120: 0
insn_cost 122: 4
insn_cost 123: 0
insn_cost 124: 4
insn_cost 129: 4
insn_cost 130: 4
insn_cost 131: 6
insn_cost 132: 0
insn_cost 133: 4
insn_cost 134: 4
insn_cost 138: 4
insn_cost 140: 4
insn_cost 141: 4
insn_cost 143: 0
insn_cost 144: 4
insn_cost 145: 4
insn_cost 147: 4
insn_cost 148: 0
insn_cost 15: 4
insn_cost 16: 4
insn_cost 150: 4
insn_cost 151: 4
insn_cost 153: 4
insn_cost 154: 4
insn_cost 155: 4
insn_cost 156: 0
insn_cost 157: 4
insn_cost 158: 4
insn_cost 159: 4
insn_cost 161: 0
insn_cost 162: 4
insn_cost 163: 4
insn_cost 164: 0
insn_cost 168: 0
insn_cost 169: 0
insn_cost 171: 4
insn_cost 172: 0
insn_cost 13: 4
insn_cost 14: 4
insn_cost 194: 6
insn_cost 195: 6

Trying 8 -> 20:
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ D.26056 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (reg/v:SI 114 [ num_ints ])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 112 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ D.26056 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (reg/v:SI 114 [ num_ints ])))
        (set (reg/v:SI 112 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 10 -> 20:
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ D.26056 ])
            (plus:SI (reg/v:SI 112 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ D.26056 ])
            (plus:SI (reg/v:SI 112 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])

Trying 10, 8 -> 20:
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ D.26056 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 112 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ D.26056 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 112 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 10 -> 20:
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ D.26056 ])
            (plus:SI (reg/v:SI 112 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ D.26056 ])
            (plus:SI (reg/v:SI 112 [ num_floats ])
                (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])

Trying 20 -> 21:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 62 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 112 [ num_floats ])
                    (reg/v:SI 114 [ num_ints ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/v:SI 62 [ num_coordinates ])
    (plus:SI (plus:SI (reg/v:SI 112 [ num_floats ])
            (reg/v:SI 114 [ num_ints ]))
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 20.
modifying insn i3    21: r62:SI=r112:SI+r114:SI+0x1
deferring rescan insn with uid = 21.

Trying 10 -> 21:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 62 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 112 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 62 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 112 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])

Trying 8 -> 21:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 62 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (reg/v:SI 114 [ num_ints ]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 112 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 62 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (reg/v:SI 114 [ num_ints ]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 112 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 8, 10 -> 21:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 62 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 112 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 62 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 112 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 10 -> 21:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 62 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 112 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 62 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 112 [ num_floats ])
                    (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 114 [ num_ints ])
            (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64]))
    ])

Trying 25 -> 26:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 114 [ num_ints ])
            (const_int 0 [0]))
        (label_ref 34)
        (pc)))

Trying 29 -> 30:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 112 [ num_floats ])
            (const_int 0 [0]))
        (label_ref 63)
        (pc)))

Trying 37 -> 38:
Failed to match this instruction:
(parallel [
        (set (reg:DI 118 [ D.26059 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 112 [ num_floats ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 118 [ D.26059 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 112 [ num_floats ]))
        (const_int 2 [0x2])))

Trying 38 -> 39:
Failed to match this instruction:
(parallel [
        (set (reg:DI 119 [ D.26062 ])
            (plus:DI (mult:DI (reg:DI 117 [ D.26059 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 119 [ D.26062 ])
    (plus:DI (mult:DI (reg:DI 117 [ D.26059 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 38.
modifying insn i3    39: r119:DI=r117:DI*0x4+0x4
      REG_DEAD r117:DI
deferring rescan insn with uid = 39.

Trying 37 -> 39:
Failed to match this instruction:
(set (reg:DI 119 [ D.26062 ])
    (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 112 [ num_floats ]) 0)
                (const_int 4 [0x4]))
            (const_int 34 [0x22])
            (const_int 0 [0]))
        (const_int 4 [0x4])))

Trying 36 -> 40:
Failed to match this instruction:
(parallel [
        (set (reg:DI 120 [ D.26061 ])
            (plus:DI (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 119 [ D.26062 ]))
                (const_int -176 [0xffffffffffffff50])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 120 [ D.26061 ])
    (plus:DI (plus:DI (reg/f:DI 20 frame)
            (reg:DI 119 [ D.26062 ]))
        (const_int -176 [0xffffffffffffff50])))
deferring deletion of insn with uid = 36.
modifying insn i3    40: r120:DI=frame:DI+r119:DI-0xb0
      REG_DEAD r119:DI
deferring rescan insn with uid = 40.

Trying 39 -> 40:
Successfully matched this instruction:
(set (reg:DI 120 [ D.26061 ])
    (plus:DI (plus:DI (mult:DI (reg:DI 117 [ D.26059 ])
                (const_int 4 [0x4]))
            (reg/f:DI 20 frame))
        (const_int -172 [0xffffffffffffff54])))
deferring deletion of insn with uid = 39.
modifying insn i3    40: r120:DI=r117:DI*0x4+frame:DI-0xac
      REG_DEAD r117:DI
deferring rescan insn with uid = 40.

Trying 37 -> 40:
Failed to match this instruction:
(set (reg:DI 120 [ D.26061 ])
    (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 112 [ num_floats ]) 0)
                    (const_int 4 [0x4]))
                (const_int 34 [0x22])
                (const_int 0 [0]))
            (reg/f:DI 20 frame))
        (const_int -172 [0xffffffffffffff54])))

Trying 41 -> 42:
Failed to match this instruction:
(parallel [
        (set (reg:DI 122 [ D.26059 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 114 [ num_ints ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 122 [ D.26059 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 114 [ num_ints ]))
        (const_int 2 [0x2])))

Trying 58 -> 59:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 109 [ num_tilings ])
            (const_int 0 [0]))
        (label_ref 103)
        (pc)))

Trying 66 -> 67:
Successfully matched this instruction:
(set (reg:DI 129 [ D.26059 ])
    (zero_extend:DI (plus:SI (reg/v:SI 112 [ num_floats ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 66.
modifying insn i3    67: r129:DI=zero_extend(r112:SI-0x1)
deferring rescan insn with uid = 67.

Trying 67 -> 68:
Failed to match this instruction:
(parallel [
        (set (reg:DI 130 [ D.26059 ])
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 112 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 130 [ D.26059 ])
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 112 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 68 -> 69:
Failed to match this instruction:
(parallel [
        (set (reg:DI 77 [ D.26059 ])
            (plus:DI (mult:DI (reg:DI 129 [ D.26059 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 77 [ D.26059 ])
    (plus:DI (mult:DI (reg:DI 129 [ D.26059 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 68.
modifying insn i3    69: r77:DI=r129:DI*0x4+0x4
      REG_DEAD r129:DI
deferring rescan insn with uid = 69.

Trying 67 -> 69:
Failed to match this instruction:
(set (reg:DI 77 [ D.26059 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 112 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 77 -> 78:
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/f:DI 164)
            (reg:DI 92 [ ivtmp.138 ])) [0 MEM[symbol: qstate, index: ivtmp.138_58, offset: 0B]+0 S4 A32])
    (fix:SI (reg:SF 66 [ D.26057 ])))

Trying 81 -> 82:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 92 [ ivtmp.138 ])
                    (const_int 4 [0x4]))
                (reg:DI 77 [ D.26059 ])))
        (set (reg:DI 92 [ ivtmp.138 ])
            (plus:DI (reg:DI 92 [ ivtmp.138 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 92 [ ivtmp.138 ])
                    (const_int 4 [0x4]))
                (reg:DI 77 [ D.26059 ])))
        (set (reg:DI 92 [ ivtmp.138 ])
            (plus:DI (reg:DI 92 [ ivtmp.138 ])
                (const_int 4 [0x4])))
    ])

Trying 82 -> 83:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:DI 92 [ ivtmp.138 ])
            (reg:DI 77 [ D.26059 ]))
        (label_ref 88)
        (pc)))

Trying 81, 82 -> 83:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 92 [ ivtmp.138 ])
                        (const_int 4 [0x4]))
                    (reg:DI 77 [ D.26059 ]))
                (label_ref 88)
                (pc)))
        (set (reg:DI 92 [ ivtmp.138 ])
            (plus:DI (reg:DI 92 [ ivtmp.138 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 92 [ ivtmp.138 ])
                        (const_int 4 [0x4]))
                    (reg:DI 77 [ D.26059 ]))
                (label_ref 88)
                (pc)))
        (set (reg:DI 92 [ ivtmp.138 ])
            (plus:DI (reg:DI 92 [ ivtmp.138 ])
                (const_int 4 [0x4])))
    ])

Trying 90 -> 91:
Failed to match this instruction:
(parallel [
        (set (reg:DI 135 [ D.26059 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 112 [ num_floats ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 135 [ D.26059 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 112 [ num_floats ]))
        (const_int 2 [0x2])))

Trying 96 -> 98:

Trying 106 -> 107:
Successfully matched this instruction:
(set (reg:DI 142 [ D.26059 ])
    (zero_extend:DI (plus:SI (reg/v:SI 112 [ num_floats ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 106.
modifying insn i3   107: r142:DI=zero_extend(r112:SI-0x1)
deferring rescan insn with uid = 107.

Trying 107 -> 108:
Failed to match this instruction:
(parallel [
        (set (reg:DI 143 [ D.26059 ])
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 112 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 143 [ D.26059 ])
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 112 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 108 -> 109:
Failed to match this instruction:
(parallel [
        (set (reg:DI 71 [ D.26059 ])
            (plus:DI (mult:DI (reg:DI 142 [ D.26059 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 71 [ D.26059 ])
    (plus:DI (mult:DI (reg:DI 142 [ D.26059 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 108.
modifying insn i3   109: r71:DI=r142:DI*0x4+0x4
      REG_DEAD r142:DI
deferring rescan insn with uid = 109.

Trying 107 -> 109:
Failed to match this instruction:
(set (reg:DI 71 [ D.26059 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 112 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 116 -> 119:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 164)
                        (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
                (reg:SI 79 [ D.26056 ])))
        (set (reg:SI 78 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 164)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 164)
                        (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
                (reg:SI 79 [ D.26056 ])))
        (set (reg:SI 78 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 164)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])

Trying 118 -> 119:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg:SI 78 [ D.26056 ])
                (mem:SI (plus:DI (reg/f:DI 163)
                        (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])))
        (set (reg:SI 79 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 163)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg:SI 78 [ D.26056 ])
                (mem:SI (plus:DI (reg/f:DI 163)
                        (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])))
        (set (reg:SI 79 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 163)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])

Trying 118, 116 -> 119:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 164)
                        (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
                (mem:SI (plus:DI (reg/f:DI 163)
                        (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])))
        (set (reg:SI 79 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 163)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
        (set (reg:SI 78 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 164)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 164)
                        (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
                (mem:SI (plus:DI (reg/f:DI 163)
                        (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])))
        (set (reg:SI 79 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 163)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
        (set (reg:SI 78 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 164)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])

Trying 119 -> 120:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 78 [ D.26056 ])
            (reg:SI 79 [ D.26056 ]))
        (label_ref 127)
        (pc)))

Trying 116, 119 -> 120:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 164)
                            (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
                    (reg:SI 79 [ D.26056 ]))
                (label_ref 127)
                (pc)))
        (set (reg:SI 78 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 164)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 164)
                            (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
                    (reg:SI 79 [ D.26056 ]))
                (label_ref 127)
                (pc)))
        (set (reg:SI 78 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 164)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 78 [ D.26056 ])
    (mem:SI (plus:DI (reg/f:DI 164)
            (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 164)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
            (reg:SI 79 [ D.26056 ]))
        (label_ref 127)
        (pc)))

Trying 118, 119 -> 120:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 78 [ D.26056 ])
                    (mem:SI (plus:DI (reg/f:DI 163)
                            (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
                (label_ref 127)
                (pc)))
        (set (reg:SI 79 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 163)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 78 [ D.26056 ])
                    (mem:SI (plus:DI (reg/f:DI 163)
                            (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
                (label_ref 127)
                (pc)))
        (set (reg:SI 79 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 163)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 79 [ D.26056 ])
    (mem:SI (plus:DI (reg/f:DI 163)
            (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 78 [ D.26056 ])
            (mem:SI (plus:DI (reg/f:DI 163)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32]))
        (label_ref 127)
        (pc)))

Trying 122 -> 123:
Failed to match this instruction:
(parallel [
        (set (reg:SI 149)
            (div:SI (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ])))
        (set (reg:SI 148 [ D.26056 ])
            (mod:SI (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149)
            (div:SI (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ])))
        (set (reg:SI 148 [ D.26056 ])
            (mod:SI (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 148 [ D.26056 ])
    (mod:SI (minus:SI (reg:SI 78 [ D.26056 ])
            (reg:SI 79 [ D.26056 ]))
        (reg/v:SI 109 [ num_tilings ])))

Trying 123 -> 124:
Failed to match this instruction:
(parallel [
        (set (reg:SI 82 [ D.26056 ])
            (minus:SI (reg:SI 78 [ D.26056 ])
                (mod:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 82 [ D.26056 ])
    (minus:SI (reg:SI 78 [ D.26056 ])
        (mod:SI (reg:SI 146 [ D.26056 ])
            (reg/v:SI 109 [ num_tilings ]))))

Trying 122, 123 -> 124:
Failed to match this instruction:
(parallel [
        (set (reg:SI 82 [ D.26056 ])
            (minus:SI (reg:SI 78 [ D.26056 ])
                (mod:SI (minus:SI (reg:SI 78 [ D.26056 ])
                        (reg:SI 79 [ D.26056 ]))
                    (reg/v:SI 109 [ num_tilings ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 82 [ D.26056 ])
    (minus:SI (reg:SI 78 [ D.26056 ])
        (mod:SI (minus:SI (reg:SI 78 [ D.26056 ])
                (reg:SI 79 [ D.26056 ]))
            (reg/v:SI 109 [ num_tilings ]))))
Successfully matched this instruction:
(set (reg:SI 148 [ D.26056 ])
    (minus:SI (reg:SI 78 [ D.26056 ])
        (reg:SI 79 [ D.26056 ])))
Failed to match this instruction:
(set (reg:SI 82 [ D.26056 ])
    (minus:SI (reg:SI 78 [ D.26056 ])
        (mod:SI (reg:SI 148 [ D.26056 ])
            (reg/v:SI 109 [ num_tilings ]))))

Trying 130 -> 131:
Failed to match this instruction:
(parallel [
        (set (reg:SI 152 [ D.26056 ])
            (plus:SI (not:SI (reg:SI 78 [ D.26056 ]))
                (reg:SI 79 [ D.26056 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 152 [ D.26056 ])
    (plus:SI (not:SI (reg:SI 78 [ D.26056 ]))
        (reg:SI 79 [ D.26056 ])))

Trying 131 -> 132:
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (div:SI (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 109 [ num_tilings ])))
        (set (reg:SI 154 [ D.26056 ])
            (mod:SI (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 109 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (div:SI (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 109 [ num_tilings ])))
        (set (reg:SI 154 [ D.26056 ])
            (mod:SI (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 109 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 154 [ D.26056 ])
    (mod:SI (plus:SI (reg:SI 151 [ D.26056 ])
            (const_int -1 [0xffffffffffffffff]))
        (reg/v:SI 109 [ num_tilings ])))

Trying 130, 131 -> 132:
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (div:SI (plus:SI (not:SI (reg:SI 78 [ D.26056 ]))
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ])))
        (set (reg:SI 154 [ D.26056 ])
            (mod:SI (plus:SI (not:SI (reg:SI 78 [ D.26056 ]))
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (div:SI (plus:SI (not:SI (reg:SI 78 [ D.26056 ]))
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ])))
        (set (reg:SI 154 [ D.26056 ])
            (mod:SI (plus:SI (not:SI (reg:SI 78 [ D.26056 ]))
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 154 [ D.26056 ])
    (mod:SI (plus:SI (not:SI (reg:SI 78 [ D.26056 ]))
            (reg:SI 79 [ D.26056 ]))
        (reg/v:SI 109 [ num_tilings ])))
Successfully matched this instruction:
(set (reg:SI 152 [ D.26056 ])
    (not:SI (reg:SI 78 [ D.26056 ])))
Failed to match this instruction:
(set (reg:SI 154 [ D.26056 ])
    (mod:SI (plus:SI (reg:SI 152 [ D.26056 ])
            (reg:SI 79 [ D.26056 ]))
        (reg/v:SI 109 [ num_tilings ])))

Trying 129 -> 133:
Failed to match this instruction:
(parallel [
        (set (reg:SI 156 [ D.26056 ])
            (plus:SI (plus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 154 [ D.26056 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:SI 156 [ D.26056 ])
    (plus:SI (plus:SI (reg:SI 78 [ D.26056 ])
            (reg:SI 154 [ D.26056 ]))
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 129.
modifying insn i3   133: r156:SI=r78:SI+r154:SI+0x1
      REG_DEAD r78:SI
      REG_DEAD r154:SI
deferring rescan insn with uid = 133.

Trying 132 -> 133:
Failed to match this instruction:
(set (reg:SI 156 [ D.26056 ])
    (plus:SI (plus:SI (mod:SI (reg:SI 152 [ D.26056 ])
                (reg/v:SI 109 [ num_tilings ]))
            (reg:SI 78 [ D.26056 ]))
        (const_int 1 [0x1])))

Trying 131, 132 -> 133:
Failed to match this instruction:
(set (reg:SI 156 [ D.26056 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 109 [ num_tilings ]))
            (reg:SI 78 [ D.26056 ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 154 [ D.26056 ])
    (plus:SI (reg:SI 151 [ D.26056 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 156 [ D.26056 ])
    (plus:SI (plus:SI (mod:SI (reg:SI 154 [ D.26056 ])
                (reg/v:SI 109 [ num_tilings ]))
            (reg:SI 78 [ D.26056 ]))
        (const_int 1 [0x1])))

Trying 130, 131, 132 -> 133:
Failed to match this instruction:
(set (reg:SI 156 [ D.26056 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (not:SI (reg:SI 78 [ D.26056 ]))
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ]))
            (reg:SI 78 [ D.26056 ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 154 [ D.26056 ])
    (not:SI (reg:SI 78 [ D.26056 ])))
Failed to match this instruction:
(set (reg:SI 156 [ D.26056 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (reg:SI 154 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ]))
                (reg/v:SI 109 [ num_tilings ]))
            (reg:SI 78 [ D.26056 ]))
        (const_int 1 [0x1])))

Trying 133 -> 134:
Failed to match this instruction:
(parallel [
        (set (reg:SI 82 [ D.26056 ])
            (plus:SI (plus:SI (minus:SI (reg:SI 78 [ D.26056 ])
                        (reg/v:SI 109 [ num_tilings ]))
                    (reg:SI 154 [ D.26056 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 82 [ D.26056 ])
    (plus:SI (plus:SI (minus:SI (reg:SI 78 [ D.26056 ])
                (reg/v:SI 109 [ num_tilings ]))
            (reg:SI 154 [ D.26056 ]))
        (const_int 1 [0x1])))

Trying 132, 133 -> 134:
Failed to match this instruction:
(parallel [
        (set (reg:SI 82 [ D.26056 ])
            (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 152 [ D.26056 ])
                            (reg/v:SI 109 [ num_tilings ]))
                        (reg:SI 78 [ D.26056 ]))
                    (reg/v:SI 109 [ num_tilings ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 82 [ D.26056 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ]))
                (reg:SI 78 [ D.26056 ]))
            (reg/v:SI 109 [ num_tilings ]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 156 [ D.26056 ])
    (mod:SI (reg:SI 152 [ D.26056 ])
        (reg/v:SI 109 [ num_tilings ])))

Trying 131, 132, 133 -> 134:
Failed to match this instruction:
(parallel [
        (set (reg:SI 82 [ D.26056 ])
            (plus:SI (minus:SI (plus:SI (mod:SI (plus:SI (reg:SI 151 [ D.26056 ])
                                (const_int -1 [0xffffffffffffffff]))
                            (reg/v:SI 109 [ num_tilings ]))
                        (reg:SI 78 [ D.26056 ]))
                    (reg/v:SI 109 [ num_tilings ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 82 [ D.26056 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (plus:SI (reg:SI 151 [ D.26056 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (reg/v:SI 109 [ num_tilings ]))
                (reg:SI 78 [ D.26056 ]))
            (reg/v:SI 109 [ num_tilings ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 156 [ D.26056 ])
    (plus:SI (reg:SI 151 [ D.26056 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 82 [ D.26056 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 156 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ]))
                (reg:SI 78 [ D.26056 ]))
            (reg/v:SI 109 [ num_tilings ]))
        (const_int 1 [0x1])))

Trying 140 -> 141:
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg/f:DI 163)
                    (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
            (plus:SI (reg:SI 79 [ D.26056 ])
                (reg:SI 72 [ ivtmp.127 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/f:DI 163)
            (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
    (plus:SI (reg:SI 79 [ D.26056 ])
        (reg:SI 72 [ ivtmp.127 ])))

Trying 144 -> 147:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 63 [ ivtmp.121 ])
                    (const_int 4 [0x4]))
                (reg:DI 71 [ D.26059 ])))
        (set (reg:DI 63 [ ivtmp.121 ])
            (plus:DI (reg:DI 63 [ ivtmp.121 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 63 [ ivtmp.121 ])
                    (const_int 4 [0x4]))
                (reg:DI 71 [ D.26059 ])))
        (set (reg:DI 63 [ ivtmp.121 ])
            (plus:DI (reg:DI 63 [ ivtmp.121 ])
                (const_int 4 [0x4])))
    ])

Trying 147 -> 148:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 63 [ ivtmp.121 ])
            (reg:DI 71 [ D.26059 ]))
        (label_ref:DI 174)
        (pc)))

Trying 144, 147 -> 148:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 63 [ ivtmp.121 ])
                        (const_int 4 [0x4]))
                    (reg:DI 71 [ D.26059 ]))
                (label_ref:DI 174)
                (pc)))
        (set (reg:DI 63 [ ivtmp.121 ])
            (plus:DI (reg:DI 63 [ ivtmp.121 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 63 [ ivtmp.121 ])
                        (const_int 4 [0x4]))
                    (reg:DI 71 [ D.26059 ]))
                (label_ref:DI 174)
                (pc)))
        (set (reg:DI 63 [ ivtmp.121 ])
            (plus:DI (reg:DI 63 [ ivtmp.121 ])
                (const_int 4 [0x4])))
    ])

Trying 150 -> 151:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 96 [ num_floats ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
    (reg/v:SI 95 [ j ]))

Trying 159 -> 163:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 95 [ j ])
                    (const_int 1 [0x1]))
                (reg/v:SI 109 [ num_tilings ])))
        (set (reg/v:SI 95 [ j ])
            (plus:SI (reg/v:SI 95 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 95 [ j ])
                    (const_int 1 [0x1]))
                (reg/v:SI 109 [ num_tilings ])))
        (set (reg/v:SI 95 [ j ])
            (plus:SI (reg/v:SI 95 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 163 -> 164:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 95 [ j ])
            (reg/v:SI 109 [ num_tilings ]))
        (label_ref:DI 179)
        (pc)))

Trying 159, 163 -> 164:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 95 [ j ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 109 [ num_tilings ]))
                (label_ref:DI 179)
                (pc)))
        (set (reg/v:SI 95 [ j ])
            (plus:SI (reg/v:SI 95 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 95 [ j ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 109 [ num_tilings ]))
                (label_ref:DI 179)
                (pc)))
        (set (reg/v:SI 95 [ j ])
            (plus:SI (reg/v:SI 95 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 171 -> 172:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 112 [ num_floats ])
            (const_int 0 [0]))
        (label_ref:DI 185)
        (pc)))
starting the processing of deferred insns
deleting insn with uid = 20.
deleting insn with uid = 36.
deleting insn with uid = 38.
deleting insn with uid = 39.
deleting insn with uid = 66.
deleting insn with uid = 68.
deleting insn with uid = 106.
deleting insn with uid = 108.
deleting insn with uid = 129.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 40.
deleting insn with uid = 40.
rescanning insn with uid = 67.
deleting insn with uid = 67.
rescanning insn with uid = 69.
deleting insn with uid = 69.
rescanning insn with uid = 107.
deleting insn with uid = 107.
rescanning insn with uid = 109.
deleting insn with uid = 109.
rescanning insn with uid = 133.
deleting insn with uid = 133.
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,19u} r7={1d,23u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,19u,1e} r17={28d,8u} r18={4d} r19={4d} r20={1d,26u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={1d,2u} r63={2d,6u} r66={1d,1u} r71={1d,1u} r72={2d,2u} r77={1d,1u} r78={1d,5u} r79={1d,4u} r82={2d,1u} r91={2d,2u} r92={2d,4u} r94={1d,1u} r95={2d,5u} r96={2d,1u} r102={1d,1u} r108={1d,1u} r109={1d,8u} r110={1d,1u} r111={1d,1u} r112={1d,8u} r113={1d,1u} r114={1d,3u} r117={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r142={1d,1u} r146={1d,2u} r148={1d,1u} r149={1d} r151={1d,1u} r152={1d,2u} r154={1d,1u} r155={1d} r156={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,2u} r163={2d,3u} r164={2d,2u} 
;;    total ref usage 486{283d,200u,3e} in 98{94 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 62 108 109 110 111 112 113 114 115
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 17 [flags] 62 108 109 110 111 112 113 114 115
;; live  kill	 17 [flags]
(note 18 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 18 5 2 (set (reg/v/f:DI 108 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 109 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (reg/v/f:DI 110 [ ctable ])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ctable ])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:DI 111 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 112 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 9 8 10 2 (set (reg/v/f:DI 113 [ ints ])
        (reg:DI 38 r9 [ ints ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ ints ])
        (nil)))
(insn 10 9 11 2 (set (reg/v:SI 114 [ num_ints ])
        (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])
        (nil)))
(note 11 10 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 11 21 2 NOTE_INSN_DELETED)
(insn 21 20 22 2 (set (reg/v:SI 62 [ num_coordinates ])
        (plus:SI (plus:SI (reg/v:SI 112 [ num_floats ])
                (reg/v:SI 114 [ num_ints ]))
            (const_int 1 [0x1]))) tiles.cpp:89 266 {*leasi}
     (nil))
(debug_insn 22 21 24 2 (var_location:SI num_coordinates (reg/v:SI 62 [ num_coordinates ])) tiles.cpp:89 -1
     (nil))
(debug_insn 24 22 25 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 25 24 26 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 114 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:91 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 26 25 52 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) tiles.cpp:91 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 34)
;;  succ:       4 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112 113 114
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112 113 114

;; basic block 3, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 52 26 27 3 54 "" [0 uses])
(note 27 52 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 29 28 30 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 112 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:94 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 30 29 34 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 63)
;;  succ:       6 [95.2%] 
;;              5 [4.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112

;; basic block 4, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       2 [97.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112 113 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 113 114
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 117 118 119 120 121 122 162
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112 113 114
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 117 118 119 120 121 122 162
;; live  kill	 17 [flags]
(code_label 34 30 35 4 51 "" [1 uses])
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 36 35 37 4 NOTE_INSN_DELETED)
(insn 37 36 38 4 (set (reg:DI 117 [ D.26059 ])
        (sign_extend:DI (reg/v:SI 112 [ num_floats ]))) tiles.cpp:91 149 {*extendsidi2_rex64}
     (nil))
(note 38 37 39 4 NOTE_INSN_DELETED)
(note 39 38 40 4 NOTE_INSN_DELETED)
(insn 40 39 41 4 (set (reg:DI 120 [ D.26061 ])
        (plus:DI (plus:DI (mult:DI (reg:DI 117 [ D.26059 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -172 [0xffffffffffffff54]))) tiles.cpp:91 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 117 [ D.26059 ])
        (nil)))
(insn 41 40 42 4 (set (reg:DI 121 [ D.26059 ])
        (sign_extend:DI (reg/v:SI 114 [ num_ints ]))) tiles.cpp:91 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 114 [ num_ints ])
        (nil)))
(insn 42 41 46 4 (parallel [
            (set (reg:DI 122 [ D.26059 ])
                (ashift:DI (reg:DI 121 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 121 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 46 42 47 4 (set (reg:DI 1 dx)
        (reg:DI 122 [ D.26059 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 122 [ D.26059 ])
        (nil)))
(insn 47 46 48 4 (set (reg:DI 4 si)
        (reg/v/f:DI 113 [ ints ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 113 [ ints ])
        (nil)))
(insn 48 47 49 4 (set (reg:DI 5 di)
        (reg:DI 120 [ D.26061 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 120 [ D.26061 ])
        (nil)))
(call_insn 49 48 55 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b82f20da500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112

;; basic block 5, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 55 49 56 5 53 "" [0 uses])
(note 56 55 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 5 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 58 57 59 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 109 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:100 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 59 58 63 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 103)
;;  succ:       9 [91.0%] 
;;              19 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112

;; basic block 6, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       3 [95.2%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109 112
;; lr  def 	 17 [flags] 77 92 102 128 129 130 164
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; live  gen 	 77 92 102 128 129 130 164
;; live  kill	 17 [flags]
(code_label 63 59 64 6 52 "" [1 uses])
(note 64 63 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 6 (set (reg:SF 102 [ D.26057 ])
        (float:SF (reg/v:SI 109 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(note 66 65 67 6 NOTE_INSN_DELETED)
(insn 67 66 68 6 (set (reg:DI 129 [ D.26059 ])
        (zero_extend:DI (plus:SI (reg/v:SI 112 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 68 67 69 6 NOTE_INSN_DELETED)
(insn 69 68 12 6 (set (reg:DI 77 [ D.26059 ])
        (plus:DI (mult:DI (reg:DI 129 [ D.26059 ])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 129 [ D.26059 ])
        (nil)))
(insn 12 69 192 6 (set (reg:DI 92 [ ivtmp.138 ])
        (const_int 0 [0])) tiles.cpp:94 87 {*movdi_internal_rex64}
     (nil))
(insn 192 12 85 6 (set (reg/f:DI 164)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 77 92 102 108 109 110 111 112 164
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 77 92 102 108 109 110 111 112 164

;; basic block 7, loop depth 0, count 0, freq 942, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       7 [95.2%]  (FALLTHRU,DFS_BACK)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 77 92 102 108 109 110 111 112 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 92 131 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 77 92 102 108 109 110 111 112 164
;; live  gen 	 17 [flags] 21 [xmm0] 66 92 131 133
;; live  kill	 17 [flags]
(code_label 85 192 70 7 58 "" [0 uses])
(note 70 85 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 72 71 73 7 (set (reg:SF 131 [ D.26057 ])
        (mult:SF (reg:SF 102 [ D.26057 ])
            (mem:SF (plus:DI (reg/v/f:DI 111 [ floats ])
                    (reg:DI 92 [ ivtmp.138 ])) [0 MEM[base: floats_26(D), index: ivtmp.138_58, offset: 0B]+0 S4 A32]))) tiles.cpp:95 777 {*fop_sf_comm_sse}
     (nil))
(insn 73 72 74 7 (set (reg:SF 21 xmm0)
        (reg:SF 131 [ D.26057 ])) tiles.cpp:95 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 131 [ D.26057 ])
        (nil)))
(call_insn/u 74 73 75 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:95 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 75 74 77 7 (set (reg:SF 66 [ D.26057 ])
        (reg:SF 21 xmm0)) tiles.cpp:95 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
(insn 77 75 78 7 (set (reg:SI 133)
        (fix:SI (reg:SF 66 [ D.26057 ]))) tiles.cpp:95 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 66 [ D.26057 ])
        (nil)))
(insn 78 77 80 7 (set (mem:SI (plus:DI (reg/f:DI 164)
                (reg:DI 92 [ ivtmp.138 ])) [0 MEM[symbol: qstate, index: ivtmp.138_58, offset: 0B]+0 S4 A32])
        (reg:SI 133)) tiles.cpp:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 80 78 81 7 (var_location:SI i (debug_expr:SI D#9)) -1
     (nil))
(insn 81 80 82 7 (parallel [
            (set (reg:DI 92 [ ivtmp.138 ])
                (plus:DI (reg:DI 92 [ ivtmp.138 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 82 81 83 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 92 [ ivtmp.138 ])
            (reg:DI 77 [ D.26059 ]))) tiles.cpp:94 8 {*cmpdi_1}
     (nil))
(jump_insn 83 82 88 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 88)
;;  succ:       7 [95.2%]  (FALLTHRU,DFS_BACK)
;;              8 [4.8%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 77 92 102 108 109 110 111 112 164
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 77 92 102 108 109 110 111 112 164

;; basic block 8, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 7, next block 9, flags: (RTL)
;;  pred:       7 [4.8%]  (LOOP_EXIT)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(6){ }u79(7){ }u80(16){ }u81(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 134 135 163
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 134 135 163
;; live  kill	 17 [flags]
(code_label 88 83 89 8 57 "" [1 uses])
(note 89 88 90 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 8 (set (reg:DI 134 [ D.26059 ])
        (sign_extend:DI (reg/v:SI 112 [ num_floats ]))) tiles.cpp:96 149 {*extendsidi2_rex64}
     (nil))
(insn 91 90 92 8 (parallel [
            (set (reg:DI 135 [ D.26059 ])
                (ashift:DI (reg:DI 134 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:96 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 134 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 92 91 95 8 (parallel [
            (set (reg/f:DI 163)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 95 92 96 8 (set (reg:DI 1 dx)
        (reg:DI 135 [ D.26059 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 135 [ D.26059 ])
        (nil)))
(insn 96 95 97 8 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 97 96 98 8 (set (reg:DI 5 di)
        (reg/f:DI 163)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 163)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00]))
            (nil))))
(call_insn 98 97 103 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b82f20da600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112

;; basic block 9, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       5 [91.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u92(6){ }u93(7){ }u94(16){ }u95(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108 112
;; lr  def 	 17 [flags] 71 91 95 141 142 143 162
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  gen 	 71 91 95 141 142 143 162
;; live  kill	 17 [flags]
(code_label 103 98 104 9 55 "" [1 uses])
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 9 (set (reg:DI 91 [ ivtmp.132 ])
        (reg/v/f:DI 108 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 108 [ the_tiles ])
        (nil)))
(note 106 105 107 9 NOTE_INSN_DELETED)
(insn 107 106 108 9 (set (reg:DI 142 [ D.26059 ])
        (zero_extend:DI (plus:SI (reg/v:SI 112 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 108 107 109 9 NOTE_INSN_DELETED)
(insn 109 108 17 9 (set (reg:DI 71 [ D.26059 ])
        (plus:DI (mult:DI (reg:DI 142 [ D.26059 ])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 142 [ D.26059 ])
        (nil)))
(insn 17 109 193 9 (set (reg/v:SI 95 [ j ])
        (const_int 0 [0])) tiles.cpp:100 89 {*movsi_internal}
     (nil))
(insn 193 17 174 9 (set (reg/f:DI 162)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))) 267 {*leadi}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162

;; basic block 10, loop depth 0, count 0, freq 9524, maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       13 [95.2%]  (DFS_BACK)
;;              18 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 163 164
;; lr  def 	 17 [flags] 78 79
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; live  gen 	 17 [flags] 78 79
;; live  kill	
(code_label 174 193 113 10 64 "" [1 uses])
(note 113 174 114 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 116 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 116 114 118 10 (set (reg:SI 78 [ D.26056 ])
        (mem:SI (plus:DI (reg/f:DI 164)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 118 116 119 10 (set (reg:SI 79 [ D.26056 ])
        (mem:SI (plus:DI (reg/f:DI 163)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 119 118 120 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 78 [ D.26056 ])
            (reg:SI 79 [ D.26056 ]))) tiles.cpp:106 7 {*cmpsi_1}
     (nil))
(jump_insn 120 119 121 10 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) tiles.cpp:106 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 127)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              12 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164

;; basic block 11, loop depth 0, count 0, freq 4762, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 79 109
;; lr  def 	 17 [flags] 82 146 148 149
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; live  gen 	 82 146 148 149
;; live  kill	 17 [flags]
(note 121 120 122 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 122 121 123 11 (parallel [
            (set (reg:SI 146 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 123 122 124 11 (parallel [
            (set (reg:SI 149)
                (div:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 148 [ D.26056 ])
                (mod:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 146 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:SI 149)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 124 123 127 11 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 148 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 148 [ D.26056 ])
        (expr_list:REG_DEAD (reg:SI 78 [ D.26056 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164

;; basic block 12, loop depth 0, count 0, freq 4762, maybe hot
;;  prev block 11, next block 13, flags: (RTL, MODIFIED)
;;  pred:       10 [50.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u125(6){ }u126(7){ }u127(16){ }u128(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 79 109
;; lr  def 	 17 [flags] 82 150 151 152 154 155 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; live  gen 	 82 150 151 152 154 155 156
;; live  kill	 17 [flags]
(code_label 127 124 128 12 60 "" [1 uses])
(note 128 127 129 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 129 128 130 12 NOTE_INSN_DELETED)
(insn 130 129 131 12 (parallel [
            (set (reg:SI 151 [ D.26056 ])
                (minus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 78 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 131 130 132 12 (parallel [
            (set (reg:SI 152 [ D.26056 ])
                (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 151 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 132 131 133 12 (parallel [
            (set (reg:SI 155)
                (div:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 154 [ D.26056 ])
                (mod:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 152 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:SI 155)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 133 132 134 12 (set (reg:SI 156 [ D.26056 ])
        (plus:SI (plus:SI (reg:SI 78 [ D.26056 ])
                (reg:SI 154 [ D.26056 ]))
            (const_int 1 [0x1]))) tiles.cpp:109 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 78 [ D.26056 ])
        (expr_list:REG_DEAD (reg:SI 154 [ D.26056 ])
            (nil))))
(insn 134 133 135 12 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 156 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 156 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164

;; basic block 13, loop depth 0, count 0, freq 9524, maybe hot
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 79 82 162 163
;; lr  def 	 17 [flags] 63 72 159
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; live  gen 	 17 [flags] 63 72 159
;; live  kill	 17 [flags]
(code_label 135 134 136 13 61 "" [0 uses])
(note 136 135 138 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 138 136 140 13 (set (mem:SI (plus:DI (reg/f:DI 162)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: coordinates, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 82 [ D.26056 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 82 [ D.26056 ])
        (nil)))
(insn 140 138 141 13 (parallel [
            (set (reg:SI 159)
                (plus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 72 [ ivtmp.127 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:112 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 79 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 141 140 143 13 (set (mem:SI (plus:DI (reg/f:DI 163)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 159)) tiles.cpp:112 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 143 141 144 13 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))
(insn 144 143 145 13 (parallel [
            (set (reg:DI 63 [ ivtmp.121 ])
                (plus:DI (reg:DI 63 [ ivtmp.121 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 145 144 147 13 (parallel [
            (set (reg:SI 72 [ ivtmp.127 ])
                (plus:SI (reg:SI 72 [ ivtmp.127 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 147 145 148 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 63 [ ivtmp.121 ])
            (reg:DI 71 [ D.26059 ]))) tiles.cpp:103 8 {*cmpdi_1}
     (nil))
(jump_insn 148 147 181 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 174)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 174)
;;  succ:       10 [95.2%]  (DFS_BACK)
;;              14 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164

;; basic block 14, loop depth 0, count 0, freq 453, maybe hot
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       13 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u158(6){ }u159(7){ }u160(16){ }u161(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  gen 	 96
;; live  kill	
(note 181 148 15 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 15 181 185 14 (set (reg/v:SI 96 [ num_floats ])
        (reg/v:SI 112 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162

;; basic block 15, loop depth 0, count 0, freq 23, maybe hot
;;  prev block 14, next block 16, flags: (RTL)
;;  pred:       17 [4.8%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u163(6){ }u164(7){ }u165(16){ }u166(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  gen 	 96
;; live  kill	
(code_label 185 15 184 15 65 "" [1 uses])
(note 184 185 16 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 16 184 170 15 (set (reg/v:SI 96 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162

;; basic block 16, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 15, next block 17, flags: (RTL)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u167(6){ }u168(7){ }u169(16){ }u170(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 91 95 96 109 110 162
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 91 94 95 160
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 91 94 95 160
;; live  kill	 17 [flags]
(code_label 170 16 149 16 63 "" [0 uses])
(note 149 170 150 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 150 149 151 16 (set (reg:DI 160 [ num_floats ])
        (sign_extend:DI (reg/v:SI 96 [ num_floats ]))) tiles.cpp:115 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 96 [ num_floats ])
        (nil)))
(insn 151 150 153 16 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 160 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 95 [ j ])) tiles.cpp:115 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 160 [ num_floats ])
        (nil)))
(insn 153 151 154 16 (set (reg:DI 1 dx)
        (reg/v/f:DI 110 [ ctable ])) tiles.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 154 153 155 16 (set (reg:SI 4 si)
        (reg/v:SI 62 [ num_coordinates ])) tiles.cpp:117 89 {*movsi_internal}
     (nil))
(insn 155 154 156 16 (set (reg:DI 5 di)
        (reg/f:DI 162)) tiles.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 156 155 157 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b82f1f16800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:117 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 157 156 158 16 (set (reg:SI 94 [ D.26056 ])
        (reg:SI 0 ax)) tiles.cpp:117 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 158 157 159 16 (set (mem:SI (reg:DI 91 [ ivtmp.132 ]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 94 [ D.26056 ])) tiles.cpp:117 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94 [ D.26056 ])
        (nil)))
(insn 159 158 161 16 (parallel [
            (set (reg/v:SI 95 [ j ])
                (plus:SI (reg/v:SI 95 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:100 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 161 159 162 16 (var_location:SI j (reg/v:SI 95 [ j ])) -1
     (nil))
(insn 162 161 163 16 (parallel [
            (set (reg:DI 91 [ ivtmp.132 ])
                (plus:DI (reg:DI 91 [ ivtmp.132 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 163 162 164 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 95 [ j ])
            (reg/v:SI 109 [ num_tilings ]))) tiles.cpp:100 7 {*cmpsi_1}
     (nil))
(jump_insn 164 163 166 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 179)
;;  succ:       17 [91.0%]  (FALLTHRU,DFS_BACK)
;;              19 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162

;; basic block 17, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 16, next block 18, flags: (RTL)
;;  pred:       16 [91.0%]  (FALLTHRU,DFS_BACK)
;;              9 [100.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ }u193(7){ }u194(16){ }u195(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 166 164 167 17 59 "" [0 uses])
(note 167 166 168 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 17 (var_location:SI j (reg/v:SI 95 [ j ])) -1
     (nil))
(debug_insn 169 168 171 17 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 171 169 172 17 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 112 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:103 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 172 171 173 17 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 185)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 185)
;;  succ:       18 [95.2%]  (FALLTHRU)
;;              15 [4.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162

;; basic block 18, loop depth 0, count 0, freq 453, maybe hot
;;  prev block 17, next block 19, flags: (RTL)
;;  pred:       17 [95.2%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 63 72 163 164
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  gen 	 63 72 163 164
;; live  kill	
(note 173 172 13 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 13 173 14 18 (set (reg:SI 72 [ ivtmp.127 ])
        (const_int 1 [0x1])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
(insn 14 13 194 18 (set (reg:DI 63 [ ivtmp.121 ])
        (const_int 0 [0])) tiles.cpp:103 87 {*movdi_internal_rex64}
     (nil))
(insn 194 14 195 18 (set (reg/f:DI 164)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
(insn 195 194 179 18 (set (reg/f:DI 163)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))) 267 {*leadi}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164

;; basic block 19, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 18, next block 1, flags: (RTL)
;;  pred:       16 [9.0%]  (LOOP_EXIT)
;;              5 [9.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u205(6){ }u206(7){ }u207(16){ }u208(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 179 195 180 19 50 "" [1 uses])
(note 180 179 0 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void collision_table::reset() (_ZN15collision_table5resetEv, funcdef_no=1065, decl_uid=23655, cgraph_uid=309)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 9: 0
insn_cost 4: 4
insn_cost 5: 4
insn_cost 10: 8
insn_cost 11: 0
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 21: 0
insn_cost 22: 8
insn_cost 24: 2
insn_cost 25: 0
insn_cost 27: 0
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 32: 8
insn_cost 33: 0

Trying 10 -> 11:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (mem/j:DI (reg/f:DI 66 [ this ]) [0 this_5(D)->m+0 S8 A64])
            (const_int 0 [0]))
        (label_ref:DI 41)
        (pc)))

Trying 22 -> 24:
Failed to match this instruction:
(set (mem:DI (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 66 [ this ])
                    (const_int 8 [0x8])) [0 this_5(D)->data+0 S8 A64])
            (reg:DI 65 [ ivtmp.146 ])) [0 *_10+0 S8 A64])
    (const_int -1 [0xffffffffffffffff]))

Trying 28 -> 32:

Trying 32 -> 33:
Failed to match this instruction:
(set (pc)
    (if_then_else (ge (reg:DI 59 [ D.26075 ])
            (mem/j:DI (reg/f:DI 66 [ this ]) [0 this_5(D)->m+0 S8 A64]))
        (label_ref 31)
        (pc)))

Trying 28, 32 -> 33:
starting the processing of deferred insns
ending the processing of deferred insns


void collision_table::reset()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,5u} r7={1d,5u} r16={1d,4u} r17={4d,2u} r20={1d,5u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} r63={2d,4u} r65={2d,2u} r66={1d,6u} r67={1d,1u} 
;;    total ref usage 66{30d,36u,0e} in 19{19 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 63 65 66
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 63 65 66
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/f:DI 66 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:201 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 4 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 4 9 5 2 (set (reg:DI 63 [ ivtmp.147 ])
        (const_int 1 [0x1])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 10 2 (set (reg:DI 65 [ ivtmp.146 ])
        (const_int 0 [0])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 10 5 11 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/j:DI (reg/f:DI 66 [ this ]) [0 this_5(D)->m+0 S8 A64])
            (const_int 0 [0]))) tiles.cpp:202 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 11 10 31 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 41)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 41)
;;  succ:       4 [91.0%] 
;;              3 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66

;; basic block 3, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [9.0%]  (FALLTHRU)
;;              4 [9.0%]  (LOOP_EXIT)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; live  gen 	
;; live  kill	
(code_label 31 11 12 3 71 "" [1 uses])
(note 12 31 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (mem/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 24 [0x18])) [0 this_5(D)->calls+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:203 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 3 (set (mem/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 32 [0x20])) [0 this_5(D)->clearhits+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:204 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 41 3 (set (mem/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 40 [0x28])) [0 this_5(D)->collisions+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:205 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66 [ this ])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2 [91.0%] 
;;              4 [91.0%]  (FALLTHRU,DFS_BACK)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; lr  def 	 17 [flags] 59 63 65 67
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  gen 	 17 [flags] 59 63 65 67
;; live  kill	 17 [flags]
(code_label 41 15 40 4 73 "" [1 uses])
(note 40 41 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 40 22 4 (var_location:SI i (plus:SI (subreg:SI (reg:DI 63 [ ivtmp.147 ]) 0)
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(insn 22 21 24 4 (set (reg/f:DI 67 [ this_5(D)->data ])
        (mem/f/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 8 [0x8])) [0 this_5(D)->data+0 S8 A64])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 24 22 25 4 (set (mem:DI (plus:DI (reg/f:DI 67 [ this_5(D)->data ])
                (reg:DI 65 [ ivtmp.146 ])) [0 *_10+0 S8 A64])
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67 [ this_5(D)->data ])
        (nil)))
(debug_insn 25 24 27 4 (var_location:SI D#10 (subreg:SI (reg:DI 63 [ ivtmp.147 ]) 0)) -1
     (nil))
(debug_insn 27 25 28 4 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))
(insn 28 27 29 4 (set (reg:DI 59 [ D.26075 ])
        (reg:DI 63 [ ivtmp.147 ])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 4 (parallel [
            (set (reg:DI 65 [ ivtmp.146 ])
                (plus:DI (reg:DI 65 [ ivtmp.146 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 30 29 32 4 (parallel [
            (set (reg:DI 63 [ ivtmp.147 ])
                (plus:DI (reg:DI 63 [ ivtmp.147 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 32 30 33 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 59 [ D.26075 ])
            (mem/j:DI (reg/f:DI 66 [ this ]) [0 this_5(D)->m+0 S8 A64]))) tiles.cpp:202 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 59 [ D.26075 ])
        (nil)))
(jump_insn 33 32 39 4 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 31)
;;  succ:       4 [91.0%]  (FALLTHRU,DFS_BACK)
;;              3 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66

;; basic block 5, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 4, next block 1, flags: (RTL)
;;  pred:       3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 39 33 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function collision_table::collision_table(int, int) (_ZN15collision_tableC2Eii, funcdef_no=1067, decl_uid=23671, cgraph_uid=311)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 11: 0
insn_cost 12: 4
insn_cost 13: 0
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0
insn_cost 30: 0
insn_cost 31: 4
insn_cost 32: 3
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 0
insn_cost 36: 4
insn_cost 37: 0
insn_cost 6: 4
insn_cost 43: 0
insn_cost 44: 4
insn_cost 46: 0
insn_cost 48: 4
insn_cost 49: 0
insn_cost 52: 4
insn_cost 53: 3
insn_cost 78: 4
insn_cost 80: 2
insn_cost 79: 4
insn_cost 81: 8
insn_cost 60: 4
insn_cost 61: 0
insn_cost 62: 4
insn_cost 63: 4
insn_cost 65: 4
insn_cost 66: 4
insn_cost 67: 4
insn_cost 68: 0

Trying 12 -> 13:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 69 [ size ])
            (const_int 2 [0x2]))
        (label_ref 50)
        (pc)))

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (zero_extract:SI (subreg:DI (reg/v:SI 69 [ size ]) 0)
            (const_int 1 [0x1])
            (const_int 0 [0]))
        (const_int 0 [0])))
deferring deletion of insn with uid = 15.
modifying insn i3    16: flags:CCZ=cmp(zero_extract(r69:SI#0,0x1,0),0)
deferring rescan insn with uid = 16.

Trying 16 -> 17:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (subreg:DI (reg/v:SI 69 [ size ]) 0)
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))
        (label_ref 28)
        (pc)))

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (zero_extract:SI (subreg:DI (reg/v:SI 62 [ size ]) 0)
            (const_int 1 [0x1])
            (const_int 0 [0]))
        (const_int 0 [0])))
deferring deletion of insn with uid = 22.
modifying insn i3    23: flags:CCZ=cmp(zero_extract(r62:SI#0,0x1,0),0)
deferring rescan insn with uid = 23.

Trying 23 -> 24:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (subreg:DI (reg/v:SI 62 [ size ]) 0)
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))
        (label_ref 28)
        (pc)))

Trying 32 -> 35:

Trying 33 -> 35:

Trying 34 -> 35:

Trying 33, 32 -> 35:

Trying 34, 32 -> 35:

Trying 34, 33 -> 35:

Trying 36 -> 37:

Trying 44 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg/v:SI 62 [ size ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 62 [ size ])
            (ashiftrt:SI (reg/v:SI 62 [ size ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg/v:SI 62 [ size ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 62 [ size ])
            (ashiftrt:SI (reg/v:SI 62 [ size ])
                (const_int 1 [0x1])))
    ])

Trying 48 -> 49:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 62 [ size ])
            (const_int 2 [0x2]))
        (label_ref 47)
        (pc)))

Trying 44, 48 -> 49:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (reg/v:SI 62 [ size ])
                    (const_int 5 [0x5]))
                (label_ref 47)
                (pc)))
        (set (reg/v:SI 62 [ size ])
            (ashiftrt:SI (reg/v:SI 62 [ size ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (reg/v:SI 62 [ size ])
                    (const_int 5 [0x5]))
                (label_ref 47)
                (pc)))
        (set (reg/v:SI 62 [ size ])
            (ashiftrt:SI (reg/v:SI 62 [ size ])
                (const_int 1 [0x1])))
    ])

Trying 52 -> 78:
Failed to match this instruction:
(parallel [
        (set (reg:DI 76)
            (ashift:DI (sign_extend:DI (reg/v:SI 69 [ size ]))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 75 [ size ])
            (sign_extend:DI (reg/v:SI 69 [ size ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 76)
            (ashift:DI (sign_extend:DI (reg/v:SI 69 [ size ]))
                (const_int 3 [0x3])))
        (set (reg:DI 75 [ size ])
            (sign_extend:DI (reg/v:SI 69 [ size ])))
    ])

Trying 53 -> 79:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (reg:DI 75 [ size ])
        (const_int 1143914305352105984 [0xfe0000000000000])))

Trying 78 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:CC 17 flags)
            (const_int 0 [0]))
        (ashift:DI (reg:DI 75 [ size ])
            (const_int 3 [0x3]))
        (reg:DI 77)))

Trying 80 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:CC 17 flags)
            (const_int 0 [0]))
        (reg:DI 76)
        (const_int -1 [0xffffffffffffffff])))

Trying 79 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:DI 75 [ size ])
            (reg:DI 73))
        (reg:DI 76)
        (reg:DI 77)))

Trying 52, 78 -> 81:

Trying 53, 79 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:DI 75 [ size ])
            (const_int 1143914305352105984 [0xfe0000000000000]))
        (reg:DI 76)
        (reg:DI 77)))
Failed to match this instruction:
(set (reg:CC 17 flags)
    (leu (reg:DI 75 [ size ])
        (const_int 1143914305352105984 [0xfe0000000000000])))

Trying 80, 78 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:CC 17 flags)
            (const_int 0 [0]))
        (ashift:DI (reg:DI 75 [ size ])
            (const_int 3 [0x3]))
        (const_int -1 [0xffffffffffffffff])))
Successfully matched this instruction:
(set (reg:DI 77)
    (ashift:DI (reg:DI 75 [ size ])
        (const_int 3 [0x3])))

Trying 79, 78 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:DI 75 [ size ])
            (reg:DI 73))
        (ashift:DI (reg:DI 75 [ size ])
            (const_int 3 [0x3]))
        (reg:DI 77)))

Trying 79, 80 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:DI 75 [ size ])
            (reg:DI 73))
        (reg:DI 76)
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:CC 17 flags)
    (leu (reg:DI 75 [ size ])
        (reg:DI 73)))

Trying 52, 80, 78 -> 81:

Trying 53, 79, 78 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:DI 75 [ size ])
            (const_int 1143914305352105984 [0xfe0000000000000]))
        (ashift:DI (reg:DI 75 [ size ])
            (const_int 3 [0x3]))
        (reg:DI 77)))

Trying 53, 79, 80 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:DI 75 [ size ])
            (const_int 1143914305352105984 [0xfe0000000000000]))
        (reg:DI 76)
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:CC 17 flags)
    (leu (reg:DI 75 [ size ])
        (const_int 1143914305352105984 [0xfe0000000000000])))

Trying 79 -> 81:
Failed to match this instruction:
(set (reg:DI 59 [ iftmp.7 ])
    (if_then_else:DI (leu (reg:DI 75 [ size ])
            (const_int 1143914305352105984 [0xfe0000000000000]))
        (reg:DI 76)
        (reg:DI 77)))
starting the processing of deferred insns
deleting insn with uid = 15.
deleting insn with uid = 22.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns


collision_table::collision_table(int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,2u} r1={6d,2u} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,8u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,7u} r17={11d,5u,1e} r18={4d} r19={4d} r20={1d,8u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r59={1d,1u} r62={2d,5u} r64={1d,1u} r68={1d,4u} r69={1d,6u} r70={1d,1u} r73={1d,1u} r75={1d,3u,1e} r76={1d,1u,1e} r77={1d,1u} 
;;    total ref usage 298{220d,75u,3e} in 38{34 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 454, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 68 69 70
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 68 69 70
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 68 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:208 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 69 [ size ])
        (reg:SI 4 si [ size ])) tiles.cpp:208 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ size ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 70 [ safety ])
        (reg:SI 1 dx [ safety ])) tiles.cpp:208 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ safety ])
        (nil)))
(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 5 12 2 (var_location:SI tmp (reg/v:SI 69 [ size ])) -1
     (nil))
(insn 12 11 13 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 69 [ size ])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 50)
;;  succ:       3 [95.5%]  (FALLTHRU)
;;              8 [4.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70

;; basic block 3, loop depth 0, count 0, freq 430, maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 [95.5%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 17 [flags] 71
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  gen 	 17 [flags] 71
;; live  kill	 17 [flags]
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 15 14 16 3 NOTE_INSN_DELETED)
(insn 16 15 17 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (zero_extract:SI (subreg:DI (reg/v:SI 69 [ size ]) 0)
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) tiles.cpp:211 391 {*testqi_ext_3}
     (nil))
(jump_insn 17 16 47 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 28)
;;  succ:       5 [0.0%] 
;;              6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70

;; basic block 4, loop depth 0, count 0, freq 9120, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       7 [95.5%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ }u18(7){ }u19(16){ }u20(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 72
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70
;; live  gen 	 17 [flags] 72
;; live  kill	 17 [flags]
(code_label 47 17 21 4 80 "" [1 uses])
(note 21 47 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 22 21 23 4 NOTE_INSN_DELETED)
(insn 23 22 24 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (zero_extract:SI (subreg:DI (reg/v:SI 62 [ size ]) 0)
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) tiles.cpp:211 391 {*testqi_ext_3}
     (nil))
(jump_insn 24 23 28 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 28)
;;  succ:       5 [0.0%]  (LOOP_EXIT)
;;              7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70

;; basic block 5, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [0.0%]  (LOOP_EXIT)
;;              3 [0.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 28 24 29 5 77 "" [2 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b82f85a0130 *.LC1>)) -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 1 dx)
        (reg/v:SI 69 [ size ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 69 [ size ])
        (nil)))
(insn 32 31 33 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b82f85a0130 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 34 5 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 34 33 35 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 91 {*movqi_internal}
     (nil))
(call_insn 35 34 36 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b82f0908600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 36 35 37 5 (set (reg:SI 5 di)
        (const_int 0 [0])) tiles.cpp:213 89 {*movsi_internal}
     (nil))
(call_insn 37 36 40 5 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b82f08ee700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:213 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 430, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       3 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  gen 	 62
;; live  kill	
(note 40 37 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 40 41 6 (set (reg/v:SI 62 [ size ])
        (reg/v:SI 69 [ size ])) tiles.cpp:211 89 {*movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70

;; basic block 7, loop depth 0, count 0, freq 9546, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(6){ }u42(7){ }u43(16){ }u44(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70
;; live  gen 	 17 [flags] 62
;; live  kill	 17 [flags]
(code_label 41 6 42 7 79 "" [0 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (var_location:SI tmp (reg/v:SI 62 [ size ])) -1
     (nil))
(insn 44 43 46 7 (parallel [
            (set (reg/v:SI 62 [ size ])
                (ashiftrt:SI (reg/v:SI 62 [ size ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:215 546 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 46 44 48 7 (var_location:SI tmp (reg/v:SI 62 [ size ])) -1
     (nil))
(insn 48 46 49 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 62 [ size ])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 49 48 50 7 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 47)
;;  succ:       4 [95.5%] 
;;              8 [4.5%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70

;; basic block 8, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 7, next block 1, flags: (RTL)
;;  pred:       7 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              2 [4.5%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(6){ }u51(7){ }u52(16){ }u53(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 64 73 75 76 77
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 59 64 73 75 76 77
;; live  kill	 17 [flags]
(code_label 50 49 51 8 76 "" [1 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 8 (set (reg:DI 75 [ size ])
        (sign_extend:DI (reg/v:SI 69 [ size ]))) tiles.cpp:217 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 69 [ size ])
        (nil)))
(insn 53 52 78 8 (set (reg:DI 73)
        (const_int 1143914305352105984 [0xfe0000000000000])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (nil))
(insn 78 53 80 8 (parallel [
            (set (reg:DI 76)
                (ashift:DI (reg:DI 75 [ size ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:217 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 80 78 79 8 (set (reg:DI 77)
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (nil))
(insn 79 80 81 8 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 75 [ size ])
            (reg:DI 73))) tiles.cpp:217 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 73)
        (expr_list:REG_EQUAL (compare:CC (reg:DI 75 [ size ])
                (const_int 1143914305352105984 [0xfe0000000000000]))
            (nil))))
(insn 81 79 60 8 (set (reg:DI 59 [ iftmp.7 ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:DI 76)
            (reg:DI 77))) tiles.cpp:217 934 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:DI 77)
        (expr_list:REG_DEAD (reg:DI 76)
            (expr_list:REG_DEAD (reg:CC 17 flags)
                (expr_list:REG_EQUAL (if_then_else:DI (leu (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:DI 76)
                        (const_int -1 [0xffffffffffffffff]))
                    (nil))))))
(insn 60 81 61 8 (set (reg:DI 5 di)
        (reg:DI 59 [ iftmp.7 ])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 59 [ iftmp.7 ])
        (nil)))
(call_insn 61 60 62 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Znam") [flags 0x41]  <function_decl 0x2b82f096c800 operator new []>) [0 operator new [] S1 A8])
            (const_int 0 [0]))) tiles.cpp:217 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 62 61 63 8 (set (reg/f:DI 64 [ D.26081 ])
        (reg:DI 0 ax)) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 63 62 65 8 (set (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 8 [0x8])) [0 this_14(D)->data+0 S8 A64])
        (reg/f:DI 64 [ D.26081 ])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64 [ D.26081 ])
        (nil)))
(insn 65 63 66 8 (set (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_14(D)->m+0 S8 A64])
        (reg:DI 75 [ size ])) tiles.cpp:218 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 75 [ size ])
        (nil)))
(insn 66 65 67 8 (set (mem/j:SI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 16 [0x10])) [0 this_14(D)->safe+0 S4 A64])
        (reg/v:SI 70 [ safety ])) tiles.cpp:219 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 70 [ safety ])
        (nil)))
(insn 67 66 68 8 (set (reg:DI 5 di)
        (reg/f:DI 68 [ this ])) tiles.cpp:220 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ this ])
        (nil)))
(call_insn/j 68 67 0 8 (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5resetEv") [flags 0x1]  <function_decl 0x2b82f1f05500 reset>) [0 reset S1 A8])
        (const_int 0 [0])) tiles.cpp:220 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function collision_table::~collision_table() (_ZN15collision_tableD2Ev, funcdef_no=1070, decl_uid=23678, cgraph_uid=314)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 4
insn_cost 11: 0

Trying 6 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                        (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])
                (const_int 0 [0])))
        (set (reg/f:DI 59 [ D.26086 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                    (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                        (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])
                (const_int 0 [0])))
        (set (reg/f:DI 59 [ D.26086 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                    (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:DI 59 [ D.26086 ])
            (const_int 0 [0]))
        (label_ref:DI 15)
        (pc)))

Trying 6, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                            (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])
                    (const_int 0 [0]))
                (label_ref:DI 15)
                (pc)))
        (set (reg/f:DI 59 [ D.26086 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                    (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                            (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])
                    (const_int 0 [0]))
                (label_ref:DI 15)
                (pc)))
        (set (reg/f:DI 59 [ D.26086 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                    (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64]))
    ])
Successfully matched this instruction:
(set (reg/f:DI 59 [ D.26086 ])
    (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
            (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                    (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])
            (const_int 0 [0]))
        (label_ref:DI 15)
        (pc)))
starting the processing of deferred insns
ending the processing of deferred insns


collision_table::~collision_table()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d} r20={1d,4u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,2u} r60={1d,1u} 
;;    total ref usage 89{67d,22u,0e} in 6{5 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 59 60
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 60 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:223 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:DI 59 [ D.26086 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])) tiles.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 60 [ this ])
        (nil)))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 59 [ D.26086 ])
            (const_int 0 [0]))) tiles.cpp:224 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 15)
            (pc))) tiles.cpp:224 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil)))
 -> 15)
;;  succ:       3 [78.3%]  (FALLTHRU)
;;              4 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 3, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [78.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 5 [di]
;; live  kill	
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.26086 ])) tiles.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.26086 ])
        (nil)))
(call_insn/j 11 10 15 3 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x2b82f096ca00 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) tiles.cpp:224 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 2165, maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2 [21.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 15 11 16 4 85 "" [1 uses])
(note 16 15 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int collision_table::usage() (_ZN15collision_table5usageEv, funcdef_no=1072, decl_uid=23657, cgraph_uid=316)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 24: 4
insn_cost 32: 0
insn_cost 33: 0
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 38: 8
insn_cost 39: 4
insn_cost 40: 4
insn_cost 26: 4
insn_cost 42: 0
insn_cost 43: 0
insn_cost 44: 4
insn_cost 45: 0
insn_cost 46: 10
insn_cost 47: 8
insn_cost 51: 0
insn_cost 52: 0
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 0
insn_cost 27: 4
insn_cost 66: 4
insn_cost 69: 0

Trying 34 -> 35:
Failed to match this instruction:
(parallel [
        (set (reg:CCNO 17 flags)
            (compare:CCNO (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64])
                (const_int 0 [0])))
        (set (reg:DI 87 [ D.26097 ])
            (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCNO 17 flags)
            (compare:CCNO (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64])
                (const_int 0 [0])))
        (set (reg:DI 87 [ D.26097 ])
            (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64]))
    ])

Trying 35 -> 36:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:DI 87 [ D.26097 ])
            (const_int 0 [0]))
        (label_ref:DI 72)
        (pc)))

Trying 34, 35 -> 36:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64])
                    (const_int 0 [0]))
                (label_ref:DI 72)
                (pc)))
        (set (reg:DI 87 [ D.26097 ])
            (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64])
                    (const_int 0 [0]))
                (label_ref:DI 72)
                (pc)))
        (set (reg:DI 87 [ D.26097 ])
            (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64]))
    ])
Successfully matched this instruction:
(set (reg:DI 87 [ D.26097 ])
    (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64])
            (const_int 0 [0]))
        (label_ref:DI 72)
        (pc)))

Trying 38 -> 40:
Failed to match this instruction:
(parallel [
        (set (reg:DI 88 [ D.26095 ])
            (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                        (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64])
                (reg:DI 93 [ D.26095 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 84 [ ivtmp.157 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                    (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 88 [ D.26095 ])
            (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                        (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64])
                (reg:DI 93 [ D.26095 ])))
        (set (reg:DI 84 [ ivtmp.157 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                    (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64]))
    ])

Trying 39 -> 40:
Failed to match this instruction:
(parallel [
        (set (reg:DI 88 [ D.26095 ])
            (plus:DI (mult:DI (reg:DI 87 [ D.26097 ])
                    (const_int 8 [0x8]))
                (reg:DI 84 [ ivtmp.157 ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 88 [ D.26095 ])
    (plus:DI (mult:DI (reg:DI 87 [ D.26097 ])
            (const_int 8 [0x8]))
        (reg:DI 84 [ ivtmp.157 ])))
deferring deletion of insn with uid = 39.
modifying insn i3    40: r88:DI=r87:DI*0x8+r84:DI
      REG_DEAD r87:DI
deferring rescan insn with uid = 40.

Trying 38 -> 40:
Failed to match this instruction:
(parallel [
        (set (reg:DI 88 [ D.26095 ])
            (plus:DI (mult:DI (reg:DI 87 [ D.26097 ])
                    (const_int 8 [0x8]))
                (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                        (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64])))
        (set (reg:DI 84 [ ivtmp.157 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                    (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 88 [ D.26095 ])
            (plus:DI (mult:DI (reg:DI 87 [ D.26097 ])
                    (const_int 8 [0x8]))
                (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                        (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64])))
        (set (reg:DI 84 [ ivtmp.157 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                    (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64]))
    ])

Trying 44 -> 47:
Failed to match this instruction:
(set (reg/v:SI 81 [ count ])
    (plus:SI (ne:SI (reg:CCZ 17 flags)
            (const_int 0 [0]))
        (reg/v:SI 81 [ count ])))

Trying 46 -> 47:
Failed to match this instruction:
(set (reg/v:SI 81 [ count ])
    (if_then_else:SI (ne (mem:DI (reg:DI 84 [ ivtmp.157 ]) [0 MEM[base: _3, offset: 0B]+0 S8 A64])
            (const_int -1 [0xffffffffffffffff]))
        (reg/v:SI 86 [ count ])
        (reg/v:SI 81 [ count ])))

Trying 46, 44 -> 47:
Failed to match this instruction:
(set (reg/v:SI 81 [ count ])
    (plus:SI (ne:SI (mem:DI (reg:DI 84 [ ivtmp.157 ]) [0 MEM[base: _3, offset: 0B]+0 S8 A64])
            (const_int -1 [0xffffffffffffffff]))
        (reg/v:SI 81 [ count ])))

Trying 53 -> 54:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 84 [ ivtmp.157 ])
                    (const_int 8 [0x8]))
                (reg:DI 88 [ D.26095 ])))
        (set (reg:DI 84 [ ivtmp.157 ])
            (plus:DI (reg:DI 84 [ ivtmp.157 ])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 84 [ ivtmp.157 ])
                    (const_int 8 [0x8]))
                (reg:DI 88 [ D.26095 ])))
        (set (reg:DI 84 [ ivtmp.157 ])
            (plus:DI (reg:DI 84 [ ivtmp.157 ])
                (const_int 8 [0x8])))
    ])

Trying 54 -> 55:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:DI 84 [ ivtmp.157 ])
            (reg:DI 88 [ D.26095 ]))
        (label_ref 60)
        (pc)))

Trying 53, 54 -> 55:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 84 [ ivtmp.157 ])
                        (const_int 8 [0x8]))
                    (reg:DI 88 [ D.26095 ]))
                (label_ref 60)
                (pc)))
        (set (reg:DI 84 [ ivtmp.157 ])
            (plus:DI (reg:DI 84 [ ivtmp.157 ])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 84 [ ivtmp.157 ])
                        (const_int 8 [0x8]))
                    (reg:DI 88 [ D.26095 ]))
                (label_ref 60)
                (pc)))
        (set (reg:DI 84 [ ivtmp.157 ])
            (plus:DI (reg:DI 84 [ ivtmp.157 ])
                (const_int 8 [0x8])))
    ])
starting the processing of deferred insns
deleting insn with uid = 39.
rescanning insn with uid = 40.
deleting insn with uid = 40.
ending the processing of deferred insns


int collision_table::usage()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={5d,3u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r81={3d,4u} r84={2d,4u} r86={1d,1u} r87={1d,2u} r88={1d,1u} r92={1d,2u} 
;;    total ref usage 77{34d,43u,0e} in 23{23 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 92
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 92
;; live  kill	
(note 28 0 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 24 28 25 2 (set (reg/f:DI 92 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:227 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 25 24 32 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 32 25 33 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI count (const_int 0 [0])) -1
     (nil))
(insn 34 33 35 2 (set (reg:DI 87 [ D.26097 ])
        (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64])) tiles.cpp:229 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 87 [ D.26097 ])
            (const_int 0 [0]))) tiles.cpp:229 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 36 35 37 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 72)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 72)
;;  succ:       3 [91.0%]  (FALLTHRU)
;;              5 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92

;; basic block 3, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92
;; lr  def 	 17 [flags] 81 84 88 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92
;; live  gen 	 81 84 88 93
;; live  kill	 17 [flags]
(note 37 36 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 3 (set (reg:DI 84 [ ivtmp.157 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 92 [ this ])
        (nil)))
(note 39 38 40 3 NOTE_INSN_DELETED)
(insn 40 39 26 3 (set (reg:DI 88 [ D.26095 ])
        (plus:DI (mult:DI (reg:DI 87 [ D.26097 ])
                (const_int 8 [0x8]))
            (reg:DI 84 [ ivtmp.157 ]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 87 [ D.26097 ])
        (nil)))
(insn 26 40 57 3 (set (reg/v:SI 81 [ count ])
        (const_int 0 [0])) tiles.cpp:228 89 {*movsi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88

;; basic block 4, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       4 [91.0%]  (FALLTHRU,DFS_BACK)
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; lr  def 	 17 [flags] 81 84 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; live  gen 	 17 [flags] 81 84 86
;; live  kill	 17 [flags]
(code_label 57 26 41 4 89 "" [0 uses])
(note 41 57 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI count (clobber (const_int 0 [0]))) -1
     (nil))
(insn 44 43 45 4 (parallel [
            (set (reg/v:SI 86 [ count ])
                (plus:SI (reg/v:SI 81 [ count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:232 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 45 44 46 4 (var_location:SI count (clobber (const_int 0 [0]))) tiles.cpp:232 -1
     (nil))
(insn 46 45 47 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:DI (reg:DI 84 [ ivtmp.157 ]) [0 MEM[base: _3, offset: 0B]+0 S8 A64])
            (const_int -1 [0xffffffffffffffff]))) 8 {*cmpdi_1}
     (nil))
(insn 47 46 51 4 (set (reg/v:SI 81 [ count ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 86 [ count ])
            (reg/v:SI 81 [ count ]))) 933 {*movsicc_noc}
     (expr_list:REG_DEAD (reg/v:SI 86 [ count ])
        (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil))))
(debug_insn 51 47 52 4 (var_location:SI i (debug_expr:SI D#11)) -1
     (nil))
(debug_insn 52 51 53 4 (var_location:SI count (reg/v:SI 81 [ count ])) -1
     (nil))
(insn 53 52 54 4 (parallel [
            (set (reg:DI 84 [ ivtmp.157 ])
                (plus:DI (reg:DI 84 [ ivtmp.157 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 54 53 55 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 84 [ ivtmp.157 ])
            (reg:DI 88 [ D.26095 ]))) tiles.cpp:229 8 {*cmpdi_1}
     (nil))
(jump_insn 55 54 72 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 60)
;;  succ:       4 [91.0%]  (FALLTHRU,DFS_BACK)
;;              6 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88

;; basic block 5, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       2 [9.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 81
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 81
;; live  kill	
(code_label 72 55 71 5 90 "" [1 uses])
(note 71 72 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 27 71 60 5 (set (reg/v:SI 81 [ count ])
        (const_int 0 [0])) tiles.cpp:228 89 {*movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81

;; basic block 6, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 5, next block 1, flags: (RTL)
;;  pred:       4 [9.0%]  (LOOP_EXIT)
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 60 27 61 6 88 "" [1 uses])
(note 61 60 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 66 61 69 6 (set (reg/i:SI 0 ax)
        (reg/v:SI 81 [ count ])) tiles.cpp:236 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 81 [ count ])
        (nil)))
(insn 69 66 0 6 (use (reg/i:SI 0 ax)) tiles.cpp:236 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void collision_table::print() (_ZN15collision_table5printEv, funcdef_no=1073, decl_uid=23659, cgraph_uid=317)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 8
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 11: 4
insn_cost 12: 0
insn_cost 13: 8
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 3
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 0

Trying 6 -> 14:

Trying 7 -> 15:

Trying 8 -> 16:

Trying 15 -> 22:

Trying 16 -> 22:

Trying 19 -> 22:

Trying 20 -> 22:

Trying 21 -> 22:

Trying 7, 15 -> 22:

Trying 8, 16 -> 22:

Trying 16, 15 -> 22:

Trying 19, 15 -> 22:

Trying 20, 15 -> 22:

Trying 21, 15 -> 22:

Trying 19, 16 -> 22:

Trying 20, 16 -> 22:

Trying 21, 16 -> 22:

Trying 20, 19 -> 22:

Trying 21, 19 -> 22:

Trying 21, 20 -> 22:

Trying 7, 19, 15 -> 22:

Trying 7, 20, 15 -> 22:

Trying 7, 21, 15 -> 22:

Trying 8, 19, 16 -> 22:

Trying 8, 20, 16 -> 22:

Trying 8, 21, 16 -> 22:
starting the processing of deferred insns
ending the processing of deferred insns


void collision_table::print()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={4d,2u} r1={4d,1u} r2={4d,1u} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,6u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={4d,1u} r38={4d,1u} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,5u} r65={1d,1u} 
;;    total ref usage 152{121d,31u,0e} in 18{16 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 64 65
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 64 65
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 64 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:238 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 59 [ D.26101 ])
        (mem/j:DI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 40 [0x28])) [0 this_2(D)->collisions+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:DI 60 [ D.26101 ])
        (mem/j:DI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 24 [0x18])) [0 this_2(D)->calls+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 61 [ D.26101 ])
        (mem/j:DI (reg/f:DI 64 [ this ]) [0 this_2(D)->m+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:DI 5 di)
        (reg/f:DI 64 [ this ])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5usageEv") [flags 0x1]  <function_decl 0x2b82f1f05900 usage>) [0 usage S1 A8])
            (const_int 0 [0]))) tiles.cpp:239 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 11 10 12 2 (set (reg:SI 62 [ D.26102 ])
        (reg:SI 0 ax)) tiles.cpp:239 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 12 11 13 2 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b82f85b8c78 *.LC2>)) tiles.cpp:239 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 65 [ this_2(D)->safe ])
        (mem/j:SI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 16 [0x10])) [0 this_2(D)->safe+0 S4 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 64 [ this ])
        (nil)))
(insn 14 13 15 2 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 59 [ D.26101 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 59 [ D.26101 ])
        (nil)))
(insn 15 14 16 2 (set (reg:DI 38 r9)
        (reg:DI 60 [ D.26101 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 60 [ D.26101 ])
        (nil)))
(insn 16 15 17 2 (set (reg:DI 37 r8)
        (reg:DI 61 [ D.26101 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 61 [ D.26101 ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 2 cx)
        (reg:SI 62 [ D.26102 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.26102 ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 1 dx)
        (reg:SI 65 [ this_2(D)->safe ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65 [ this_2(D)->safe ])
        (nil)))
(insn 19 18 20 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b82f85b8c78 *.LC2>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 91 {*movqi_internal}
     (nil))
(call_insn 22 21 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b82f0908600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 8 [0x8]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:SI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:SI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (expr_list:REG_UNUSED (reg:SI 0 ax)
                                (nil))))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                    (nil))))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void collision_table::save(int) (_ZN15collision_table4saveEi, funcdef_no=1074, decl_uid=23662, cgraph_uid=318)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 0
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 0
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 8
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 0

Trying 7 -> 10:

Trying 12 -> 15:

Trying 17 -> 20:

Trying 22 -> 25:

Trying 27 -> 30:

Trying 31 -> 32:
Failed to match this instruction:
(parallel [
        (set (reg:DI 74 [ D.26109 ])
            (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 74 [ D.26109 ])
    (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
        (const_int 3 [0x3])))
starting the processing of deferred insns
ending the processing of deferred insns


void collision_table::save(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d} r1={13d,6u} r2={7d} r4={13d,7u} r5={13d,7u} r6={1d,2u} r7={1d,8u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r16={1d,1u} r17={11d} r18={6d} r19={6d} r20={1d,2u} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={7d} r38={7d} r39={6d} r40={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r68={1d,7u,1e} r69={1d,6u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} 
;;    total ref usage 369{315d,53u,1e} in 33{27 regular + 6 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 68 69 70 71 72 73 74 75 76
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 68 69 70 71 72 73 74 75 76
;; live  kill	 17 [flags]
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 68 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 69 [ file ])
        (reg:SI 4 si [ file ])) tiles.cpp:242 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ file ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:243 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 4 si)
        (reg/f:DI 68 [ this ])) tiles.cpp:243 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:243 89 {*movsi_internal}
     (nil))
(call_insn 10 9 11 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:243 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 11 10 12 2 (parallel [
            (set (reg/f:DI 70 [ D.26107 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:244 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 12 11 13 2 (set (reg:DI 1 dx)
        (const_int 4 [0x4])) tiles.cpp:244 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 4 si)
        (reg/f:DI 70 [ D.26107 ])) tiles.cpp:244 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 70 [ D.26107 ])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:244 89 {*movsi_internal}
     (nil))
(call_insn 15 14 16 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:244 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 16 15 17 2 (parallel [
            (set (reg/f:DI 71 [ D.26106 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:245 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:245 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:DI 4 si)
        (reg/f:DI 71 [ D.26106 ])) tiles.cpp:245 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 71 [ D.26106 ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:245 89 {*movsi_internal}
     (nil))
(call_insn 20 19 21 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:245 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 21 20 22 2 (parallel [
            (set (reg/f:DI 72 [ D.26106 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:246 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 21 23 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 23 22 24 2 (set (reg:DI 4 si)
        (reg/f:DI 72 [ D.26106 ])) tiles.cpp:246 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 72 [ D.26106 ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:246 89 {*movsi_internal}
     (nil))
(call_insn 25 24 26 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:246 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 26 25 27 2 (parallel [
            (set (reg/f:DI 73 [ D.26106 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:247 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 27 26 28 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:247 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (reg:DI 4 si)
        (reg/f:DI 73 [ D.26106 ])) tiles.cpp:247 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 73 [ D.26106 ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:247 89 {*movsi_internal}
     (nil))
(call_insn 30 29 31 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:247 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 31 30 32 2 (set (reg:DI 75 [ this_1(D)->m ])
        (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 2 (parallel [
            (set (reg:DI 74 [ D.26109 ])
                (ashift:DI (reg:DI 75 [ this_1(D)->m ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:248 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 75 [ this_1(D)->m ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 33 32 34 2 (set (reg/f:DI 76 [ this_1(D)->data ])
        (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ this ])
        (nil)))
(insn 34 33 35 2 (set (reg:DI 1 dx)
        (reg:DI 74 [ D.26109 ])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 74 [ D.26109 ])
        (nil)))
(insn 35 34 36 2 (set (reg:DI 4 si)
        (reg/f:DI 76 [ this_1(D)->data ])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 76 [ this_1(D)->data ])
        (nil)))
(insn 36 35 37 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:248 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 69 [ file ])
        (nil)))
(call_insn/j 37 36 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:248 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void collision_table::restore(int) (_ZN15collision_table7restoreEi, funcdef_no=1075, decl_uid=23665, cgraph_uid=319)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 0
insn_cost 8: 0
insn_cost 9: 0
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 14: 0
insn_cost 15: 0
insn_cost 16: 0
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 0
insn_cost 22: 0
insn_cost 23: 0
insn_cost 24: 0
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0
insn_cost 30: 0
insn_cost 31: 0
insn_cost 32: 0
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 0
insn_cost 38: 0
insn_cost 39: 0
insn_cost 40: 0
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 46: 0
insn_cost 47: 0
insn_cost 48: 0
insn_cost 49: 4
insn_cost 50: 4
insn_cost 51: 8
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 0

Trying 10 -> 13:

Trying 18 -> 21:

Trying 26 -> 29:

Trying 34 -> 37:

Trying 42 -> 45:

Trying 49 -> 50:
Failed to match this instruction:
(parallel [
        (set (reg:DI 74 [ D.26115 ])
            (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 74 [ D.26115 ])
    (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
        (const_int 3 [0x3])))
starting the processing of deferred insns
ending the processing of deferred insns


void collision_table::restore(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d} r1={13d,6u} r2={7d} r4={13d,7u} r5={13d,7u} r6={1d,2u} r7={1d,8u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r16={1d,1u} r17={11d} r18={6d} r19={6d} r20={1d,2u} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={7d} r38={7d} r39={6d} r40={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r68={1d,14u,1e} r69={1d,12u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} 
;;    total ref usage 382{315d,66u,1e} in 51{45 regular + 6 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 68 69 70 71 72 73 74 75 76
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 68 69 70 71 72 73 74 75 76
;; live  kill	 17 [flags]
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 68 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:251 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 69 [ file ])
        (reg:SI 4 si [ file ])) tiles.cpp:251 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ file ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:252 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:DI __buf (reg/f:DI 68 [ this ])) tiles.cpp:252 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:252 -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 4 si)
        (reg/f:DI 68 [ this ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 14 13 15 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:253 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 16 [0x10]))) tiles.cpp:253 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:DI __nbytes (const_int 4 [0x4])) tiles.cpp:253 -1
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg/f:DI 70 [ D.26113 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:253 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 18 17 19 2 (set (reg:DI 1 dx)
        (const_int 4 [0x4])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 4 si)
        (reg/f:DI 70 [ D.26113 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 70 [ D.26113 ])
        (nil)))
(insn 20 19 21 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 21 20 22 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 22 21 23 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:254 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 24 [0x18]))) tiles.cpp:254 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:254 -1
     (nil))
(insn 25 24 26 2 (parallel [
            (set (reg/f:DI 71 [ D.26112 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:254 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg/f:DI 71 [ D.26112 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 71 [ D.26112 ])
        (nil)))
(insn 28 27 29 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 30 29 31 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:255 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 32 [0x20]))) tiles.cpp:255 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:255 -1
     (nil))
(insn 33 32 34 2 (parallel [
            (set (reg/f:DI 72 [ D.26112 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:255 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 34 33 35 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:DI 4 si)
        (reg/f:DI 72 [ D.26112 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 72 [ D.26112 ])
        (nil)))
(insn 36 35 37 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 37 36 38 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 38 37 39 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:256 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 40 [0x28]))) tiles.cpp:256 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:256 -1
     (nil))
(insn 41 40 42 2 (parallel [
            (set (reg/f:DI 73 [ D.26112 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:256 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 42 41 43 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 43 42 44 2 (set (reg:DI 4 si)
        (reg/f:DI 73 [ D.26112 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 73 [ D.26112 ])
        (nil)))
(insn 44 43 45 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 45 44 46 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 46 45 47 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:257 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:DI __buf (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
            (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) tiles.cpp:257 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:DI __nbytes (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
        (const_int 3 [0x3]))) tiles.cpp:257 -1
     (nil))
(insn 49 48 50 2 (set (reg:DI 75 [ this_1(D)->m ])
        (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])) tiles.cpp:257 87 {*movdi_internal_rex64}
     (nil))
(insn 50 49 51 2 (parallel [
            (set (reg:DI 74 [ D.26115 ])
                (ashift:DI (reg:DI 75 [ this_1(D)->m ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:257 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 75 [ this_1(D)->m ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 51 50 52 2 (set (reg/f:DI 76 [ this_1(D)->data ])
        (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ this ])
        (nil)))
(insn 52 51 53 2 (set (reg:DI 1 dx)
        (reg:DI 74 [ D.26115 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 74 [ D.26115 ])
        (nil)))
(insn 53 52 54 2 (set (reg:DI 4 si)
        (reg/f:DI 76 [ this_1(D)->data ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 76 [ this_1(D)->data ])
        (nil)))
(insn 54 53 55 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 69 [ file ])
        (nil)))
(call_insn/j 55 54 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int) (_Z5tilesPiiiPfi, funcdef_no=1076, decl_uid=23709, cgraph_uid=320)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 4
insn_cost 11: 6
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 0

Trying 11 -> 12:
Successfully matched this instruction:
(set (reg:DI 38 r9)
    (mem/u/c:DI (const:DI (unspec:DI [
                    (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                ] UNSPEC_GOTPCREL)) [0  S8 A8]))
deferring deletion of insn with uid = 11.
modifying insn i3    12: r9:DI=[const(unspec[`i_tmp_arr'] 2)]
      REG_EQUAL `i_tmp_arr'
deferring rescan insn with uid = 12.

Trying 6 -> 13:
Successfully matched this instruction:
(set (reg:SI 37 r8)
    (reg:SI 37 r8 [ nf ]))
deferring deletion of insn with uid = 6.
modifying insn i3    13: r8:SI=r8:SI
deferring rescan insn with uid = 13.

Trying 12 -> 18:

Trying 13 -> 18:

Trying 13, 12 -> 18:

Trying 12 -> 18:
deleting noop move 13
deferring deletion of insn with uid = 13.
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 11.
deleting insn with uid = 13.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns


void tiles(int*, int, int, float*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} 
;;    total ref usage 96{72d,24u,0e} in 11{10 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:275 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:275 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:276 89 {*movsi_internal}
     (nil))
(note 11 10 12 2 NOTE_INSN_DELETED)
(insn 12 11 14 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
        (nil)))
(insn 14 12 15 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:276 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:276 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 18 17 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:276 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int) (_Z5tilesPiiP15collision_tablePfi, funcdef_no=1077, decl_uid=23715, cgraph_uid=321)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 4
insn_cost 11: 6
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 0

Trying 11 -> 12:
Successfully matched this instruction:
(set (reg:DI 38 r9)
    (mem/u/c:DI (const:DI (unspec:DI [
                    (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                ] UNSPEC_GOTPCREL)) [0  S8 A8]))
deferring deletion of insn with uid = 11.
modifying insn i3    12: r9:DI=[const(unspec[`i_tmp_arr'] 2)]
      REG_EQUAL `i_tmp_arr'
deferring rescan insn with uid = 12.

Trying 6 -> 13:
Successfully matched this instruction:
(set (reg:SI 37 r8)
    (reg:SI 37 r8 [ nf ]))
deferring deletion of insn with uid = 6.
modifying insn i3    13: r8:SI=r8:SI
deferring rescan insn with uid = 13.

Trying 12 -> 18:

Trying 13 -> 18:

Trying 13, 12 -> 18:

Trying 12 -> 18:
deleting noop move 13
deferring deletion of insn with uid = 13.
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 11.
deleting insn with uid = 13.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} 
;;    total ref usage 96{72d,24u,0e} in 11{10 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:278 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:279 89 {*movsi_internal}
     (nil))
(note 11 10 12 2 NOTE_INSN_DELETED)
(insn 12 11 14 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
        (nil)))
(insn 14 12 15 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 15 14 16 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:279 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 18 17 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:279 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int, int) (_Z5tilesPiiiPfii, funcdef_no=1078, decl_uid=23722, cgraph_uid=322)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 11: 6
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 0

Trying 7 -> 12:
Successfully matched this instruction:
(set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
    (reg:SI 38 r9 [ h1 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    12: [r65:DI]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 12.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 16:
Successfully matched this instruction:
(set (reg:SI 37 r8)
    (reg:SI 37 r8 [ nf ]))
deferring deletion of insn with uid = 6.
modifying insn i3    16: r8:SI=r8:SI
deferring rescan insn with uid = 16.

Trying 15 -> 21:

Trying 16 -> 21:

Trying 16, 15 -> 21:

Trying 15 -> 21:
deleting noop move 16
deferring deletion of insn with uid = 16.
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 7.
deleting insn with uid = 16.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns


void tiles(int*, int, int, float*, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r65={1d,2u} 
;;    total ref usage 100{73d,27u,0e} in 13{12 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:283 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:283 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:283 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:283 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:284 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:284 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 13 12 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:285 89 {*movsi_internal}
     (nil))
(insn 15 13 17 2 (set (reg:DI 38 r9)
        (reg/f:DI 65)) tiles.cpp:285 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 17 15 18 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:285 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:285 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:285 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 20 19 21 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:285 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 21 20 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:285 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int, int) (_Z5tilesPiiP15collision_tablePfii, funcdef_no=1079, decl_uid=23729, cgraph_uid=323)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 11: 6
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 0

Trying 7 -> 12:
Successfully matched this instruction:
(set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
    (reg:SI 38 r9 [ h1 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    12: [r65:DI]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 12.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 16:
Successfully matched this instruction:
(set (reg:SI 37 r8)
    (reg:SI 37 r8 [ nf ]))
deferring deletion of insn with uid = 6.
modifying insn i3    16: r8:SI=r8:SI
deferring rescan insn with uid = 16.

Trying 15 -> 21:

Trying 16 -> 21:

Trying 16, 15 -> 21:

Trying 15 -> 21:
deleting noop move 16
deferring deletion of insn with uid = 16.
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 7.
deleting insn with uid = 16.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r65={1d,2u} 
;;    total ref usage 100{73d,27u,0e} in 13{12 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:287 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:287 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:287 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:287 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:288 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:288 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 13 12 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:289 89 {*movsi_internal}
     (nil))
(insn 15 13 17 2 (set (reg:DI 38 r9)
        (reg/f:DI 65)) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 17 15 18 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 18 17 19 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:289 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 20 19 21 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 21 20 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:289 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int, int, int) (_Z5tilesPiiiPfiii, funcdef_no=1080, decl_uid=23737, cgraph_uid=324)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0

Trying 7 -> 13:
Successfully matched this instruction:
(set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
    (reg:SI 38 r9 [ h1 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    13: [r66:DI]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 13.

Trying 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 8 -> 15:

Trying 6 -> 19:
Successfully matched this instruction:
(set (reg:SI 37 r8)
    (reg:SI 37 r8 [ nf ]))
deferring deletion of insn with uid = 6.
modifying insn i3    19: r8:SI=r8:SI
deferring rescan insn with uid = 19.

Trying 18 -> 24:

Trying 19 -> 24:

Trying 19, 18 -> 24:

Trying 18 -> 24:
deleting noop move 19
deferring deletion of insn with uid = 19.
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 7.
deleting insn with uid = 19.
rescanning insn with uid = 13.
deleting insn with uid = 13.
ending the processing of deferred insns


void tiles(int*, int, int, float*, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r65={1d,1u} r66={1d,3u} 
;;    total ref usage 104{74d,30u,0e} in 15{14 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:293 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:293 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:293 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:293 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:293 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:294 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 15 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:294 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:295 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 16 15 18 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:296 89 {*movsi_internal}
     (nil))
(insn 18 16 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 66)) tiles.cpp:296 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 18 21 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:296 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:296 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 22 21 23 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:296 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 23 22 24 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:296 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn/j 24 23 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:296 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int, int, int) (_Z5tilesPiiP15collision_tablePfiii, funcdef_no=1081, decl_uid=23745, cgraph_uid=325)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0

Trying 7 -> 13:
Successfully matched this instruction:
(set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
    (reg:SI 38 r9 [ h1 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    13: [r66:DI]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 13.

Trying 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 8 -> 15:

Trying 6 -> 19:
Successfully matched this instruction:
(set (reg:SI 37 r8)
    (reg:SI 37 r8 [ nf ]))
deferring deletion of insn with uid = 6.
modifying insn i3    19: r8:SI=r8:SI
deferring rescan insn with uid = 19.

Trying 18 -> 24:

Trying 19 -> 24:

Trying 19, 18 -> 24:

Trying 18 -> 24:
deleting noop move 19
deferring deletion of insn with uid = 19.
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 7.
deleting insn with uid = 19.
rescanning insn with uid = 13.
deleting insn with uid = 13.
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r65={1d,1u} r66={1d,3u} 
;;    total ref usage 104{74d,30u,0e} in 15{14 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:298 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:298 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:298 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:298 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:298 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:299 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 15 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:299 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:300 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 16 15 18 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:301 89 {*movsi_internal}
     (nil))
(insn 18 16 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 66)) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 18 21 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 21 20 22 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 22 21 23 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:301 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 23 22 24 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn/j 24 23 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:301 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int, int, int, int) (_Z5tilesPiiiPfiiii, funcdef_no=1082, decl_uid=23754, cgraph_uid=326)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 8
insn_cost 13: 6
insn_cost 14: 4
insn_cost 16: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 0

Trying 7 -> 14:
Successfully matched this instruction:
(set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
    (reg:SI 38 r9 [ h1 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    14: [r67:DI]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 14.

Trying 13 -> 14:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 8 -> 16:

Trying 9 -> 18:

Trying 6 -> 22:
Successfully matched this instruction:
(set (reg:SI 37 r8)
    (reg:SI 37 r8 [ nf ]))
deferring deletion of insn with uid = 6.
modifying insn i3    22: r8:SI=r8:SI
deferring rescan insn with uid = 22.

Trying 21 -> 27:

Trying 22 -> 27:

Trying 22, 21 -> 27:

Trying 21 -> 27:
deleting noop move 22
deferring deletion of insn with uid = 22.
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 7.
deleting insn with uid = 22.
rescanning insn with uid = 14.
deleting insn with uid = 14.
ending the processing of deferred insns


void tiles(int*, int, int, float*, int, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,5u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,4u} 
;;    total ref usage 108{75d,33u,0e} in 17{16 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:305 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:305 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:305 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:305 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 h3+0 S4 A64])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:306 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:306 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 16 14 18 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:307 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 18 16 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:308 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 66 [ h3 ])
        (nil)))
(insn 19 18 21 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:309 89 {*movsi_internal}
     (nil))
(insn 21 19 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:309 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 21 24 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:309 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:309 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:309 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 26 25 27 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:309 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn/j 27 26 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:309 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int, int, int, int) (_Z5tilesPiiP15collision_tablePfiiii, funcdef_no=1083, decl_uid=23763, cgraph_uid=327)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 8
insn_cost 13: 6
insn_cost 14: 4
insn_cost 16: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 0

Trying 7 -> 14:
Successfully matched this instruction:
(set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
    (reg:SI 38 r9 [ h1 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    14: [r67:DI]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 14.

Trying 13 -> 14:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg:SI 38 r9 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 8 -> 16:

Trying 9 -> 18:

Trying 6 -> 22:
Successfully matched this instruction:
(set (reg:SI 37 r8)
    (reg:SI 37 r8 [ nf ]))
deferring deletion of insn with uid = 6.
modifying insn i3    22: r8:SI=r8:SI
deferring rescan insn with uid = 22.

Trying 21 -> 27:

Trying 22 -> 27:

Trying 22, 21 -> 27:

Trying 21 -> 27:
deleting noop move 22
deferring deletion of insn with uid = 22.
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 7.
deleting insn with uid = 22.
rescanning insn with uid = 14.
deleting insn with uid = 14.
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,5u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,4u} 
;;    total ref usage 108{75d,33u,0e} in 17{16 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:311 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:311 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:311 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:311 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:311 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 h3+0 S4 A64])) tiles.cpp:311 89 {*movsi_internal}
     (nil))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:312 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:312 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 16 14 18 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:313 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 18 16 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:314 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 66 [ h3 ])
        (nil)))
(insn 19 18 21 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:315 89 {*movsi_internal}
     (nil))
(insn 21 19 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 21 24 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 24 23 25 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:315 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 26 25 27 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn/j 27 26 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:315 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, int, float) (_Z6tiles1Piiif, funcdef_no=1084, decl_uid=23768, cgraph_uid=328)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 9: 6
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0

Trying 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 63)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 63)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:DI 38 r9)
    (mem/u/c:DI (const:DI (unspec:DI [
                    (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                ] UNSPEC_GOTPCREL)) [0  S8 A8]))
deferring deletion of insn with uid = 12.
modifying insn i3    13: r9:DI=[const(unspec[`i_tmp_arr'] 2)]
      REG_EQUAL `i_tmp_arr'
deferring rescan insn with uid = 13.

Trying 13 -> 20:

Trying 14 -> 20:

Trying 14, 13 -> 20:

Trying 13 -> 20:

Trying 16 -> 20:
starting the processing of deferred insns
deleting insn with uid = 12.
rescanning insn with uid = 13.
deleting insn with uid = 13.
ending the processing of deferred insns


void tiles1(int*, int, int, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,2u} 
;;    total ref usage 100{74d,26u,0e} in 14{13 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64
;; live  kill	
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:319 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:319 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:319 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:319 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:DI 63)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:320 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (mem/j/c:SF (reg/f:DI 63) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:320 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(note 12 11 13 2 NOTE_INSN_DELETED)
(insn 13 12 14 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
        (nil)))
(insn 14 13 16 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:DI 2 cx)
        (reg/f:DI 63)) tiles.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 63)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 17 16 18 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:321 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:321 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 20 19 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:321 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, collision_table*, float) (_Z6tiles1PiiP15collision_tablef, funcdef_no=1085, decl_uid=23773, cgraph_uid=329)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 9: 6
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0

Trying 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 63)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 63)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:DI 38 r9)
    (mem/u/c:DI (const:DI (unspec:DI [
                    (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                ] UNSPEC_GOTPCREL)) [0  S8 A8]))
deferring deletion of insn with uid = 12.
modifying insn i3    13: r9:DI=[const(unspec[`i_tmp_arr'] 2)]
      REG_EQUAL `i_tmp_arr'
deferring rescan insn with uid = 13.

Trying 13 -> 20:

Trying 14 -> 20:

Trying 14, 13 -> 20:

Trying 13 -> 20:

Trying 16 -> 20:
starting the processing of deferred insns
deleting insn with uid = 12.
rescanning insn with uid = 13.
deleting insn with uid = 13.
ending the processing of deferred insns


void tiles1(int*, int, collision_table*, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,2u} 
;;    total ref usage 100{74d,26u,0e} in 14{13 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64
;; live  kill	
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:323 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:323 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:323 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:323 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:DI 63)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:324 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (mem/j/c:SF (reg/f:DI 63) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:324 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:325 89 {*movsi_internal}
     (nil))
(note 12 11 13 2 NOTE_INSN_DELETED)
(insn 13 12 14 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
        (nil)))
(insn 14 13 16 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:325 89 {*movsi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:DI 2 cx)
        (reg/f:DI 63)) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 63)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:325 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 20 19 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:325 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, int, float, int) (_Z6tiles1Piiifi, funcdef_no=1086, decl_uid=23779, cgraph_uid=330)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 6
insn_cost 11: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0

Trying 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 64)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 64)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 16 -> 23:

Trying 17 -> 23:

Trying 17, 16 -> 23:

Trying 16 -> 23:

Trying 19 -> 23:
starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, int, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,2u} r65={1d,2u} 
;;    total ref usage 106{76d,30u,0e} in 17{16 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:329 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:329 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:329 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:329 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:329 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:330 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:330 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:331 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:331 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 14 13 16 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:DI 38 r9)
        (reg/f:DI 65)) tiles.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 17 16 19 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 2 cx)
        (reg/f:DI 64)) tiles.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 20 19 21 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:332 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:332 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:332 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, collision_table*, float, int) (_Z6tiles1PiiP15collision_tablefi, funcdef_no=1087, decl_uid=23785, cgraph_uid=331)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 6
insn_cost 11: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0

Trying 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 64)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 64)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 16 -> 23:

Trying 17 -> 23:

Trying 17, 16 -> 23:

Trying 16 -> 23:

Trying 19 -> 23:
starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, collision_table*, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,2u} r65={1d,2u} 
;;    total ref usage 106{76d,30u,0e} in 17{16 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:334 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:334 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:334 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:334 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:334 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:335 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:335 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:336 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:336 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 14 13 16 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:337 89 {*movsi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:DI 38 r9)
        (reg/f:DI 65)) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 17 16 19 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:337 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 2 cx)
        (reg/f:DI 64)) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 20 19 21 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:337 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:337 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, int, float, int, int) (_Z6tiles1Piiifii, funcdef_no=1088, decl_uid=23792, cgraph_uid=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 11: 6
insn_cost 12: 4
insn_cost 13: 6
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 0

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 13 -> 14:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 7 -> 16:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 66)
            (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
    (reg:SI 37 r8 [ h2 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    16: [r66:DI+0x4]=r8:SI
      REG_DEAD r8:SI
deferring rescan insn with uid = 16.

Trying 19 -> 26:

Trying 20 -> 26:

Trying 20, 19 -> 26:

Trying 19 -> 26:

Trying 22 -> 26:
starting the processing of deferred insns
deleting insn with uid = 7.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns


void tiles1(int*, int, int, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,2u} r66={1d,3u} 
;;    total ref usage 108{76d,32u,0e} in 18{17 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:341 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 7 6 8 2 NOTE_INSN_DELETED)
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:342 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:342 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 13 12 14 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:343 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:343 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:344 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 17 16 19 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 66)) tiles.cpp:345 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 19 22 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 65)) tiles.cpp:345 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 23 22 24 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:345 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:345 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:345 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:345 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, collision_table*, float, int, int) (_Z6tiles1PiiP15collision_tablefii, funcdef_no=1089, decl_uid=23799, cgraph_uid=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 11: 6
insn_cost 12: 4
insn_cost 13: 6
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 0

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 13 -> 14:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 7 -> 16:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 66)
            (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
    (reg:SI 37 r8 [ h2 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    16: [r66:DI+0x4]=r8:SI
      REG_DEAD r8:SI
deferring rescan insn with uid = 16.

Trying 19 -> 26:

Trying 20 -> 26:

Trying 20, 19 -> 26:

Trying 19 -> 26:

Trying 22 -> 26:
starting the processing of deferred insns
deleting insn with uid = 7.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns


void tiles1(int*, int, collision_table*, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,2u} r66={1d,3u} 
;;    total ref usage 108{76d,32u,0e} in 18{17 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:347 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:347 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:347 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:347 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:347 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 7 6 8 2 NOTE_INSN_DELETED)
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:348 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:348 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 13 12 14 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:349 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:349 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:350 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 17 16 19 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:351 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 66)) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 19 22 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:351 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 65)) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 23 22 24 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:351 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:351 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, int, float, int, int, int) (_Z6tiles1Piiifiii, funcdef_no=1090, decl_uid=23807, cgraph_uid=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 14: 6
insn_cost 15: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0

Trying 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 14 -> 15:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 7 -> 17:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 67)
            (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
    (reg:SI 37 r8 [ h2 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    17: [r67:DI+0x4]=r8:SI
      REG_DEAD r8:SI
deferring rescan insn with uid = 17.

Trying 8 -> 19:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 67)
            (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
    (reg:SI 38 r9 [ h3 ]))
deferring deletion of insn with uid = 8.
modifying insn i3    19: [r67:DI+0x8]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 19.

Trying 22 -> 29:

Trying 23 -> 29:

Trying 23, 22 -> 29:

Trying 22 -> 29:

Trying 25 -> 29:
starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 8.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 19.
deleting insn with uid = 19.
ending the processing of deferred insns


void tiles1(int*, int, int, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r66={1d,2u} r67={1d,4u} 
;;    total ref usage 110{76d,34u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:355 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:355 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:355 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:355 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:355 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 7 6 8 2 NOTE_INSN_DELETED)
(note 8 7 9 2 NOTE_INSN_DELETED)
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:356 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:356 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:357 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:357 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 17 15 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:358 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:359 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 66)) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 26 25 27 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:360 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:360 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:360 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, collision_table*, float, int, int, int) (_Z6tiles1PiiP15collision_tablefiii, funcdef_no=1091, decl_uid=23815, cgraph_uid=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 14: 6
insn_cost 15: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0

Trying 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 14 -> 15:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 63 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 7 -> 17:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 67)
            (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
    (reg:SI 37 r8 [ h2 ]))
deferring deletion of insn with uid = 7.
modifying insn i3    17: [r67:DI+0x4]=r8:SI
      REG_DEAD r8:SI
deferring rescan insn with uid = 17.

Trying 8 -> 19:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 67)
            (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
    (reg:SI 38 r9 [ h3 ]))
deferring deletion of insn with uid = 8.
modifying insn i3    19: [r67:DI+0x8]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 19.

Trying 22 -> 29:

Trying 23 -> 29:

Trying 23, 22 -> 29:

Trying 22 -> 29:

Trying 25 -> 29:
starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 8.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 19.
deleting insn with uid = 19.
ending the processing of deferred insns


void tiles1(int*, int, collision_table*, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r66={1d,2u} r67={1d,4u} 
;;    total ref usage 110{76d,34u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:362 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:362 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:362 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:362 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:362 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 7 6 8 2 NOTE_INSN_DELETED)
(note 8 7 9 2 NOTE_INSN_DELETED)
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:363 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:363 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:364 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:364 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 17 15 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:365 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:366 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:367 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:367 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 66)) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:367 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:367 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, int, float, float) (_Z6tiles2Piiiff, funcdef_no=1092, decl_uid=23821, cgraph_uid=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 6
insn_cost 11: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 6
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0

Trying 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 64)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 64)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 13:
Successfully matched this instruction:
(set (mem/j/c:SF (plus:DI (reg/f:DI 64)
            (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
    (reg:SF 22 xmm1 [ f2 ]))
deferring deletion of insn with uid = 6.
modifying insn i3    13: [r64:DI+0x4]=xmm1:SF
      REG_DEAD xmm1:SF
deferring rescan insn with uid = 13.

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:DI 38 r9)
    (mem/u/c:DI (const:DI (unspec:DI [
                    (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                ] UNSPEC_GOTPCREL)) [0  S8 A8]))
deferring deletion of insn with uid = 15.
modifying insn i3    16: r9:DI=[const(unspec[`i_tmp_arr'] 2)]
      REG_EQUAL `i_tmp_arr'
deferring rescan insn with uid = 16.

Trying 16 -> 23:

Trying 17 -> 23:

Trying 17, 16 -> 23:

Trying 16 -> 23:

Trying 19 -> 23:
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 15.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns


void tiles2(int*, int, int, float, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,3u} 
;;    total ref usage 102{74d,28u,0e} in 15{14 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 66
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 66
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:371 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:371 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:371 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:371 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:372 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 13 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:372 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 13 11 14 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 64)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:373 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(note 15 14 16 2 NOTE_INSN_DELETED)
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:374 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
        (nil)))
(insn 17 16 19 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 2 cx)
        (reg/f:DI 64)) tiles.cpp:374 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 20 19 21 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:374 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:374 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:374 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:374 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, collision_table*, float, float) (_Z6tiles2PiiP15collision_tableff, funcdef_no=1093, decl_uid=23827, cgraph_uid=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 6
insn_cost 11: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 6
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0

Trying 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 64)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 64)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 13:
Successfully matched this instruction:
(set (mem/j/c:SF (plus:DI (reg/f:DI 64)
            (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
    (reg:SF 22 xmm1 [ f2 ]))
deferring deletion of insn with uid = 6.
modifying insn i3    13: [r64:DI+0x4]=xmm1:SF
      REG_DEAD xmm1:SF
deferring rescan insn with uid = 13.

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:DI 38 r9)
    (mem/u/c:DI (const:DI (unspec:DI [
                    (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                ] UNSPEC_GOTPCREL)) [0  S8 A8]))
deferring deletion of insn with uid = 15.
modifying insn i3    16: r9:DI=[const(unspec[`i_tmp_arr'] 2)]
      REG_EQUAL `i_tmp_arr'
deferring rescan insn with uid = 16.

Trying 16 -> 23:

Trying 17 -> 23:

Trying 17, 16 -> 23:

Trying 16 -> 23:

Trying 19 -> 23:
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 15.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns


void tiles2(int*, int, collision_table*, float, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,3u} 
;;    total ref usage 102{74d,28u,0e} in 15{14 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 66
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 66
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:376 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:376 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:376 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:376 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 13 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 13 11 14 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 64)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:378 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:379 89 {*movsi_internal}
     (nil))
(note 15 14 16 2 NOTE_INSN_DELETED)
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
        (nil)))
(insn 17 16 19 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:379 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 2 cx)
        (reg/f:DI 64)) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 20 19 21 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:379 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:379 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, int, float, float, int) (_Z6tiles2Piiiffi, funcdef_no=1094, decl_uid=23834, cgraph_uid=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 11: 6
insn_cost 12: 4
insn_cost 14: 4
insn_cost 15: 6
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 0

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 14:
Successfully matched this instruction:
(set (mem/j/c:SF (plus:DI (reg/f:DI 65)
            (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
    (reg:SF 22 xmm1 [ f2 ]))
deferring deletion of insn with uid = 6.
modifying insn i3    14: [r65:DI+0x4]=xmm1:SF
      REG_DEAD xmm1:SF
deferring rescan insn with uid = 14.

Trying 15 -> 16:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 19 -> 26:

Trying 20 -> 26:

Trying 20, 19 -> 26:

Trying 19 -> 26:

Trying 22 -> 26:
starting the processing of deferred insns
deleting insn with uid = 6.
rescanning insn with uid = 14.
deleting insn with uid = 14.
ending the processing of deferred insns


void tiles2(int*, int, int, float, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,1u} r65={1d,3u} r67={1d,2u} 
;;    total ref usage 108{76d,32u,0e} in 18{17 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 67
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:383 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:383 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:383 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:383 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:383 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:384 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 14 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:384 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 14 12 15 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 65)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:385 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 15 14 16 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:386 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:386 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 17 16 19 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 19 22 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 65)) tiles.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 23 22 24 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:387 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:387 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:387 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, collision_table*, float, float, int) (_Z6tiles2PiiP15collision_tableffi, funcdef_no=1095, decl_uid=23841, cgraph_uid=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 11: 6
insn_cost 12: 4
insn_cost 14: 4
insn_cost 15: 6
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 0

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 65)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 14:
Successfully matched this instruction:
(set (mem/j/c:SF (plus:DI (reg/f:DI 65)
            (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
    (reg:SF 22 xmm1 [ f2 ]))
deferring deletion of insn with uid = 6.
modifying insn i3    14: [r65:DI+0x4]=xmm1:SF
      REG_DEAD xmm1:SF
deferring rescan insn with uid = 14.

Trying 15 -> 16:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 19 -> 26:

Trying 20 -> 26:

Trying 20, 19 -> 26:

Trying 19 -> 26:

Trying 22 -> 26:
starting the processing of deferred insns
deleting insn with uid = 6.
rescanning insn with uid = 14.
deleting insn with uid = 14.
ending the processing of deferred insns


void tiles2(int*, int, collision_table*, float, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,1u} r65={1d,3u} r67={1d,2u} 
;;    total ref usage 108{76d,32u,0e} in 18{17 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 67
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:389 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:389 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:389 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:390 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 14 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:390 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 14 12 15 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 65)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:391 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 15 14 16 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:392 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:392 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 17 16 19 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:393 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 19 22 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:393 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 65)) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 23 22 24 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:393 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:393 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, int, float, float, int, int) (_Z6tiles2Piiiffii, funcdef_no=1096, decl_uid=23849, cgraph_uid=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 15: 4
insn_cost 16: 6
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0

Trying 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 15:
Successfully matched this instruction:
(set (mem/j/c:SF (plus:DI (reg/f:DI 66)
            (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
    (reg:SF 22 xmm1 [ f2 ]))
deferring deletion of insn with uid = 6.
modifying insn i3    15: [r66:DI+0x4]=xmm1:SF
      REG_DEAD xmm1:SF
deferring rescan insn with uid = 15.

Trying 16 -> 17:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 68)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 68)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 8 -> 19:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 68)
            (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
    (reg:SI 37 r8 [ h2 ]))
deferring deletion of insn with uid = 8.
modifying insn i3    19: [r68:DI+0x4]=r8:SI
      REG_DEAD r8:SI
deferring rescan insn with uid = 19.

Trying 22 -> 29:

Trying 23 -> 29:

Trying 23, 22 -> 29:

Trying 22 -> 29:

Trying 25 -> 29:
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 8.
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 19.
deleting insn with uid = 19.
ending the processing of deferred insns


void tiles2(int*, int, int, float, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,1u} r66={1d,3u} r68={1d,3u} 
;;    total ref usage 110{76d,34u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 68
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 68
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:397 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:397 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:397 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:397 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:397 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 8 7 9 2 NOTE_INSN_DELETED)
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:398 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 15 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:398 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:399 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 16 15 17 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:400 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 19 2 (set (mem/j/c:SI (reg/f:DI 68) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:400 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:401 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 68)) tiles.cpp:402 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 66)) tiles.cpp:402 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 26 25 27 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:402 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:402 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:402 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:402 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, collision_table*, float, float, int, int) (_Z6tiles2PiiP15collision_tableffii, funcdef_no=1097, decl_uid=23857, cgraph_uid=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 12: 6
insn_cost 13: 4
insn_cost 15: 4
insn_cost 16: 6
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0

Trying 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 66)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 15:
Successfully matched this instruction:
(set (mem/j/c:SF (plus:DI (reg/f:DI 66)
            (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
    (reg:SF 22 xmm1 [ f2 ]))
deferring deletion of insn with uid = 6.
modifying insn i3    15: [r66:DI+0x4]=xmm1:SF
      REG_DEAD xmm1:SF
deferring rescan insn with uid = 15.

Trying 16 -> 17:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 68)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 68)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 8 -> 19:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 68)
            (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
    (reg:SI 37 r8 [ h2 ]))
deferring deletion of insn with uid = 8.
modifying insn i3    19: [r68:DI+0x4]=r8:SI
      REG_DEAD r8:SI
deferring rescan insn with uid = 19.

Trying 22 -> 29:

Trying 23 -> 29:

Trying 23, 22 -> 29:

Trying 22 -> 29:

Trying 25 -> 29:
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 8.
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 19.
deleting insn with uid = 19.
ending the processing of deferred insns


void tiles2(int*, int, collision_table*, float, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,1u} r66={1d,3u} r68={1d,3u} 
;;    total ref usage 110{76d,34u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 68
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 68
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:404 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:404 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:404 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:404 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:404 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 8 7 9 2 NOTE_INSN_DELETED)
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:405 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 15 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:405 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:406 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 16 15 17 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:407 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 19 2 (set (mem/j/c:SI (reg/f:DI 68) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:407 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:408 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:409 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 68)) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:409 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 66)) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:409 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:409 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, int, float, float, int, int, int) (_Z6tiles2Piiiffiii, funcdef_no=1098, decl_uid=23866, cgraph_uid=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 13: 6
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 6
insn_cost 18: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 0

Trying 13 -> 14:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 16:
Successfully matched this instruction:
(set (mem/j/c:SF (plus:DI (reg/f:DI 67)
            (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
    (reg:SF 22 xmm1 [ f2 ]))
deferring deletion of insn with uid = 6.
modifying insn i3    16: [r67:DI+0x4]=xmm1:SF
      REG_DEAD xmm1:SF
deferring rescan insn with uid = 16.

Trying 17 -> 18:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 69)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 69)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 8 -> 20:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 69)
            (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
    (reg:SI 37 r8 [ h2 ]))
deferring deletion of insn with uid = 8.
modifying insn i3    20: [r69:DI+0x4]=r8:SI
      REG_DEAD r8:SI
deferring rescan insn with uid = 20.

Trying 9 -> 22:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 69)
            (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
    (reg:SI 38 r9 [ h3 ]))
deferring deletion of insn with uid = 9.
modifying insn i3    22: [r69:DI+0x8]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 22.

Trying 25 -> 32:

Trying 26 -> 32:

Trying 26, 25 -> 32:

Trying 25 -> 32:

Trying 28 -> 32:
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 8.
deleting insn with uid = 9.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 22.
deleting insn with uid = 22.
ending the processing of deferred insns


void tiles2(int*, int, int, float, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,1u} r67={1d,3u} r69={1d,4u} 
;;    total ref usage 112{76d,36u,0e} in 20{19 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67 69
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67 69
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:413 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:413 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:413 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:413 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:413 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 8 7 9 2 NOTE_INSN_DELETED)
(note 9 8 10 2 NOTE_INSN_DELETED)
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:414 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SF (reg/f:DI 67) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:414 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:415 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 17 16 18 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:416 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 20 2 (set (mem/j/c:SI (reg/f:DI 69) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:416 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 20 18 22 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:417 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 22 20 23 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:418 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(insn 23 22 25 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 38 r9)
        (reg/f:DI 69)) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 69)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 26 25 28 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 28 26 29 2 (set (reg:DI 2 cx)
        (reg/f:DI 67)) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 29 28 30 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:419 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 30 29 31 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:419 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 31 30 32 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 32 31 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:419 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, collision_table*, float, float, int, int, int) (_Z6tiles2PiiP15collision_tableffiii, funcdef_no=1099, decl_uid=23875, cgraph_uid=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 13: 6
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 6
insn_cost 18: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 0

Trying 13 -> 14:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SF (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 f_tmp_arr+0 S4 A256])
            (reg/v:SF 62 [ f1 ]))
        (set (reg/f:DI 67)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 6 -> 16:
Successfully matched this instruction:
(set (mem/j/c:SF (plus:DI (reg/f:DI 67)
            (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
    (reg:SF 22 xmm1 [ f2 ]))
deferring deletion of insn with uid = 6.
modifying insn i3    16: [r67:DI+0x4]=xmm1:SF
      REG_DEAD xmm1:SF
deferring rescan insn with uid = 16.

Trying 17 -> 18:
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 69)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/j/c:SI (mem/u/c:DI (const:DI (unspec:DI [
                                (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                            ] UNSPEC_GOTPCREL)) [0  S8 A8]) [0 i_tmp_arr+0 S4 A256])
            (reg/v:SI 64 [ h1 ]))
        (set (reg/f:DI 69)
            (mem/u/c:DI (const:DI (unspec:DI [
                            (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                        ] UNSPEC_GOTPCREL)) [0  S8 A8]))
    ])

Trying 8 -> 20:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 69)
            (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
    (reg:SI 37 r8 [ h2 ]))
deferring deletion of insn with uid = 8.
modifying insn i3    20: [r69:DI+0x4]=r8:SI
      REG_DEAD r8:SI
deferring rescan insn with uid = 20.

Trying 9 -> 22:
Successfully matched this instruction:
(set (mem/j/c:SI (plus:DI (reg/f:DI 69)
            (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
    (reg:SI 38 r9 [ h3 ]))
deferring deletion of insn with uid = 9.
modifying insn i3    22: [r69:DI+0x8]=r9:SI
      REG_DEAD r9:SI
deferring rescan insn with uid = 22.

Trying 25 -> 32:

Trying 26 -> 32:

Trying 26, 25 -> 32:

Trying 25 -> 32:

Trying 28 -> 32:
starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 8.
deleting insn with uid = 9.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 22.
deleting insn with uid = 22.
ending the processing of deferred insns


void tiles2(int*, int, collision_table*, float, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,1u} r67={1d,3u} r69={1d,4u} 
;;    total ref usage 112{76d,36u,0e} in 20{19 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67 69
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67 69
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:421 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:421 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:421 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:421 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:421 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 8 7 9 2 NOTE_INSN_DELETED)
(note 9 8 10 2 NOTE_INSN_DELETED)
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:422 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SF (reg/f:DI 67) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:422 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:423 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 17 16 18 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:424 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 20 2 (set (mem/j/c:SI (reg/f:DI 69) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:424 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 20 18 22 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:425 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 22 20 23 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:426 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(insn 23 22 25 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:427 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 38 r9)
        (reg/f:DI 69)) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 69)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 26 25 28 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:427 89 {*movsi_internal}
     (nil))
(insn 28 26 29 2 (set (reg:DI 2 cx)
        (reg/f:DI 67)) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 29 28 30 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 30 29 31 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:427 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 31 30 32 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 32 31 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:427 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tileswrap(int*, int, int, float*, int, int*, int*, int) (_Z9tileswrapPiiiPfiS_S_i, funcdef_no=1100, decl_uid=23884, cgraph_uid=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 8
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 27: 0
insn_cost 28: 4
insn_cost 29: 0
insn_cost 31: 0
insn_cost 32: 4
insn_cost 33: 0
insn_cost 39: 6
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 49: 4
insn_cost 50: 4
insn_cost 51: 4
insn_cost 52: 0
insn_cost 61: 0
insn_cost 62: 4
insn_cost 63: 0
insn_cost 69: 4
insn_cost 71: 6
insn_cost 72: 1
insn_cost 73: 4
insn_cost 74: 4
insn_cost 13: 4
insn_cost 371: 6
insn_cost 76: 0
insn_cost 77: 40
insn_cost 78: 4
insn_cost 79: 0
insn_cost 80: 4
insn_cost 82: 4
insn_cost 83: 4
insn_cost 85: 0
insn_cost 86: 4
insn_cost 87: 4
insn_cost 88: 0
insn_cost 95: 4
insn_cost 96: 4
insn_cost 97: 6
insn_cost 100: 4
insn_cost 101: 4
insn_cost 102: 4
insn_cost 103: 0
insn_cost 106: 4
insn_cost 107: 4
insn_cost 108: 4
insn_cost 109: 4
insn_cost 110: 4
insn_cost 111: 0
insn_cost 112: 4
insn_cost 113: 4
insn_cost 114: 4
insn_cost 115: 0
insn_cost 117: 32
insn_cost 119: 0
insn_cost 120: 16
insn_cost 121: 328
insn_cost 122: 32
insn_cost 123: 32
insn_cost 124: 328
insn_cost 125: 32
insn_cost 126: 32
insn_cost 127: 32
insn_cost 128: 4
insn_cost 130: 0
insn_cost 131: 4
insn_cost 132: 0
insn_cost 134: 0
insn_cost 135: 20
insn_cost 136: 328
insn_cost 137: 32
insn_cost 139: 328
insn_cost 140: 32
insn_cost 141: 32
insn_cost 142: 32
insn_cost 143: 4
insn_cost 145: 0
insn_cost 146: 4
insn_cost 147: 0
insn_cost 149: 0
insn_cost 150: 20
insn_cost 151: 328
insn_cost 152: 32
insn_cost 154: 328
insn_cost 155: 32
insn_cost 156: 32
insn_cost 157: 32
insn_cost 158: 4
insn_cost 160: 0
insn_cost 161: 4
insn_cost 162: 0
insn_cost 164: 0
insn_cost 165: 20
insn_cost 166: 328
insn_cost 167: 32
insn_cost 169: 328
insn_cost 170: 32
insn_cost 171: 32
insn_cost 172: 32
insn_cost 173: 4
insn_cost 175: 0
insn_cost 176: 4
insn_cost 177: 0
insn_cost 179: 0
insn_cost 180: 20
insn_cost 181: 328
insn_cost 182: 32
insn_cost 184: 328
insn_cost 185: 32
insn_cost 186: 32
insn_cost 187: 32
insn_cost 188: 4
insn_cost 190: 0
insn_cost 194: 0
insn_cost 195: 4
insn_cost 197: 9
insn_cost 198: 12
insn_cost 199: 4
insn_cost 200: 0
insn_cost 202: 0
insn_cost 208: 4
insn_cost 209: 4
insn_cost 210: 0
insn_cost 14: 4
insn_cost 213: 0
insn_cost 214: 4
insn_cost 216: 9
insn_cost 217: 12
insn_cost 218: 4
insn_cost 219: 4
insn_cost 221: 0
insn_cost 222: 4
insn_cost 223: 0
insn_cost 225: 0
insn_cost 226: 4
insn_cost 228: 9
insn_cost 229: 12
insn_cost 230: 4
insn_cost 363: 0
insn_cost 231: 4
insn_cost 233: 0
insn_cost 235: 4
insn_cost 236: 0
insn_cost 242: 4
insn_cost 243: 4
insn_cost 244: 6
insn_cost 245: 1
insn_cost 246: 4
insn_cost 247: 4
insn_cost 20: 4
insn_cost 372: 6
insn_cost 252: 0
insn_cost 254: 8
insn_cost 256: 8
insn_cost 257: 4
insn_cost 258: 0
insn_cost 260: 4
insn_cost 261: 0
insn_cost 262: 4
insn_cost 267: 4
insn_cost 268: 4
insn_cost 269: 6
insn_cost 270: 0
insn_cost 271: 4
insn_cost 272: 4
insn_cost 276: 4
insn_cost 277: 12
insn_cost 278: 0
insn_cost 280: 6
insn_cost 281: 0
insn_cost 282: 4
insn_cost 284: 4
insn_cost 287: 4
insn_cost 288: 0
insn_cost 291: 4
insn_cost 292: 4
insn_cost 294: 0
insn_cost 295: 4
insn_cost 296: 4
insn_cost 298: 4
insn_cost 299: 0
insn_cost 18: 4
insn_cost 306: 11
insn_cost 308: 4
insn_cost 309: 4
insn_cost 310: 0
insn_cost 313: 4
insn_cost 19: 4
insn_cost 324: 4
insn_cost 325: 4
insn_cost 327: 4
insn_cost 328: 4
insn_cost 329: 4
insn_cost 330: 4
insn_cost 331: 0
insn_cost 332: 4
insn_cost 333: 4
insn_cost 334: 4
insn_cost 336: 0
insn_cost 337: 4
insn_cost 338: 4
insn_cost 339: 0
insn_cost 343: 0
insn_cost 344: 0
insn_cost 345: 4
insn_cost 346: 0
insn_cost 15: 4
insn_cost 16: 4
insn_cost 373: 6
insn_cost 374: 6

Trying 8 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ D.26216 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (reg/v:SI 154 [ num_ints ])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 151 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ D.26216 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (reg/v:SI 154 [ num_ints ])))
        (set (reg/v:SI 151 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 11 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ D.26216 ])
            (plus:SI (reg/v:SI 151 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ D.26216 ])
            (plus:SI (reg/v:SI 151 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])

Trying 11, 8 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ D.26216 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 151 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ D.26216 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 151 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 11 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ D.26216 ])
            (plus:SI (reg/v:SI 151 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ D.26216 ])
            (plus:SI (reg/v:SI 151 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])

Trying 23 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 71 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 151 [ num_floats ])
                    (reg/v:SI 154 [ num_ints ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/v:SI 71 [ num_coordinates ])
    (plus:SI (plus:SI (reg/v:SI 151 [ num_floats ])
            (reg/v:SI 154 [ num_ints ]))
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 23.
modifying insn i3    24: r71:SI=r151:SI+r154:SI+0x1
deferring rescan insn with uid = 24.

Trying 11 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 71 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 151 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 71 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 151 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])

Trying 8 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 71 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (reg/v:SI 154 [ num_ints ]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 151 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 71 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (reg/v:SI 154 [ num_ints ]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 151 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 8, 11 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 71 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 151 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 71 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 151 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 11 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 71 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 151 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 71 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 151 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 154 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])

Trying 28 -> 29:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 154 [ num_ints ])
            (const_int 0 [0]))
        (label_ref 37)
        (pc)))

Trying 32 -> 33:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 151 [ num_floats ])
            (const_int 0 [0]))
        (label_ref 67)
        (pc)))

Trying 40 -> 41:
Failed to match this instruction:
(parallel [
        (set (reg:DI 158 [ D.26221 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 151 [ num_floats ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 158 [ D.26221 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 151 [ num_floats ]))
        (const_int 2 [0x2])))

Trying 41 -> 42:
Failed to match this instruction:
(parallel [
        (set (reg:DI 159 [ D.26215 ])
            (plus:DI (mult:DI (reg:DI 157 [ D.26221 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 159 [ D.26215 ])
    (plus:DI (mult:DI (reg:DI 157 [ D.26221 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 41.
modifying insn i3    42: r159:DI=r157:DI*0x4+0x4
      REG_DEAD r157:DI
deferring rescan insn with uid = 42.

Trying 40 -> 42:
Failed to match this instruction:
(set (reg:DI 159 [ D.26215 ])
    (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 151 [ num_floats ]) 0)
                (const_int 4 [0x4]))
            (const_int 34 [0x22])
            (const_int 0 [0]))
        (const_int 4 [0x4])))

Trying 39 -> 43:
Failed to match this instruction:
(parallel [
        (set (reg:DI 160 [ D.26220 ])
            (plus:DI (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 159 [ D.26215 ]))
                (const_int -176 [0xffffffffffffff50])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 160 [ D.26220 ])
    (plus:DI (plus:DI (reg/f:DI 20 frame)
            (reg:DI 159 [ D.26215 ]))
        (const_int -176 [0xffffffffffffff50])))
deferring deletion of insn with uid = 39.
modifying insn i3    43: r160:DI=frame:DI+r159:DI-0xb0
      REG_DEAD r159:DI
deferring rescan insn with uid = 43.

Trying 42 -> 43:
Successfully matched this instruction:
(set (reg:DI 160 [ D.26220 ])
    (plus:DI (plus:DI (mult:DI (reg:DI 157 [ D.26221 ])
                (const_int 4 [0x4]))
            (reg/f:DI 20 frame))
        (const_int -172 [0xffffffffffffff54])))
deferring deletion of insn with uid = 42.
modifying insn i3    43: r160:DI=r157:DI*0x4+frame:DI-0xac
      REG_DEAD r157:DI
deferring rescan insn with uid = 43.

Trying 40 -> 43:
Failed to match this instruction:
(set (reg:DI 160 [ D.26220 ])
    (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 151 [ num_floats ]) 0)
                    (const_int 4 [0x4]))
                (const_int 34 [0x22])
                (const_int 0 [0]))
            (reg/f:DI 20 frame))
        (const_int -172 [0xffffffffffffff54])))

Trying 44 -> 45:
Failed to match this instruction:
(parallel [
        (set (reg:DI 162 [ D.26221 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 154 [ num_ints ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 162 [ D.26221 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 154 [ num_ints ]))
        (const_int 2 [0x2])))

Trying 62 -> 63:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 148 [ num_tilings ])
            (const_int 0 [0]))
        (label_ref 240)
        (pc)))

Trying 71 -> 72:
Successfully matched this instruction:
(set (reg:DI 169 [ D.26221 ])
    (zero_extend:DI (plus:SI (reg/v:SI 151 [ num_floats ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 71.
modifying insn i3    72: r169:DI=zero_extend(r151:SI-0x1)
deferring rescan insn with uid = 72.

Trying 72 -> 73:
Failed to match this instruction:
(parallel [
        (set (reg:DI 170 [ D.26221 ])
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 151 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 170 [ D.26221 ])
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 151 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 73 -> 74:
Failed to match this instruction:
(parallel [
        (set (reg:DI 146 [ D.26221 ])
            (plus:DI (mult:DI (reg:DI 169 [ D.26221 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 146 [ D.26221 ])
    (plus:DI (mult:DI (reg:DI 169 [ D.26221 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 73.
modifying insn i3    74: r146:DI=r169:DI*0x4+0x4
      REG_DEAD r169:DI
deferring rescan insn with uid = 74.

Trying 72 -> 74:
Failed to match this instruction:
(set (reg:DI 146 [ D.26221 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 151 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 82 -> 83:
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/f:DI 258)
            (reg:DI 104 [ ivtmp.261 ])) [0 MEM[symbol: qstate, index: ivtmp.261_79, offset: 0B]+0 S4 A32])
    (fix:SI (reg:SF 75 [ D.26217 ])))

Trying 86 -> 87:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 104 [ ivtmp.261 ])
                    (const_int 4 [0x4]))
                (reg:DI 146 [ D.26221 ])))
        (set (reg:DI 104 [ ivtmp.261 ])
            (plus:DI (reg:DI 104 [ ivtmp.261 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 104 [ ivtmp.261 ])
                    (const_int 4 [0x4]))
                (reg:DI 146 [ D.26221 ])))
        (set (reg:DI 104 [ ivtmp.261 ])
            (plus:DI (reg:DI 104 [ ivtmp.261 ])
                (const_int 4 [0x4])))
    ])

Trying 87 -> 88:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:DI 104 [ ivtmp.261 ])
            (reg:DI 146 [ D.26221 ]))
        (label_ref 93)
        (pc)))

Trying 86, 87 -> 88:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 104 [ ivtmp.261 ])
                        (const_int 4 [0x4]))
                    (reg:DI 146 [ D.26221 ]))
                (label_ref 93)
                (pc)))
        (set (reg:DI 104 [ ivtmp.261 ])
            (plus:DI (reg:DI 104 [ ivtmp.261 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 104 [ ivtmp.261 ])
                        (const_int 4 [0x4]))
                    (reg:DI 146 [ D.26221 ]))
                (label_ref 93)
                (pc)))
        (set (reg:DI 104 [ ivtmp.261 ])
            (plus:DI (reg:DI 104 [ ivtmp.261 ])
                (const_int 4 [0x4])))
    ])

Trying 95 -> 96:
Failed to match this instruction:
(parallel [
        (set (reg:DI 175 [ D.26221 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 151 [ num_floats ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 175 [ D.26221 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 151 [ num_floats ]))
        (const_int 2 [0x2])))

Trying 101 -> 103:

Trying 106 -> 107:
Failed to match this instruction:
(parallel [
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 107 -> 108:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 80 [ bnd.218 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (ashift:SI (reg:SI 80 [ bnd.218 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 80 [ bnd.218 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (ashift:SI (reg:SI 80 [ bnd.218 ])
                (const_int 2 [0x2])))
    ])

Trying 106, 107 -> 108:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 108 -> 109:
Failed to match this instruction:
(set (reg:QI 182 [ D.26223 ])
    (eq:QI (reg:SI 79 [ ratio_mult_vf.219 ])
        (const_int 0 [0])))

Trying 107, 108 -> 109:
Failed to match this instruction:
(parallel [
        (set (reg:QI 182 [ D.26223 ])
            (eq:QI (reg:SI 80 [ bnd.218 ])
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (ashift:SI (reg:SI 80 [ bnd.218 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 182 [ D.26223 ])
            (eq:QI (reg:SI 80 [ bnd.218 ])
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (ashift:SI (reg:SI 80 [ bnd.218 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 79 [ ratio_mult_vf.219 ])
    (ashift:SI (reg:SI 80 [ bnd.218 ])
        (const_int 2 [0x2])))

Trying 106, 107, 108 -> 109:
Failed to match this instruction:
(parallel [
        (set (reg:QI 182 [ D.26223 ])
            (eq:QI (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 182 [ D.26223 ])
            (eq:QI (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 109 -> 110:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CCZ 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 359)
        (pc)))
deferring deletion of insn with uid = 109.
modifying other_insn   111: pc={(flags:CCZ==0)?L359:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 0xd06
deferring rescan insn with uid = 111.
modifying insn i3   110: flags:CCZ=flags:CCZ
deferring rescan insn with uid = 110.

Trying 108 -> 110:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:SI 79 [ ratio_mult_vf.219 ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 108.
modifying insn i3   110: flags:CCZ=cmp(r79:SI,0)
deferring rescan insn with uid = 110.

Trying 107 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 80 [ bnd.218 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (ashift:SI (reg:SI 80 [ bnd.218 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 80 [ bnd.218 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (ashift:SI (reg:SI 80 [ bnd.218 ])
                (const_int 2 [0x2])))
    ])

Trying 106, 107 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 110 -> 111:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 79 [ ratio_mult_vf.219 ])
            (const_int 0 [0]))
        (label_ref:DI 359)
        (pc)))

Trying 107, 110 -> 111:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 80 [ bnd.218 ])
                    (const_int 0 [0]))
                (label_ref:DI 359)
                (pc)))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (ashift:SI (reg:SI 80 [ bnd.218 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 80 [ bnd.218 ])
                    (const_int 0 [0]))
                (label_ref:DI 359)
                (pc)))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (ashift:SI (reg:SI 80 [ bnd.218 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 79 [ ratio_mult_vf.219 ])
    (ashift:SI (reg:SI 80 [ bnd.218 ])
        (const_int 2 [0x2])))

Trying 106, 107, 110 -> 111:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref:DI 359)
                (pc)))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref:DI 359)
                (pc)))
        (set (reg:SI 79 [ ratio_mult_vf.219 ])
            (and:SI (reg/v:SI 151 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 80 [ bnd.218 ])
            (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 112 -> 113:
Failed to match this instruction:
(set (reg:QI 184 [ D.26223 ])
    (leu:QI (reg/v:SI 151 [ num_floats ])
        (const_int 3 [0x3])))

Trying 113 -> 114:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (reg:CC 17 flags)
        (const_int 0 [0])))

Trying 112, 113 -> 114:
Successfully matched this instruction:
(set (reg:CC 17 flags)
    (compare:CC (reg/v:SI 151 [ num_floats ])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (leu (reg:CC 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 359)
        (pc)))
deferring deletion of insn with uid = 113.
deferring deletion of insn with uid = 112.
modifying other_insn   115: pc={(leu(flags:CC,0))?L359:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 0xd06
deferring rescan insn with uid = 115.
modifying insn i3   114: flags:CC=cmp(r151:SI,0x3)
deferring rescan insn with uid = 114.

Trying 114 -> 115:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg/v:SI 151 [ num_floats ])
            (const_int 3 [0x3]))
        (label_ref:DI 359)
        (pc)))

Trying 117 -> 121:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 186 [ vect_var_.225 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ]))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V4SI 185)
            (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 186 [ vect_var_.225 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ]))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V4SI 185)
            (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ])))
    ])

Trying 120 -> 121:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 186 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 186 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 120, 117 -> 121:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ]))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 186 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                ] UNSPEC_LOADU))
        (set (reg:V4SI 185)
            (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ]))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 186 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                ] UNSPEC_LOADU))
        (set (reg:V4SI 185)
            (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ])))
    ])

Trying 122 -> 124:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 189) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 123 -> 124:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 189) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V2DI 191)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 189) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V2DI 191)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                (const_int 32 [0x20])))
    ])

Trying 123, 122 -> 124:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 189) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V2DI 191)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 189) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V2DI 191)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg:V2DI 191)
    (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 189) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 121 -> 125:
Failed to match this instruction:
(set (reg:V4SI 188)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 186 [ vect_var_.225 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 117, 121 -> 125:

Trying 120, 121 -> 125:

Trying 124 -> 126:
Failed to match this instruction:
(set (reg:V4SI 189)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 122, 124 -> 126:
Failed to match this instruction:
(set (reg:V4SI 189)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 123, 124 -> 126:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 189)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (set (reg:V2DI 191)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 189)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (set (reg:V2DI 191)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg:V2DI 191)
    (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (reg:V4SI 189)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 123, 122, 124 -> 126:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 189)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (set (reg:V2DI 191)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 189)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (set (reg:V2DI 191)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg:V2DI 191)
    (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (reg:V4SI 189)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 125 -> 127:
Failed to match this instruction:
(set (reg:V4SI 187 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 188)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 189))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 126 -> 127:
Failed to match this instruction:
(set (reg:V4SI 187 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 188)
            (vec_select:V4SI (reg:V4SI 189)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 121, 125 -> 127:
Failed to match this instruction:
(set (reg:V4SI 187 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 186 [ vect_var_.225 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 189))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 124, 126 -> 127:
Failed to match this instruction:
(set (reg:V4SI 187 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 188)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 126, 125 -> 127:
Failed to match this instruction:
(set (reg:V4SI 187 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 188)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 189)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 127 -> 128:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 188)
            (reg:V4SI 189))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 125, 127 -> 128:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 188)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 189))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 187 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 188)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 187 [ vect_var_.226 ])
            (reg:V4SI 189))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 126, 127 -> 128:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 188)
            (vec_select:V4SI (reg:V4SI 189)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 187 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 189)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 188)
            (reg:V4SI 187 [ vect_var_.226 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 131 -> 132:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 80 [ bnd.218 ])
            (const_int 1 [0x1]))
        (label_ref 206)
        (pc)))

Trying 135 -> 136:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 194) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                                            (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 192 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                            (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 194) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                                            (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 192 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                            (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 137 -> 139:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 195) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 192 [ vect_var_.225 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 136 -> 140:
Failed to match this instruction:
(set (reg:V4SI 194)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 192 [ vect_var_.225 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 135, 136 -> 140:

Trying 139 -> 141:
Failed to match this instruction:
(set (reg:V4SI 195)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 196) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 137, 139 -> 141:
Failed to match this instruction:
(set (reg:V4SI 195)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 192 [ vect_var_.225 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 140 -> 142:
Failed to match this instruction:
(set (reg:V4SI 193 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 194)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 195))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 141 -> 142:
Failed to match this instruction:
(set (reg:V4SI 193 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 194)
            (vec_select:V4SI (reg:V4SI 195)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 136, 140 -> 142:
Failed to match this instruction:
(set (reg:V4SI 193 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 192 [ vect_var_.225 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 195))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 139, 141 -> 142:
Failed to match this instruction:
(set (reg:V4SI 193 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 194)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 196) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 141, 140 -> 142:
Failed to match this instruction:
(set (reg:V4SI 193 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 194)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 195)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 142 -> 143:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 194)
            (reg:V4SI 195))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 140, 142 -> 143:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 194)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 195))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 193 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 194)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 193 [ vect_var_.226 ])
            (reg:V4SI 195))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 141, 142 -> 143:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 194)
            (vec_select:V4SI (reg:V4SI 195)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 193 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 195)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 194)
            (reg:V4SI 193 [ vect_var_.226 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 146 -> 147:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 80 [ bnd.218 ])
            (const_int 2 [0x2]))
        (label_ref 206)
        (pc)))

Trying 150 -> 151:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 200) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                                            (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 198 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                            (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 200) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                                            (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 198 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                            (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 152 -> 154:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 201) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 198 [ vect_var_.225 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 151 -> 155:
Failed to match this instruction:
(set (reg:V4SI 200)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 198 [ vect_var_.225 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 150, 151 -> 155:

Trying 154 -> 156:
Failed to match this instruction:
(set (reg:V4SI 201)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 202) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 152, 154 -> 156:
Failed to match this instruction:
(set (reg:V4SI 201)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 198 [ vect_var_.225 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 155 -> 157:
Failed to match this instruction:
(set (reg:V4SI 199 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 200)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 201))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 156 -> 157:
Failed to match this instruction:
(set (reg:V4SI 199 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 200)
            (vec_select:V4SI (reg:V4SI 201)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 151, 155 -> 157:
Failed to match this instruction:
(set (reg:V4SI 199 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 198 [ vect_var_.225 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 201))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 154, 156 -> 157:
Failed to match this instruction:
(set (reg:V4SI 199 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 200)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 202) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 156, 155 -> 157:
Failed to match this instruction:
(set (reg:V4SI 199 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 200)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 201)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 157 -> 158:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 200)
            (reg:V4SI 201))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 155, 157 -> 158:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 200)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 201))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 199 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 200)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 199 [ vect_var_.226 ])
            (reg:V4SI 201))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 156, 157 -> 158:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 200)
            (vec_select:V4SI (reg:V4SI 201)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 199 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 201)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 200)
            (reg:V4SI 199 [ vect_var_.226 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 161 -> 162:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 80 [ bnd.218 ])
            (const_int 3 [0x3]))
        (label_ref 206)
        (pc)))

Trying 165 -> 166:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 206) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                                            (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 204 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                            (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 206) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                                            (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 204 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                            (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 167 -> 169:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 207) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 204 [ vect_var_.225 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 166 -> 170:
Failed to match this instruction:
(set (reg:V4SI 206)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 204 [ vect_var_.225 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 165, 166 -> 170:

Trying 169 -> 171:
Failed to match this instruction:
(set (reg:V4SI 207)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 208) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 167, 169 -> 171:
Failed to match this instruction:
(set (reg:V4SI 207)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 204 [ vect_var_.225 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 170 -> 172:
Failed to match this instruction:
(set (reg:V4SI 205 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 206)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 207))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 171 -> 172:
Failed to match this instruction:
(set (reg:V4SI 205 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 206)
            (vec_select:V4SI (reg:V4SI 207)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 166, 170 -> 172:
Failed to match this instruction:
(set (reg:V4SI 205 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 204 [ vect_var_.225 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 207))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 169, 171 -> 172:
Failed to match this instruction:
(set (reg:V4SI 205 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 206)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 208) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 171, 170 -> 172:
Failed to match this instruction:
(set (reg:V4SI 205 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 206)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 207)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 172 -> 173:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 206)
            (reg:V4SI 207))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 170, 172 -> 173:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 206)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 207))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 205 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 206)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 205 [ vect_var_.226 ])
            (reg:V4SI 207))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 171, 172 -> 173:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 206)
            (vec_select:V4SI (reg:V4SI 207)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 205 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 207)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 206)
            (reg:V4SI 205 [ vect_var_.226 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 176 -> 177:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 80 [ bnd.218 ])
            (const_int 4 [0x4]))
        (label_ref 206)
        (pc)))

Trying 180 -> 181:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 212) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                                            (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 210 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                            (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 212) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                                            (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 210 [ vect_var_.225 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                            (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 182 -> 184:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 213) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 210 [ vect_var_.225 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 181 -> 185:
Failed to match this instruction:
(set (reg:V4SI 212)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 210 [ vect_var_.225 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 180, 181 -> 185:

Trying 184 -> 186:
Failed to match this instruction:
(set (reg:V4SI 213)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 214) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 182, 184 -> 186:
Failed to match this instruction:
(set (reg:V4SI 213)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 210 [ vect_var_.225 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 185 -> 187:
Failed to match this instruction:
(set (reg:V4SI 211 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 212)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 213))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 186 -> 187:
Failed to match this instruction:
(set (reg:V4SI 211 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 212)
            (vec_select:V4SI (reg:V4SI 213)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 181, 185 -> 187:
Failed to match this instruction:
(set (reg:V4SI 211 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 210 [ vect_var_.225 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 213))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 184, 186 -> 187:
Failed to match this instruction:
(set (reg:V4SI 211 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 212)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 214) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 186, 185 -> 187:
Failed to match this instruction:
(set (reg:V4SI 211 [ vect_var_.226 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 212)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 213)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 187 -> 188:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 212)
            (reg:V4SI 213))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 185, 187 -> 188:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 212)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 213))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 211 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 212)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 211 [ vect_var_.226 ])
            (reg:V4SI 213))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 186, 187 -> 188:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 212)
            (vec_select:V4SI (reg:V4SI 213)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 211 [ vect_var_.226 ])
    (vec_select:V4SI (reg:V4SI 213)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 212)
            (reg:V4SI 211 [ vect_var_.226 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 195 -> 197:
Failed to match this instruction:
(parallel [
        (set (reg:SI 219 [ *_152 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 66 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32]))
        (set (reg:DI 216 [ i ])
            (sign_extend:DI (reg/v:SI 66 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 219 [ *_152 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 66 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32]))
        (set (reg:DI 216 [ i ])
            (sign_extend:DI (reg/v:SI 66 [ i ])))
    ])

Trying 197 -> 198:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 218 [ D.26216 ])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 216 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 197.
modifying insn i3   198: {r218:SI=[r216:DI*0x4+r152:DI]*r148:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
deferring rescan insn with uid = 198.

Trying 195 -> 198:
Failed to match this instruction:
(parallel [
        (set (reg:SI 218 [ D.26216 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 66 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 216 [ i ])
            (sign_extend:DI (reg/v:SI 66 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 218 [ D.26216 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 66 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg:DI 216 [ i ])
            (sign_extend:DI (reg/v:SI 66 [ i ])))
    ])

Trying 198 -> 199:
Failed to match this instruction:
(parallel [
        (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 216 [ i ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 20 frame))
                    (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 216 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 216 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 216 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32])
        (reg/v:SI 148 [ num_tilings ])))

Trying 195, 198 -> 199:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 66 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 66 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32])
        (reg/v:SI 148 [ num_tilings ])))
Failed to match this instruction:
(set (reg:DI 218 [ D.26216 ])
    (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 66 [ i ]) 0)
            (const_int 4 [0x4]))
        (const_int 34 [0x22])
        (const_int 0 [0])))

Trying 208 -> 209:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:SI 79 [ ratio_mult_vf.219 ])
                (reg/v:SI 151 [ num_floats ])))
        (set (reg/v:SI 114 [ i ])
            (reg:SI 79 [ ratio_mult_vf.219 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:SI 79 [ ratio_mult_vf.219 ])
                (reg/v:SI 151 [ num_floats ])))
        (set (reg/v:SI 114 [ i ])
            (reg:SI 79 [ ratio_mult_vf.219 ]))
    ])

Trying 209 -> 210:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 114 [ i ])
            (reg/v:SI 151 [ num_floats ]))
        (label_ref:DI 59)
        (pc)))

Trying 208, 209 -> 210:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 79 [ ratio_mult_vf.219 ])
                    (reg/v:SI 151 [ num_floats ]))
                (label_ref:DI 59)
                (pc)))
        (set (reg/v:SI 114 [ i ])
            (reg:SI 79 [ ratio_mult_vf.219 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 79 [ ratio_mult_vf.219 ])
                    (reg/v:SI 151 [ num_floats ]))
                (label_ref:DI 59)
                (pc)))
        (set (reg/v:SI 114 [ i ])
            (reg:SI 79 [ ratio_mult_vf.219 ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 114 [ i ])
    (reg:SI 79 [ ratio_mult_vf.219 ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 79 [ ratio_mult_vf.219 ])
            (reg/v:SI 151 [ num_floats ]))
        (label_ref:DI 59)
        (pc)))

Trying 214 -> 216:
Failed to match this instruction:
(parallel [
        (set (reg:SI 223 [ *_109 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 114 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32]))
        (set (reg:DI 220 [ i ])
            (sign_extend:DI (reg/v:SI 114 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 223 [ *_109 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 114 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32]))
        (set (reg:DI 220 [ i ])
            (sign_extend:DI (reg/v:SI 114 [ i ])))
    ])

Trying 216 -> 217:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 222 [ D.26216 ])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 220 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 216.
modifying insn i3   217: {r222:SI=[r220:DI*0x4+r152:DI]*r148:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
deferring rescan insn with uid = 217.

Trying 214 -> 217:
Failed to match this instruction:
(parallel [
        (set (reg:SI 222 [ D.26216 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 114 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 220 [ i ])
            (sign_extend:DI (reg/v:SI 114 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 222 [ D.26216 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 114 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg:DI 220 [ i ])
            (sign_extend:DI (reg/v:SI 114 [ i ])))
    ])

Trying 217 -> 218:
Failed to match this instruction:
(parallel [
        (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 220 [ i ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 20 frame))
                    (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 220 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 220 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 220 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32])
        (reg/v:SI 148 [ num_tilings ])))

Trying 214, 217 -> 218:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 114 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 114 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32])
        (reg/v:SI 148 [ num_tilings ])))
Failed to match this instruction:
(set (reg:DI 222 [ D.26216 ])
    (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 114 [ i ]) 0)
            (const_int 4 [0x4]))
        (const_int 34 [0x22])
        (const_int 0 [0])))

Trying 219 -> 222:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 151 [ num_floats ])))
        (set (reg/v:SI 81 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 151 [ num_floats ])))
        (set (reg/v:SI 81 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 222 -> 223:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 151 [ num_floats ])
            (reg/v:SI 81 [ i ]))
        (label_ref:DI 59)
        (pc)))

Trying 219, 222 -> 223:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 114 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 151 [ num_floats ]))
                (label_ref:DI 59)
                (pc)))
        (set (reg/v:SI 81 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 114 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 151 [ num_floats ]))
                (label_ref:DI 59)
                (pc)))
        (set (reg/v:SI 81 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 1 [0x1])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 81 [ i ])
    (plus:SI (reg/v:SI 114 [ i ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ge (plus:SI (reg/v:SI 114 [ i ])
                (const_int 1 [0x1]))
            (reg/v:SI 151 [ num_floats ]))
        (label_ref:DI 59)
        (pc)))

Trying 226 -> 228:
Failed to match this instruction:
(parallel [
        (set (reg:SI 227 [ *_33 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 81 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32]))
        (set (reg:DI 224 [ i ])
            (sign_extend:DI (reg/v:SI 81 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 227 [ *_33 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 81 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32]))
        (set (reg:DI 224 [ i ])
            (sign_extend:DI (reg/v:SI 81 [ i ])))
    ])

Trying 228 -> 229:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 226 [ D.26216 ])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 224 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 228.
modifying insn i3   229: {r226:SI=[r224:DI*0x4+r152:DI]*r148:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
deferring rescan insn with uid = 229.

Trying 226 -> 229:
Failed to match this instruction:
(parallel [
        (set (reg:SI 226 [ D.26216 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 81 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 224 [ i ])
            (sign_extend:DI (reg/v:SI 81 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 226 [ D.26216 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 81 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg:DI 224 [ i ])
            (sign_extend:DI (reg/v:SI 81 [ i ])))
    ])

Trying 229 -> 230:
Failed to match this instruction:
(parallel [
        (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 224 [ i ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 20 frame))
                    (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 224 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32])
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 224 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 224 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32])
        (reg/v:SI 148 [ num_tilings ])))

Trying 226, 229 -> 230:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 81 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 81 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32])
        (reg/v:SI 148 [ num_tilings ])))
Failed to match this instruction:
(set (reg:DI 226 [ D.26216 ])
    (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 81 [ i ]) 0)
            (const_int 4 [0x4]))
        (const_int 34 [0x22])
        (const_int 0 [0])))

Trying 231 -> 235:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 2 [0x2]))
                (reg/v:SI 151 [ num_floats ])))
        (set (reg/v:SI 66 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 2 [0x2]))
                (reg/v:SI 151 [ num_floats ])))
        (set (reg/v:SI 66 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 2 [0x2])))
    ])

Trying 235 -> 236:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg/v:SI 66 [ i ])
            (reg/v:SI 151 [ num_floats ]))
        (label_ref 234)
        (pc)))

Trying 231, 235 -> 236:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 114 [ i ])
                        (const_int 2 [0x2]))
                    (reg/v:SI 151 [ num_floats ]))
                (label_ref 234)
                (pc)))
        (set (reg/v:SI 66 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 114 [ i ])
                        (const_int 2 [0x2]))
                    (reg/v:SI 151 [ num_floats ]))
                (label_ref 234)
                (pc)))
        (set (reg/v:SI 66 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 66 [ i ])
    (plus:SI (reg/v:SI 114 [ i ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (plus:SI (reg/v:SI 114 [ i ])
                (const_int 2 [0x2]))
            (reg/v:SI 151 [ num_floats ]))
        (label_ref 234)
        (pc)))

Trying 244 -> 245:
Successfully matched this instruction:
(set (reg:DI 229 [ D.26221 ])
    (zero_extend:DI (plus:SI (reg/v:SI 151 [ num_floats ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 244.
modifying insn i3   245: r229:DI=zero_extend(r151:SI-0x1)
deferring rescan insn with uid = 245.

Trying 245 -> 246:
Failed to match this instruction:
(parallel [
        (set (reg:DI 230 [ D.26221 ])
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 151 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 230 [ D.26221 ])
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 151 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 246 -> 247:
Failed to match this instruction:
(parallel [
        (set (reg:DI 144 [ D.26221 ])
            (plus:DI (mult:DI (reg:DI 229 [ D.26221 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 144 [ D.26221 ])
    (plus:DI (mult:DI (reg:DI 229 [ D.26221 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 246.
modifying insn i3   247: r144:DI=r229:DI*0x4+0x4
      REG_DEAD r229:DI
deferring rescan insn with uid = 247.

Trying 245 -> 247:
Failed to match this instruction:
(set (reg:DI 144 [ D.26221 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 151 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 254 -> 257:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 258)
                        (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
                (reg:SI 84 [ D.26216 ])))
        (set (reg:SI 83 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 258)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 258)
                        (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
                (reg:SI 84 [ D.26216 ])))
        (set (reg:SI 83 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 258)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])

Trying 256 -> 257:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg:SI 83 [ D.26216 ])
                (mem:SI (plus:DI (reg/f:DI 257)
                        (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (set (reg:SI 84 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg:SI 83 [ D.26216 ])
                (mem:SI (plus:DI (reg/f:DI 257)
                        (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (set (reg:SI 84 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])

Trying 256, 254 -> 257:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 258)
                        (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
                (mem:SI (plus:DI (reg/f:DI 257)
                        (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (set (reg:SI 84 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
        (set (reg:SI 83 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 258)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 258)
                        (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
                (mem:SI (plus:DI (reg/f:DI 257)
                        (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (set (reg:SI 84 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
        (set (reg:SI 83 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 258)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])

Trying 257 -> 258:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 83 [ D.26216 ])
            (reg:SI 84 [ D.26216 ]))
        (label_ref 265)
        (pc)))

Trying 254, 257 -> 258:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 258)
                            (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
                    (reg:SI 84 [ D.26216 ]))
                (label_ref 265)
                (pc)))
        (set (reg:SI 83 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 258)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 258)
                            (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
                    (reg:SI 84 [ D.26216 ]))
                (label_ref 265)
                (pc)))
        (set (reg:SI 83 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 258)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 83 [ D.26216 ])
    (mem:SI (plus:DI (reg/f:DI 258)
            (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 258)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (reg:SI 84 [ D.26216 ]))
        (label_ref 265)
        (pc)))

Trying 256, 257 -> 258:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 83 [ D.26216 ])
                    (mem:SI (plus:DI (reg/f:DI 257)
                            (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
                (label_ref 265)
                (pc)))
        (set (reg:SI 84 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 83 [ D.26216 ])
                    (mem:SI (plus:DI (reg/f:DI 257)
                            (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
                (label_ref 265)
                (pc)))
        (set (reg:SI 84 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 84 [ D.26216 ])
    (mem:SI (plus:DI (reg/f:DI 257)
            (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 83 [ D.26216 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32]))
        (label_ref 265)
        (pc)))

Trying 260 -> 261:
Failed to match this instruction:
(parallel [
        (set (reg:SI 236)
            (div:SI (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg:SI 235 [ D.26216 ])
            (mod:SI (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 236)
            (div:SI (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg:SI 235 [ D.26216 ])
            (mod:SI (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 235 [ D.26216 ])
    (mod:SI (minus:SI (reg:SI 83 [ D.26216 ])
            (reg:SI 84 [ D.26216 ]))
        (reg/v:SI 148 [ num_tilings ])))

Trying 261 -> 262:
Failed to match this instruction:
(parallel [
        (set (reg:SI 93 [ D.26216 ])
            (minus:SI (reg:SI 83 [ D.26216 ])
                (mod:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 93 [ D.26216 ])
    (minus:SI (reg:SI 83 [ D.26216 ])
        (mod:SI (reg:SI 233 [ D.26216 ])
            (reg/v:SI 148 [ num_tilings ]))))

Trying 260, 261 -> 262:
Failed to match this instruction:
(parallel [
        (set (reg:SI 93 [ D.26216 ])
            (minus:SI (reg:SI 83 [ D.26216 ])
                (mod:SI (minus:SI (reg:SI 83 [ D.26216 ])
                        (reg:SI 84 [ D.26216 ]))
                    (reg/v:SI 148 [ num_tilings ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 93 [ D.26216 ])
    (minus:SI (reg:SI 83 [ D.26216 ])
        (mod:SI (minus:SI (reg:SI 83 [ D.26216 ])
                (reg:SI 84 [ D.26216 ]))
            (reg/v:SI 148 [ num_tilings ]))))
Successfully matched this instruction:
(set (reg:SI 235 [ D.26216 ])
    (minus:SI (reg:SI 83 [ D.26216 ])
        (reg:SI 84 [ D.26216 ])))
Failed to match this instruction:
(set (reg:SI 93 [ D.26216 ])
    (minus:SI (reg:SI 83 [ D.26216 ])
        (mod:SI (reg:SI 235 [ D.26216 ])
            (reg/v:SI 148 [ num_tilings ]))))

Trying 268 -> 269:
Failed to match this instruction:
(parallel [
        (set (reg:SI 239 [ D.26216 ])
            (plus:SI (not:SI (reg:SI 83 [ D.26216 ]))
                (reg:SI 84 [ D.26216 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 239 [ D.26216 ])
    (plus:SI (not:SI (reg:SI 83 [ D.26216 ]))
        (reg:SI 84 [ D.26216 ])))

Trying 269 -> 270:
Failed to match this instruction:
(parallel [
        (set (reg:SI 242)
            (div:SI (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg:SI 241 [ D.26216 ])
            (mod:SI (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 242)
            (div:SI (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg:SI 241 [ D.26216 ])
            (mod:SI (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 148 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 241 [ D.26216 ])
    (mod:SI (plus:SI (reg:SI 238 [ D.26216 ])
            (const_int -1 [0xffffffffffffffff]))
        (reg/v:SI 148 [ num_tilings ])))

Trying 268, 269 -> 270:
Failed to match this instruction:
(parallel [
        (set (reg:SI 242)
            (div:SI (plus:SI (not:SI (reg:SI 83 [ D.26216 ]))
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg:SI 241 [ D.26216 ])
            (mod:SI (plus:SI (not:SI (reg:SI 83 [ D.26216 ]))
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 242)
            (div:SI (plus:SI (not:SI (reg:SI 83 [ D.26216 ]))
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg:SI 241 [ D.26216 ])
            (mod:SI (plus:SI (not:SI (reg:SI 83 [ D.26216 ]))
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 241 [ D.26216 ])
    (mod:SI (plus:SI (not:SI (reg:SI 83 [ D.26216 ]))
            (reg:SI 84 [ D.26216 ]))
        (reg/v:SI 148 [ num_tilings ])))
Successfully matched this instruction:
(set (reg:SI 239 [ D.26216 ])
    (not:SI (reg:SI 83 [ D.26216 ])))
Failed to match this instruction:
(set (reg:SI 241 [ D.26216 ])
    (mod:SI (plus:SI (reg:SI 239 [ D.26216 ])
            (reg:SI 84 [ D.26216 ]))
        (reg/v:SI 148 [ num_tilings ])))

Trying 267 -> 271:
Failed to match this instruction:
(parallel [
        (set (reg:SI 243 [ D.26216 ])
            (plus:SI (plus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 241 [ D.26216 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:SI 243 [ D.26216 ])
    (plus:SI (plus:SI (reg:SI 83 [ D.26216 ])
            (reg:SI 241 [ D.26216 ]))
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 267.
modifying insn i3   271: r243:SI=r83:SI+r241:SI+0x1
      REG_DEAD r83:SI
      REG_DEAD r241:SI
deferring rescan insn with uid = 271.

Trying 270 -> 271:
Failed to match this instruction:
(set (reg:SI 243 [ D.26216 ])
    (plus:SI (plus:SI (mod:SI (reg:SI 239 [ D.26216 ])
                (reg/v:SI 148 [ num_tilings ]))
            (reg:SI 83 [ D.26216 ]))
        (const_int 1 [0x1])))

Trying 269, 270 -> 271:
Failed to match this instruction:
(set (reg:SI 243 [ D.26216 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 148 [ num_tilings ]))
            (reg:SI 83 [ D.26216 ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 241 [ D.26216 ])
    (plus:SI (reg:SI 238 [ D.26216 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 243 [ D.26216 ])
    (plus:SI (plus:SI (mod:SI (reg:SI 241 [ D.26216 ])
                (reg/v:SI 148 [ num_tilings ]))
            (reg:SI 83 [ D.26216 ]))
        (const_int 1 [0x1])))

Trying 268, 269, 270 -> 271:
Failed to match this instruction:
(set (reg:SI 243 [ D.26216 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (not:SI (reg:SI 83 [ D.26216 ]))
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ]))
            (reg:SI 83 [ D.26216 ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 241 [ D.26216 ])
    (not:SI (reg:SI 83 [ D.26216 ])))
Failed to match this instruction:
(set (reg:SI 243 [ D.26216 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (reg:SI 241 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ]))
                (reg/v:SI 148 [ num_tilings ]))
            (reg:SI 83 [ D.26216 ]))
        (const_int 1 [0x1])))

Trying 271 -> 272:
Failed to match this instruction:
(parallel [
        (set (reg:SI 93 [ D.26216 ])
            (plus:SI (plus:SI (minus:SI (reg:SI 83 [ D.26216 ])
                        (reg/v:SI 148 [ num_tilings ]))
                    (reg:SI 241 [ D.26216 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 93 [ D.26216 ])
    (plus:SI (plus:SI (minus:SI (reg:SI 83 [ D.26216 ])
                (reg/v:SI 148 [ num_tilings ]))
            (reg:SI 241 [ D.26216 ]))
        (const_int 1 [0x1])))

Trying 270, 271 -> 272:
Failed to match this instruction:
(parallel [
        (set (reg:SI 93 [ D.26216 ])
            (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 239 [ D.26216 ])
                            (reg/v:SI 148 [ num_tilings ]))
                        (reg:SI 83 [ D.26216 ]))
                    (reg/v:SI 148 [ num_tilings ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 93 [ D.26216 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ]))
                (reg:SI 83 [ D.26216 ]))
            (reg/v:SI 148 [ num_tilings ]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 243 [ D.26216 ])
    (mod:SI (reg:SI 239 [ D.26216 ])
        (reg/v:SI 148 [ num_tilings ])))

Trying 269, 270, 271 -> 272:
Failed to match this instruction:
(parallel [
        (set (reg:SI 93 [ D.26216 ])
            (plus:SI (minus:SI (plus:SI (mod:SI (plus:SI (reg:SI 238 [ D.26216 ])
                                (const_int -1 [0xffffffffffffffff]))
                            (reg/v:SI 148 [ num_tilings ]))
                        (reg:SI 83 [ D.26216 ]))
                    (reg/v:SI 148 [ num_tilings ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 93 [ D.26216 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (plus:SI (reg:SI 238 [ D.26216 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (reg/v:SI 148 [ num_tilings ]))
                (reg:SI 83 [ D.26216 ]))
            (reg/v:SI 148 [ num_tilings ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 243 [ D.26216 ])
    (plus:SI (reg:SI 238 [ D.26216 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 93 [ D.26216 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 243 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ]))
                (reg:SI 83 [ D.26216 ]))
            (reg/v:SI 148 [ num_tilings ]))
        (const_int 1 [0x1])))

Trying 277 -> 278:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem:SI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))
        (label_ref 285)
        (pc)))

Trying 280 -> 281:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 248)
            (div:SI (reg:SI 93 [ D.26216 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 72 [ ivtmp.241 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (set (reg:SI 247)
            (mod:SI (reg:SI 93 [ D.26216 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 72 [ ivtmp.241 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 280.
modifying insn i3   281: {r248:SI=r93:SI/[frame:DI+r72:DI-0x100];r247:SI=r93:SI%[frame:DI+r72:DI-0x100];clobber flags:CC;}
      REG_UNUSED flags:CC
      REG_UNUSED r248:SI
      REG_DEAD r93:SI
deferring rescan insn with uid = 281.

Trying 281 -> 282:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 248)
            (div:SI (reg:SI 93 [ D.26216 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 72 [ ivtmp.241 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (set (reg:SI 93 [ D.26216 ])
            (mod:SI (reg:SI 93 [ D.26216 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 72 [ ivtmp.241 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 281.
modifying insn i3   282: {r248:SI=r93:SI/[frame:DI+r72:DI-0x100];r93:SI=r93:SI%[frame:DI+r72:DI-0x100];clobber flags:CC;}
      REG_UNUSED r248:SI
      REG_UNUSED flags:CC
deferring rescan insn with uid = 282.

Trying 282 -> 284:
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (mod:SI (reg:SI 93 [ D.26216 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 72 [ ivtmp.241 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (set (reg:SI 93 [ D.26216 ])
            (mod:SI (reg:SI 93 [ D.26216 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 72 [ ivtmp.241 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (mod:SI (reg:SI 93 [ D.26216 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 72 [ ivtmp.241 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
        (set (reg:SI 93 [ D.26216 ])
            (mod:SI (reg:SI 93 [ D.26216 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 72 [ ivtmp.241 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
    ])

Trying 287 -> 288:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))
        (label_ref 303)
        (pc)))

Trying 291 -> 292:
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (plus:SI (reg:SI 84 [ D.26216 ])
                (reg:SI 63 [ ivtmp.245 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/f:DI 257)
            (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
    (plus:SI (reg:SI 84 [ D.26216 ])
        (reg:SI 63 [ ivtmp.245 ])))

Trying 295 -> 298:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 72 [ ivtmp.241 ])
                    (const_int 4 [0x4]))
                (reg:DI 144 [ D.26221 ])))
        (set (reg:DI 72 [ ivtmp.241 ])
            (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 72 [ ivtmp.241 ])
                    (const_int 4 [0x4]))
                (reg:DI 144 [ D.26221 ])))
        (set (reg:DI 72 [ ivtmp.241 ])
            (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (const_int 4 [0x4])))
    ])

Trying 298 -> 299:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 72 [ ivtmp.241 ])
            (reg:DI 144 [ D.26221 ]))
        (label_ref:DI 348)
        (pc)))

Trying 295, 298 -> 299:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 72 [ ivtmp.241 ])
                        (const_int 4 [0x4]))
                    (reg:DI 144 [ D.26221 ]))
                (label_ref:DI 348)
                (pc)))
        (set (reg:DI 72 [ ivtmp.241 ])
            (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 72 [ ivtmp.241 ])
                        (const_int 4 [0x4]))
                    (reg:DI 144 [ D.26221 ]))
                (label_ref:DI 348)
                (pc)))
        (set (reg:DI 72 [ ivtmp.241 ])
            (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (const_int 4 [0x4])))
    ])

Trying 308 -> 309:
Successfully matched this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (plus:SI (reg:SI 93 [ D.26216 ])
                    (reg:SI 129 [ D.26216 ]))
                (const_int 0 [0])))
        (set (reg:SI 93 [ D.26216 ])
            (plus:SI (reg:SI 93 [ D.26216 ])
                (reg:SI 129 [ D.26216 ])))
    ])
deferring deletion of insn with uid = 308.
modifying insn i3   309: {flags:CCGOC=cmp(r93:SI+r129:SI,0);r93:SI=r93:SI+r129:SI;}
deferring rescan insn with uid = 309.

Trying 309 -> 310:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg:SI 93 [ D.26216 ])
                        (reg:SI 129 [ D.26216 ]))
                    (const_int 0 [0]))
                (label_ref:DI 319)
                (pc)))
        (set (reg:SI 93 [ D.26216 ])
            (plus:SI (reg:SI 93 [ D.26216 ])
                (reg:SI 129 [ D.26216 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg:SI 93 [ D.26216 ])
                        (reg:SI 129 [ D.26216 ]))
                    (const_int 0 [0]))
                (label_ref:DI 319)
                (pc)))
        (set (reg:SI 93 [ D.26216 ])
            (plus:SI (reg:SI 93 [ D.26216 ])
                (reg:SI 129 [ D.26216 ])))
    ])

Trying 324 -> 325:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 110 [ num_floats ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
    (reg/v:SI 107 [ j ]))

Trying 327 -> 331:

Trying 334 -> 338:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 107 [ j ])
                    (const_int 1 [0x1]))
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg/v:SI 107 [ j ])
            (plus:SI (reg/v:SI 107 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 107 [ j ])
                    (const_int 1 [0x1]))
                (reg/v:SI 148 [ num_tilings ])))
        (set (reg/v:SI 107 [ j ])
            (plus:SI (reg/v:SI 107 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 338 -> 339:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 107 [ j ])
            (reg/v:SI 148 [ num_tilings ]))
        (label_ref:DI 353)
        (pc)))

Trying 334, 338 -> 339:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 107 [ j ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 148 [ num_tilings ]))
                (label_ref:DI 353)
                (pc)))
        (set (reg/v:SI 107 [ j ])
            (plus:SI (reg/v:SI 107 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 107 [ j ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 148 [ num_tilings ]))
                (label_ref:DI 353)
                (pc)))
        (set (reg/v:SI 107 [ j ])
            (plus:SI (reg/v:SI 107 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 345 -> 346:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 151 [ num_floats ])
            (const_int 0 [0]))
        (label_ref:DI 361)
        (pc)))
starting the processing of deferred insns
deleting insn with uid = 23.
deleting insn with uid = 39.
deleting insn with uid = 41.
deleting insn with uid = 42.
deleting insn with uid = 71.
deleting insn with uid = 73.
deleting insn with uid = 108.
deleting insn with uid = 109.
deleting insn with uid = 112.
deleting insn with uid = 113.
deleting insn with uid = 197.
deleting insn with uid = 216.
deleting insn with uid = 228.
deleting insn with uid = 244.
deleting insn with uid = 246.
deleting insn with uid = 267.
deleting insn with uid = 280.
deleting insn with uid = 281.
deleting insn with uid = 308.
rescanning insn with uid = 24.
deleting insn with uid = 24.
rescanning insn with uid = 43.
deleting insn with uid = 43.
rescanning insn with uid = 72.
deleting insn with uid = 72.
rescanning insn with uid = 74.
deleting insn with uid = 74.
rescanning insn with uid = 110.
deleting insn with uid = 110.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 114.
deleting insn with uid = 114.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 198.
deleting insn with uid = 198.
rescanning insn with uid = 217.
deleting insn with uid = 217.
rescanning insn with uid = 229.
deleting insn with uid = 229.
rescanning insn with uid = 245.
deleting insn with uid = 245.
rescanning insn with uid = 247.
deleting insn with uid = 247.
rescanning insn with uid = 271.
deleting insn with uid = 271.
rescanning insn with uid = 282.
deleting insn with uid = 282.
rescanning insn with uid = 309.
deleting insn with uid = 309.
ending the processing of deferred insns


void tileswrap(int*, int, int, float*, int, int*, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,36u} r7={1d,40u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,37u,2e} r17={48d,20u} r18={4d} r19={4d} r20={1d,54u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r63={2d,2u} r66={1d,2u} r71={1d,2u} r72={2d,12u} r75={1d,1u} r79={1d,2u} r80={1d,5u} r81={1d,4u} r83={1d,5u} r84={1d,4u} r93={4d,8u} r94={2d,2u} r104={2d,4u} r106={1d,1u} r107={2d,5u} r110={2d,1u} r114={2d,6u} r122={1d,1u} r129={1d,2u} r131={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,12u} r149={1d,1u} r150={1d,1u} r151={1d,13u} r152={1d,9u} r153={1d,1u} r154={1d,3u} r157={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r185={1d,6u} r186={1d,2u} r187={1d,1u} r188={2d,2u} r189={2d,2u} r190={1d,1u} r191={1d,5u} r192={1d,2u} r193={1d,1u} r194={2d,2u} r195={2d,2u} r196={1d,1u} r198={1d,2u} r199={1d,1u} r200={2d,2u} r201={2d,2u} r202={1d,1u} r204={1d,2u} r205={1d,1u} r206={2d,2u} r207={2d,2u} r208={1d,1u} r210={1d,2u} r211={1d,1u} r212={2d,2u} r213={2d,2u} r214={1d,1u} r216={1d,2u} r218={1d,1u} r220={1d,2u} r222={1d,1u} r224={1d,2u} r226={1d,1u} r229={1d,1u} r233={1d,2u} r235={1d,1u} r236={1d} r238={1d,1u} r239={1d,2u} r241={1d,1u} r242={1d} r243={1d,1u} r248={1d} r251={1d,1u} r254={1d,1u} r256={1d,4u} r257={2d,3u} r258={2d,2u} 
;;    total ref usage 771{359d,408u,4e} in 204{200 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 71 147 148 149 150 151 152 153 154 155
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 17 [flags] 71 147 148 149 150 151 152 153 154 155
;; live  kill	 17 [flags]
(note 21 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 21 5 2 (set (reg/v/f:DI 147 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 148 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 149 [ memory_size ])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory_size ])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:DI 150 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 151 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 9 8 10 2 (set (reg/v/f:DI 152 [ wrap_widths ])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ wrap_widths ])
        (nil)))
(insn 10 9 11 2 (set (reg/v/f:DI 153 [ ints ])
        (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])
        (nil)))
(insn 11 10 12 2 (set (reg/v:SI 154 [ num_ints ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])
        (nil)))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 12 24 2 NOTE_INSN_DELETED)
(insn 24 23 25 2 (set (reg/v:SI 71 [ num_coordinates ])
        (plus:SI (plus:SI (reg/v:SI 151 [ num_floats ])
                (reg/v:SI 154 [ num_ints ]))
            (const_int 1 [0x1]))) tiles.cpp:445 266 {*leasi}
     (nil))
(debug_insn 25 24 27 2 (var_location:SI num_coordinates (reg/v:SI 71 [ num_coordinates ])) tiles.cpp:445 -1
     (nil))
(debug_insn 27 25 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 154 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:447 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 55 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) tiles.cpp:447 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 37)
;;  succ:       4 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152 153 154
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152 153 154

;; basic block 3, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 55 29 30 3 145 "" [0 uses])
(note 30 55 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 32 31 33 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 151 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:450 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 32 37 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 67)
;;  succ:       6 [95.2%] 
;;              5 [4.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152

;; basic block 4, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       2 [97.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152 153 154
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 153 154
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 157 158 159 160 161 162 256
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152 153 154
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 157 158 159 160 161 162 256
;; live  kill	 17 [flags]
(code_label 37 33 38 4 142 "" [1 uses])
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 39 38 40 4 NOTE_INSN_DELETED)
(insn 40 39 41 4 (set (reg:DI 157 [ D.26221 ])
        (sign_extend:DI (reg/v:SI 151 [ num_floats ]))) tiles.cpp:447 149 {*extendsidi2_rex64}
     (nil))
(note 41 40 42 4 NOTE_INSN_DELETED)
(note 42 41 43 4 NOTE_INSN_DELETED)
(insn 43 42 44 4 (set (reg:DI 160 [ D.26220 ])
        (plus:DI (plus:DI (mult:DI (reg:DI 157 [ D.26221 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -172 [0xffffffffffffff54]))) tiles.cpp:447 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 157 [ D.26221 ])
        (nil)))
(insn 44 43 45 4 (set (reg:DI 161 [ D.26221 ])
        (sign_extend:DI (reg/v:SI 154 [ num_ints ]))) tiles.cpp:447 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 154 [ num_ints ])
        (nil)))
(insn 45 44 49 4 (parallel [
            (set (reg:DI 162 [ D.26221 ])
                (ashift:DI (reg:DI 161 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 161 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 49 45 50 4 (set (reg:DI 1 dx)
        (reg:DI 162 [ D.26221 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 162 [ D.26221 ])
        (nil)))
(insn 50 49 51 4 (set (reg:DI 4 si)
        (reg/v/f:DI 153 [ ints ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 153 [ ints ])
        (nil)))
(insn 51 50 52 4 (set (reg:DI 5 di)
        (reg:DI 160 [ D.26220 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 160 [ D.26220 ])
        (nil)))
(call_insn 52 51 59 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b82f20da500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152

;; basic block 5, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       19 [25.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;;              16 [33.3%] 
;;              18 [25.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 59 52 60 5 144 "" [2 uses])
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 5 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 148 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:457 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 67 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 240)
;;  succ:       20 [91.0%] 
;;              36 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152

;; basic block 6, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       3 [95.2%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 151
;; lr  def 	 17 [flags] 104 131 146 168 169 170 258
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; live  gen 	 104 131 146 168 169 170 258
;; live  kill	 17 [flags]
(code_label 67 63 68 6 143 "" [1 uses])
(note 68 67 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 71 6 (set (reg:SF 131 [ D.26217 ])
        (float:SF (reg/v:SI 148 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(note 71 69 72 6 NOTE_INSN_DELETED)
(insn 72 71 73 6 (set (reg:DI 169 [ D.26221 ])
        (zero_extend:DI (plus:SI (reg/v:SI 151 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 73 72 74 6 NOTE_INSN_DELETED)
(insn 74 73 13 6 (set (reg:DI 146 [ D.26221 ])
        (plus:DI (mult:DI (reg:DI 169 [ D.26221 ])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 169 [ D.26221 ])
        (nil)))
(insn 13 74 371 6 (set (reg:DI 104 [ ivtmp.261 ])
        (const_int 0 [0])) tiles.cpp:450 87 {*movdi_internal_rex64}
     (nil))
(insn 371 13 90 6 (set (reg/f:DI 258)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 104 131 146 147 148 149 150 151 152 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 104 131 146 147 148 149 150 151 152 258

;; basic block 7, loop depth 0, count 0, freq 330, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       7 [95.2%]  (FALLTHRU,DFS_BACK)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 104 131 146 147 148 149 150 151 152 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 75 104 171 173
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 104 131 146 147 148 149 150 151 152 258
;; live  gen 	 17 [flags] 21 [xmm0] 75 104 171 173
;; live  kill	 17 [flags]
(code_label 90 371 75 7 149 "" [0 uses])
(note 75 90 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 77 76 78 7 (set (reg:SF 171 [ D.26217 ])
        (mult:SF (reg:SF 131 [ D.26217 ])
            (mem:SF (plus:DI (reg/v/f:DI 150 [ floats ])
                    (reg:DI 104 [ ivtmp.261 ])) [0 MEM[base: floats_29(D), index: ivtmp.261_79, offset: 0B]+0 S4 A32]))) tiles.cpp:451 777 {*fop_sf_comm_sse}
     (nil))
(insn 78 77 79 7 (set (reg:SF 21 xmm0)
        (reg:SF 171 [ D.26217 ])) tiles.cpp:451 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 171 [ D.26217 ])
        (nil)))
(call_insn/u 79 78 80 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:451 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 80 79 82 7 (set (reg:SF 75 [ D.26217 ])
        (reg:SF 21 xmm0)) tiles.cpp:451 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
(insn 82 80 83 7 (set (reg:SI 173)
        (fix:SI (reg:SF 75 [ D.26217 ]))) tiles.cpp:451 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 75 [ D.26217 ])
        (nil)))
(insn 83 82 85 7 (set (mem:SI (plus:DI (reg/f:DI 258)
                (reg:DI 104 [ ivtmp.261 ])) [0 MEM[symbol: qstate, index: ivtmp.261_79, offset: 0B]+0 S4 A32])
        (reg:SI 173)) tiles.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(debug_insn 85 83 86 7 (var_location:SI i (debug_expr:SI D#14)) -1
     (nil))
(insn 86 85 87 7 (parallel [
            (set (reg:DI 104 [ ivtmp.261 ])
                (plus:DI (reg:DI 104 [ ivtmp.261 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 86 88 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 104 [ ivtmp.261 ])
            (reg:DI 146 [ D.26221 ]))) tiles.cpp:450 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 93 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 93)
;;  succ:       7 [95.2%]  (FALLTHRU,DFS_BACK)
;;              8 [4.8%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 104 131 146 147 148 149 150 151 152 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 104 131 146 147 148 149 150 151 152 258

;; basic block 8, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       7 [4.8%]  (LOOP_EXIT)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u80(6){ }u81(7){ }u82(16){ }u83(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 79 80 174 175 182 257
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 79 80 174 175 182 257
;; live  kill	 17 [flags]
(code_label 93 88 94 8 148 "" [1 uses])
(note 94 93 95 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 8 (set (reg:DI 174 [ D.26221 ])
        (sign_extend:DI (reg/v:SI 151 [ num_floats ]))) tiles.cpp:452 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 97 8 (parallel [
            (set (reg:DI 175 [ D.26221 ])
                (ashift:DI (reg:DI 174 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:452 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 174 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 97 96 100 8 (parallel [
            (set (reg/f:DI 257)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 100 97 101 8 (set (reg:DI 1 dx)
        (reg:DI 175 [ D.26221 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 175 [ D.26221 ])
        (nil)))
(insn 101 100 102 8 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 102 101 103 8 (set (reg:DI 5 di)
        (reg/f:DI 257)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 257)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -336 [0xfffffffffffffeb0]))
            (nil))))
(call_insn 103 102 106 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b82f20da600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 106 103 107 8 (parallel [
            (set (reg:SI 80 [ bnd.218 ])
                (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 107 106 108 8 (parallel [
            (set (reg:SI 79 [ ratio_mult_vf.219 ])
                (ashift:SI (reg:SI 80 [ bnd.218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 108 107 109 8 NOTE_INSN_DELETED)
(note 109 108 110 8 NOTE_INSN_DELETED)
(insn 110 109 111 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 79 [ ratio_mult_vf.219 ])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 111 110 362 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 359)
;;  succ:       17 [33.3%] 
;;              9 [66.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152

;; basic block 9, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       8 [66.7%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u100(6){ }u101(7){ }u102(16){ }u103(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 17 [flags] 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; live  gen 	 17 [flags] 184
;; live  kill	
(note 362 111 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 112 362 113 9 NOTE_INSN_DELETED)
(note 113 112 114 9 NOTE_INSN_DELETED)
(insn 114 113 115 9 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 151 [ num_floats ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 115 114 116 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 359)
;;  succ:       10 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152

;; basic block 10, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       9 [66.7%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 148 152
;; lr  def 	 17 [flags] 185 186 187 188 189 190 191
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; live  gen 	 17 [flags] 185 186 187 188 189 190 191
;; live  kill	
(note 116 115 117 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 119 10 (set (reg:V4SI 185)
        (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ]))) 1643 {*vec_dupv4si}
     (nil))
(debug_insn 119 117 120 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 121 10 (set (subreg:V16QI (reg:V4SI 186 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 121 120 122 10 (set (subreg:V2DI (reg:V4SI 188) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 186 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 122 121 123 10 (set (reg:V2DI 190)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 186 [ vect_var_.225 ])
        (nil)))
(insn 123 122 124 10 (set (reg:V2DI 191)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 10 (set (subreg:V2DI (reg:V4SI 189) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 190)
        (nil)))
(insn 125 124 126 10 (set (reg:V4SI 188)
        (vec_select:V4SI (reg:V4SI 188)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 10 (set (reg:V4SI 189)
        (vec_select:V4SI (reg:V4SI 189)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 10 (set (reg:V4SI 187 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 188)
                (reg:V4SI 189))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 189)
        (expr_list:REG_DEAD (reg:V4SI 188)
            (nil))))
(insn 128 127 130 10 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 187 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 187 [ vect_var_.226 ])
        (nil)))
(debug_insn 130 128 131 10 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 131 130 132 10 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       11 [66.7%]  (FALLTHRU)
;;              16 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191

;; basic block 11, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 [66.7%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u128(6){ }u129(7){ }u130(16){ }u131(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 152 185 191
;; lr  def 	 17 [flags] 192 193 194 195 196
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  gen 	 17 [flags] 192 193 194 195 196
;; live  kill	
(note 133 132 134 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 136 11 (set (subreg:V16QI (reg:V4SI 192 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 136 135 137 11 (set (subreg:V2DI (reg:V4SI 194) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 192 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 139 11 (set (reg:V2DI 196)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 192 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 192 [ vect_var_.225 ])
        (nil)))
(insn 139 137 140 11 (set (subreg:V2DI (reg:V4SI 195) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 196) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 196)
        (nil)))
(insn 140 139 141 11 (set (reg:V4SI 194)
        (vec_select:V4SI (reg:V4SI 194)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 11 (set (reg:V4SI 195)
        (vec_select:V4SI (reg:V4SI 195)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 11 (set (reg:V4SI 193 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 194)
                (reg:V4SI 195))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 195)
        (expr_list:REG_DEAD (reg:V4SI 194)
            (nil))))
(insn 143 142 145 11 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 193 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 193 [ vect_var_.226 ])
        (nil)))
(debug_insn 145 143 146 11 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 146 145 147 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       12 [66.7%]  (FALLTHRU)
;;              16 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191

;; basic block 12, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 11, next block 13, flags: (RTL)
;;  pred:       11 [66.7%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u146(6){ }u147(7){ }u148(16){ }u149(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 152 185 191
;; lr  def 	 17 [flags] 198 199 200 201 202
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  gen 	 17 [flags] 198 199 200 201 202
;; live  kill	
(note 148 147 149 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 151 12 (set (subreg:V16QI (reg:V4SI 198 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 151 150 152 12 (set (subreg:V2DI (reg:V4SI 200) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 198 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 154 12 (set (reg:V2DI 202)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 198 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 198 [ vect_var_.225 ])
        (nil)))
(insn 154 152 155 12 (set (subreg:V2DI (reg:V4SI 201) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 202) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 202)
        (nil)))
(insn 155 154 156 12 (set (reg:V4SI 200)
        (vec_select:V4SI (reg:V4SI 200)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 12 (set (reg:V4SI 201)
        (vec_select:V4SI (reg:V4SI 201)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 12 (set (reg:V4SI 199 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 200)
                (reg:V4SI 201))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 201)
        (expr_list:REG_DEAD (reg:V4SI 200)
            (nil))))
(insn 158 157 160 12 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 199 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 199 [ vect_var_.226 ])
        (nil)))
(debug_insn 160 158 161 12 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 161 160 162 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       13 [66.7%]  (FALLTHRU)
;;              16 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191

;; basic block 13, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       12 [66.7%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u164(6){ }u165(7){ }u166(16){ }u167(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 152 185 191
;; lr  def 	 17 [flags] 204 205 206 207 208
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  gen 	 17 [flags] 204 205 206 207 208
;; live  kill	
(note 163 162 164 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 166 13 (set (subreg:V16QI (reg:V4SI 204 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 166 165 167 13 (set (subreg:V2DI (reg:V4SI 206) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 204 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 169 13 (set (reg:V2DI 208)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 204 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 204 [ vect_var_.225 ])
        (nil)))
(insn 169 167 170 13 (set (subreg:V2DI (reg:V4SI 207) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 208) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 208)
        (nil)))
(insn 170 169 171 13 (set (reg:V4SI 206)
        (vec_select:V4SI (reg:V4SI 206)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 13 (set (reg:V4SI 207)
        (vec_select:V4SI (reg:V4SI 207)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 13 (set (reg:V4SI 205 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 206)
                (reg:V4SI 207))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 207)
        (expr_list:REG_DEAD (reg:V4SI 206)
            (nil))))
(insn 173 172 175 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 205 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 205 [ vect_var_.226 ])
        (nil)))
(debug_insn 175 173 176 13 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 176 175 177 13 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 80 [ bnd.218 ])
        (nil)))
(jump_insn 177 176 178 13 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       14 [66.7%]  (FALLTHRU)
;;              16 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152 185 191
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152 185 191

;; basic block 14, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       13 [66.7%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u182(6){ }u183(7){ }u184(16){ }u185(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152 185 191
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 185 191
;; lr  def 	 210 211 212 213 214
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152 185 191
;; live  gen 	 210 211 212 213 214
;; live  kill	
(note 178 177 179 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 14 (set (subreg:V16QI (reg:V4SI 210 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 14 (set (subreg:V2DI (reg:V4SI 212) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 210 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V4SI 185)
        (nil)))
(insn 182 181 184 14 (set (reg:V2DI 214)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 210 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 210 [ vect_var_.225 ])
        (nil)))
(insn 184 182 185 14 (set (subreg:V2DI (reg:V4SI 213) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 214) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 214)
        (expr_list:REG_DEAD (reg:V2DI 191)
            (nil))))
(insn 185 184 186 14 (set (reg:V4SI 212)
        (vec_select:V4SI (reg:V4SI 212)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 14 (set (reg:V4SI 213)
        (vec_select:V4SI (reg:V4SI 213)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 14 (set (reg:V4SI 211 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 212)
                (reg:V4SI 213))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 213)
        (expr_list:REG_DEAD (reg:V4SI 212)
            (nil))))
(insn 188 187 190 14 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 211 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 211 [ vect_var_.226 ])
        (nil)))
(debug_insn 190 188 234 14 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152

;; basic block 15, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 14, next block 16, flags: (RTL, MODIFIED)
;;  pred:       19 [75.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u198(6){ }u199(7){ }u200(16){ }u201(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 148 152
;; lr  def 	 17 [flags] 216 218 219
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 71 147 148 149 151 152
;; live  gen 	 216 218 219
;; live  kill	 17 [flags]
(code_label 234 190 193 15 153 "" [1 uses])
(note 193 234 194 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 15 (var_location:SI i (debug_expr:SI D#16)) -1
     (nil))
(insn 195 194 197 15 (set (reg:DI 216 [ i ])
        (sign_extend:DI (reg/v:SI 66 [ i ]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 66 [ i ])
        (nil)))
(note 197 195 198 15 NOTE_INSN_DELETED)
(insn 198 197 199 15 (parallel [
            (set (reg:SI 218 [ D.26216 ])
                (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 216 [ i ])
                                (const_int 4 [0x4]))
                            (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 199 198 200 15 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 216 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 218 [ D.26216 ])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 218 [ D.26216 ])
        (expr_list:REG_DEAD (reg:DI 216 [ i ])
            (nil))))
(debug_insn 200 199 202 15 (var_location:SI D#15 (plus:SI (debug_expr:SI D#16)
        (const_int 1 [0x1]))) tiles.cpp:450 -1
     (nil))
(debug_insn 202 200 206 15 (var_location:SI i (debug_expr:SI D#15)) -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152

;; basic block 16, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 15, next block 17, flags: (RTL)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              10 [33.3%] 
;;              11 [33.3%] 
;;              12 [33.3%] 
;;              13 [33.3%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u210(6){ }u211(7){ }u212(16){ }u213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 151
;; lr  def 	 17 [flags] 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152
;; live  gen 	 17 [flags] 114
;; live  kill	
(code_label 206 202 207 16 151 "" [4 uses])
(note 207 206 208 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 16 (set (reg/v:SI 114 [ i ])
        (reg:SI 79 [ ratio_mult_vf.219 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 79 [ ratio_mult_vf.219 ])
        (nil)))
(insn 209 208 210 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 114 [ i ])
            (reg/v:SI 151 [ num_floats ]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 359 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 59)
;;  succ:       18 [66.7%]  (FALLTHRU)
;;              5 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152

;; basic block 17, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 16, next block 18, flags: (RTL)
;;  pred:       9 [33.3%] 
;;              8 [33.3%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u218(6){ }u219(7){ }u220(16){ }u221(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  gen 	 114
;; live  kill	
(code_label 359 210 358 17 165 "" [2 uses])
(note 358 359 14 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 14 358 211 17 (set (reg/v:SI 114 [ i ])
        (const_int 0 [0])) tiles.cpp:452 89 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152

;; basic block 18, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 17, next block 19, flags: (RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              16 [66.7%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u222(6){ }u223(7){ }u224(16){ }u225(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 148 151 152
;; lr  def 	 17 [flags] 81 220 222 223
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152
;; live  gen 	 17 [flags] 81 220 222 223
;; live  kill	 17 [flags]
(code_label 211 14 212 18 150 "" [0 uses])
(note 212 211 213 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 18 (var_location:SI i (reg/v:SI 114 [ i ])) -1
     (nil))
(insn 214 213 216 18 (set (reg:DI 220 [ i ])
        (sign_extend:DI (reg/v:SI 114 [ i ]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(note 216 214 217 18 NOTE_INSN_DELETED)
(insn 217 216 218 18 (parallel [
            (set (reg:SI 222 [ D.26216 ])
                (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 220 [ i ])
                                (const_int 4 [0x4]))
                            (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 218 217 219 18 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 220 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 222 [ D.26216 ])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 222 [ D.26216 ])
        (expr_list:REG_DEAD (reg:DI 220 [ i ])
            (nil))))
(insn 219 218 221 18 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 221 219 222 18 (var_location:SI i (reg/v:SI 81 [ i ])) -1
     (nil))
(insn 222 221 223 18 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 151 [ num_floats ])
            (reg/v:SI 81 [ i ]))) tiles.cpp:450 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 18 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;;  succ:       19 [75.0%]  (FALLTHRU)
;;              5 [25.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 81 114 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 81 114 147 148 149 151 152

;; basic block 19, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 18, next block 20, flags: (RTL, MODIFIED)
;;  pred:       18 [75.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 81 114 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 114 148 151 152
;; lr  def 	 17 [flags] 66 224 226 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 81 114 147 148 149 151 152
;; live  gen 	 17 [flags] 66 224 226 227
;; live  kill	 17 [flags]
(note 224 223 225 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 19 (var_location:SI i (reg/v:SI 81 [ i ])) -1
     (nil))
(insn 226 225 228 19 (set (reg:DI 224 [ i ])
        (sign_extend:DI (reg/v:SI 81 [ i ]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 81 [ i ])
        (nil)))
(note 228 226 229 19 NOTE_INSN_DELETED)
(insn 229 228 230 19 (parallel [
            (set (reg:SI 226 [ D.26216 ])
                (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 224 [ i ])
                                (const_int 4 [0x4]))
                            (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 230 229 363 19 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 224 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 226 [ D.26216 ])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 226 [ D.26216 ])
        (expr_list:REG_DEAD (reg:DI 224 [ i ])
            (nil))))
(debug_insn 363 230 231 19 (var_location:SI D#16 (plus:SI (reg/v:SI 114 [ i ])
        (const_int 2 [0x2]))) -1
     (nil))
(insn 231 363 233 19 (parallel [
            (set (reg/v:SI 66 [ i ])
                (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 273 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:SI 114 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 233 231 235 19 (var_location:SI i (debug_expr:SI D#16)) -1
     (nil))
(insn 235 233 236 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 66 [ i ])
            (reg/v:SI 151 [ num_floats ]))) tiles.cpp:450 7 {*cmpsi_1}
     (nil))
(jump_insn 236 235 240 19 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
            (nil)))
 -> 234)
;;  succ:       15 [75.0%] 
;;              5 [25.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 71 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 71 147 148 149 151 152

;; basic block 20, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 19, next block 21, flags: (RTL, MODIFIED)
;;  pred:       5 [91.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u258(6){ }u259(7){ }u260(16){ }u261(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 149 151
;; lr  def 	 17 [flags] 94 107 122 144 228 229 230 256
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  gen 	 94 107 122 144 228 229 230 256
;; live  kill	 17 [flags]
(code_label 240 236 241 20 146 "" [1 uses])
(note 241 240 242 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 20 (set (reg:DI 122 [ D.26224 ])
        (sign_extend:DI (reg/v:SI 149 [ memory_size ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 149 [ memory_size ])
        (nil)))
(insn 243 242 244 20 (set (reg:DI 94 [ ivtmp.255 ])
        (reg/v/f:DI 147 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 147 [ the_tiles ])
        (nil)))
(note 244 243 245 20 NOTE_INSN_DELETED)
(insn 245 244 246 20 (set (reg:DI 229 [ D.26221 ])
        (zero_extend:DI (plus:SI (reg/v:SI 151 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 246 245 247 20 NOTE_INSN_DELETED)
(insn 247 246 20 20 (set (reg:DI 144 [ D.26221 ])
        (plus:DI (mult:DI (reg:DI 229 [ D.26221 ])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 229 [ D.26221 ])
        (nil)))
(insn 20 247 372 20 (set (reg/v:SI 107 [ j ])
        (const_int 0 [0])) tiles.cpp:457 89 {*movsi_internal}
     (nil))
(insn 372 20 348 20 (set (reg/f:DI 256)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))) 267 {*leadi}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256

;; basic block 21, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 20, next block 22, flags: (RTL)
;;  pred:       27 [95.2%]  (DFS_BACK)
;;              35 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u269(6){ }u270(7){ }u271(16){ }u272(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 257 258
;; lr  def 	 17 [flags] 83 84
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; live  gen 	 17 [flags] 83 84
;; live  kill	
(code_label 348 372 251 21 164 "" [1 uses])
(note 251 348 252 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 254 21 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 254 252 256 21 (set (reg:SI 83 [ D.26216 ])
        (mem:SI (plus:DI (reg/f:DI 258)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 256 254 257 21 (set (reg:SI 84 [ D.26216 ])
        (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 257 256 258 21 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 83 [ D.26216 ])
            (reg:SI 84 [ D.26216 ]))) tiles.cpp:463 7 {*cmpsi_1}
     (nil))
(jump_insn 258 257 259 21 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) tiles.cpp:463 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 265)
;;  succ:       22 [50.0%]  (FALLTHRU)
;;              23 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258

;; basic block 22, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 21, next block 23, flags: (RTL)
;;  pred:       21 [50.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u280(6){ }u281(7){ }u282(16){ }u283(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 148
;; lr  def 	 17 [flags] 93 233 235 236
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; live  gen 	 93 233 235 236
;; live  kill	 17 [flags]
(note 259 258 260 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 22 (parallel [
            (set (reg:SI 233 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 261 260 262 22 (parallel [
            (set (reg:SI 236)
                (div:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 235 [ D.26216 ])
                (mod:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 233 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:SI 236)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 262 261 265 22 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 235 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 235 [ D.26216 ])
        (expr_list:REG_DEAD (reg:SI 83 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258

;; basic block 23, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 22, next block 24, flags: (RTL, MODIFIED)
;;  pred:       21 [50.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u292(6){ }u293(7){ }u294(16){ }u295(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 148
;; lr  def 	 17 [flags] 93 237 238 239 241 242 243
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; live  gen 	 93 237 238 239 241 242 243
;; live  kill	 17 [flags]
(code_label 265 262 266 23 155 "" [1 uses])
(note 266 265 267 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 267 266 268 23 NOTE_INSN_DELETED)
(insn 268 267 269 23 (parallel [
            (set (reg:SI 238 [ D.26216 ])
                (minus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 83 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 269 268 270 23 (parallel [
            (set (reg:SI 239 [ D.26216 ])
                (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 238 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 270 269 271 23 (parallel [
            (set (reg:SI 242)
                (div:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 241 [ D.26216 ])
                (mod:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 239 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:SI 242)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 271 270 272 23 (set (reg:SI 243 [ D.26216 ])
        (plus:SI (plus:SI (reg:SI 83 [ D.26216 ])
                (reg:SI 241 [ D.26216 ]))
            (const_int 1 [0x1]))) tiles.cpp:466 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 83 [ D.26216 ])
        (expr_list:REG_DEAD (reg:SI 241 [ D.26216 ])
            (nil))))
(insn 272 271 273 23 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 243 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 243 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258

;; basic block 24, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 23, next block 25, flags: (RTL)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              23 [100.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u308(6){ }u309(7){ }u310(16){ }u311(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 152 256
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 273 272 274 24 156 "" [0 uses])
(note 274 273 276 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 276 274 277 24 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (nil))
(insn 277 276 278 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:467 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 278 277 279 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 285)
            (pc))) tiles.cpp:467 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 285)
;;  succ:       25 [50.0%]  (FALLTHRU)
;;              26 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258

;; basic block 25, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 24, next block 26, flags: (RTL, MODIFIED)
;;  pred:       24 [50.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u318(6){ }u319(7){ }u320(16){ }u321(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 256
;; lr  def 	 17 [flags] 93 245 247 248
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  gen 	 93 245 247 248
;; live  kill	 17 [flags]
(note 279 278 280 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 280 279 281 25 NOTE_INSN_DELETED)
(note 281 280 282 25 NOTE_INSN_DELETED)
(insn 282 281 284 25 (parallel [
            (set (reg:SI 248)
                (div:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                                (reg:DI 72 [ ivtmp.241 ]))
                            (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (set (reg:SI 93 [ D.26216 ])
                (mod:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                                (reg:DI 72 [ ivtmp.241 ]))
                            (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 366 {*divmodsi4}
     (expr_list:REG_UNUSED (reg:SI 248)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 284 282 285 25 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) tiles.cpp:467 89 {*movsi_internal}
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258

;; basic block 26, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 25, next block 27, flags: (RTL)
;;  pred:       24 [50.0%] 
;;              25 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u333(6){ }u334(7){ }u335(16){ }u336(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 285 284 286 26 157 "" [1 uses])
(note 286 285 287 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 288 26 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 288 287 314 26 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 303)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 303)
;;  succ:       29 [91.0%] 
;;              27 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258

;; basic block 27, loop depth 0, count 0, freq 3333, maybe hot
;; Invalid sum of incoming frequencies 1119, should be 3333
;;  prev block 26, next block 28, flags: (RTL)
;;  pred:       31 [100.0%]  (FALLTHRU)
;;              26 [9.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 144 257
;; lr  def 	 17 [flags] 63 72 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 94 107 122 144 148 151 152 256 257 258
;; live  gen 	 17 [flags] 63 72 251
;; live  kill	 17 [flags]
(code_label 314 288 289 27 162 "" [0 uses])
(note 289 314 291 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 291 289 292 27 (parallel [
            (set (reg:SI 251)
                (plus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 63 [ ivtmp.245 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:473 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 84 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 292 291 294 27 (set (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 251)) tiles.cpp:473 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 251)
        (nil)))
(debug_insn 294 292 295 27 (var_location:SI i (debug_expr:SI D#13)) -1
     (nil))
(insn 295 294 296 27 (parallel [
            (set (reg:DI 72 [ ivtmp.241 ])
                (plus:DI (reg:DI 72 [ ivtmp.241 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 296 295 298 27 (parallel [
            (set (reg:SI 63 [ ivtmp.245 ])
                (plus:SI (reg:SI 63 [ ivtmp.245 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 298 296 299 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 72 [ ivtmp.241 ])
            (reg:DI 144 [ D.26221 ]))) tiles.cpp:460 8 {*cmpdi_1}
     (nil))
(jump_insn 299 298 302 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 348)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 348)
;;  succ:       21 [95.2%]  (DFS_BACK)
;;              28 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258

;; basic block 28, loop depth 0, count 0, freq 159, maybe hot
;;  prev block 27, next block 29, flags: (RTL)
;;  pred:       27 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u353(6){ }u354(7){ }u355(16){ }u356(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  gen 	 110
;; live  kill	
(note 302 299 18 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 18 302 303 28 (set (reg/v:SI 110 [ num_floats ])
        (reg/v:SI 151 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256

;; basic block 29, loop depth 0, count 0, freq 819, maybe hot
;; Invalid sum of incoming frequencies 3033, should be 819
;;  prev block 28, next block 30, flags: (RTL)
;;  pred:       26 [91.0%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u358(6){ }u359(7){ }u360(16){ }u361(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  def 	 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  gen 	 129
;; live  kill	
(code_label 303 18 304 29 158 "" [1 uses])
(note 304 303 306 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 306 304 319 29 (set (reg:SI 129 [ D.26216 ])
        (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 72 [ ivtmp.241 ]))
                (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (nil))
;;  succ:       30 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258

;; basic block 30, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 29, next block 31, flags: (RTL, MODIFIED)
;;  pred:       30 [91.0%]  (DFS_BACK)
;;              29 [100.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u365(6){ }u366(7){ }u367(16){ }u368(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 129
;; lr  def 	 17 [flags] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; live  gen 	 17 [flags] 93
;; live  kill	 17 [flags]
(code_label 319 306 307 30 163 "" [1 uses])
(note 307 319 308 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 308 307 309 30 NOTE_INSN_DELETED)
(insn 309 308 310 30 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:SI (reg:SI 93 [ D.26216 ])
                        (reg:SI 129 [ D.26216 ]))
                    (const_int 0 [0])))
            (set (reg:SI 93 [ D.26216 ])
                (plus:SI (reg:SI 93 [ D.26216 ])
                    (reg:SI 129 [ D.26216 ])))
        ]) tiles.cpp:469 281 {*addsi_2}
     (nil))
(jump_insn 310 309 311 30 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 319)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 319)
;;  succ:       30 [91.0%]  (DFS_BACK)
;;              31 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258

;; basic block 31, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 30, next block 32, flags: (RTL)
;;  pred:       30 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u373(6){ }u374(7){ }u375(16){ }u376(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 256
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  gen 	
;; live  kill	
(note 311 310 313 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 313 311 361 31 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 93 [ D.26216 ])
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 94 107 122 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 94 107 122 144 148 151 152 256 257 258

;; basic block 32, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 31, next block 33, flags: (RTL)
;;  pred:       34 [4.8%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u380(6){ }u381(7){ }u382(16){ }u383(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  gen 	 110
;; live  kill	
(code_label 361 313 360 32 166 "" [1 uses])
(note 360 361 19 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 19 360 322 32 (set (reg/v:SI 110 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256

;; basic block 33, loop depth 0, count 0, freq 167, maybe hot
;;  prev block 32, next block 34, flags: (RTL)
;;  pred:       32 [100.0%]  (FALLTHRU)
;;              28 [100.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u384(6){ }u385(7){ }u386(16){ }u387(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 148 256
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 94 106 107 254
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 94 106 107 254
;; live  kill	 17 [flags]
(code_label 322 19 323 33 160 "" [0 uses])
(note 323 322 324 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 325 33 (set (reg:DI 254 [ num_floats ])
        (sign_extend:DI (reg/v:SI 110 [ num_floats ]))) tiles.cpp:476 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 110 [ num_floats ])
        (nil)))
(insn 325 324 327 33 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 254 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 107 [ j ])) tiles.cpp:476 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 254 [ num_floats ])
        (nil)))
(insn 327 325 328 33 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 328 327 329 33 (set (reg:DI 1 dx)
        (reg:DI 122 [ D.26224 ])) tiles.cpp:478 87 {*movdi_internal_rex64}
     (nil))
(insn 329 328 330 33 (set (reg:SI 4 si)
        (reg/v:SI 71 [ num_coordinates ])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 330 329 331 33 (set (reg:DI 5 di)
        (reg/f:DI 256)) tiles.cpp:478 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 331 330 332 33 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:478 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 332 331 333 33 (set (reg:SI 106 [ D.26216 ])
        (reg:SI 0 ax)) tiles.cpp:478 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 333 332 334 33 (set (mem:SI (reg:DI 94 [ ivtmp.255 ]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 106 [ D.26216 ])) tiles.cpp:478 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 106 [ D.26216 ])
        (nil)))
(insn 334 333 336 33 (parallel [
            (set (reg/v:SI 107 [ j ])
                (plus:SI (reg/v:SI 107 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:457 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 336 334 337 33 (var_location:SI j (reg/v:SI 107 [ j ])) -1
     (nil))
(insn 337 336 338 33 (parallel [
            (set (reg:DI 94 [ ivtmp.255 ])
                (plus:DI (reg:DI 94 [ ivtmp.255 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 338 337 339 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 107 [ j ])
            (reg/v:SI 148 [ num_tilings ]))) tiles.cpp:457 7 {*cmpsi_1}
     (nil))
(jump_insn 339 338 341 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 353)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 353)
;;  succ:       34 [91.0%]  (FALLTHRU,DFS_BACK)
;;              36 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256

;; basic block 34, loop depth 0, count 0, freq 167, maybe hot
;;  prev block 33, next block 35, flags: (RTL)
;;  pred:       33 [91.0%]  (FALLTHRU,DFS_BACK)
;;              20 [100.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 341 339 342 34 154 "" [0 uses])
(note 342 341 343 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 343 342 344 34 (var_location:SI j (reg/v:SI 107 [ j ])) -1
     (nil))
(debug_insn 344 343 345 34 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 345 344 346 34 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 151 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:460 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 346 345 347 34 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 361)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 361)
;;  succ:       35 [95.2%]  (FALLTHRU)
;;              32 [4.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256

;; basic block 35, loop depth 0, count 0, freq 159, maybe hot
;;  prev block 34, next block 36, flags: (RTL)
;;  pred:       34 [95.2%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u417(6){ }u418(7){ }u419(16){ }u420(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 63 72 257 258
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  gen 	 63 72 257 258
;; live  kill	
(note 347 346 15 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 15 347 16 35 (set (reg:SI 63 [ ivtmp.245 ])
        (const_int 1 [0x1])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
(insn 16 15 373 35 (set (reg:DI 72 [ ivtmp.241 ])
        (const_int 0 [0])) tiles.cpp:460 87 {*movdi_internal_rex64}
     (nil))
(insn 373 16 374 35 (set (reg/f:DI 258)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
(insn 374 373 353 35 (set (reg/f:DI 257)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258

;; basic block 36, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 35, next block 1, flags: (RTL)
;;  pred:       33 [9.0%]  (LOOP_EXIT)
;;              5 [9.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u423(6){ }u424(7){ }u425(16){ }u426(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 353 374 354 36 141 "" [1 uses])
(note 354 353 0 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int) (_Z9tileswrapPiiP15collision_tablePfiS_S_i, funcdef_no=1101, decl_uid=23893, cgraph_uid=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 8
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 27: 0
insn_cost 28: 4
insn_cost 29: 0
insn_cost 31: 0
insn_cost 32: 4
insn_cost 33: 0
insn_cost 39: 6
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 49: 4
insn_cost 50: 4
insn_cost 51: 4
insn_cost 52: 0
insn_cost 61: 0
insn_cost 62: 4
insn_cost 63: 0
insn_cost 69: 4
insn_cost 71: 6
insn_cost 72: 1
insn_cost 73: 4
insn_cost 74: 4
insn_cost 13: 4
insn_cost 369: 6
insn_cost 76: 0
insn_cost 77: 40
insn_cost 78: 4
insn_cost 79: 0
insn_cost 80: 4
insn_cost 82: 4
insn_cost 83: 4
insn_cost 85: 0
insn_cost 86: 4
insn_cost 87: 4
insn_cost 88: 0
insn_cost 95: 4
insn_cost 96: 4
insn_cost 97: 6
insn_cost 100: 4
insn_cost 101: 4
insn_cost 102: 4
insn_cost 103: 0
insn_cost 106: 4
insn_cost 107: 4
insn_cost 108: 4
insn_cost 109: 4
insn_cost 110: 4
insn_cost 111: 0
insn_cost 112: 4
insn_cost 113: 4
insn_cost 114: 4
insn_cost 115: 0
insn_cost 117: 32
insn_cost 119: 0
insn_cost 120: 16
insn_cost 121: 328
insn_cost 122: 32
insn_cost 123: 32
insn_cost 124: 328
insn_cost 125: 32
insn_cost 126: 32
insn_cost 127: 32
insn_cost 128: 4
insn_cost 130: 0
insn_cost 131: 4
insn_cost 132: 0
insn_cost 134: 0
insn_cost 135: 20
insn_cost 136: 328
insn_cost 137: 32
insn_cost 139: 328
insn_cost 140: 32
insn_cost 141: 32
insn_cost 142: 32
insn_cost 143: 4
insn_cost 145: 0
insn_cost 146: 4
insn_cost 147: 0
insn_cost 149: 0
insn_cost 150: 20
insn_cost 151: 328
insn_cost 152: 32
insn_cost 154: 328
insn_cost 155: 32
insn_cost 156: 32
insn_cost 157: 32
insn_cost 158: 4
insn_cost 160: 0
insn_cost 161: 4
insn_cost 162: 0
insn_cost 164: 0
insn_cost 165: 20
insn_cost 166: 328
insn_cost 167: 32
insn_cost 169: 328
insn_cost 170: 32
insn_cost 171: 32
insn_cost 172: 32
insn_cost 173: 4
insn_cost 175: 0
insn_cost 176: 4
insn_cost 177: 0
insn_cost 179: 0
insn_cost 180: 20
insn_cost 181: 328
insn_cost 182: 32
insn_cost 184: 328
insn_cost 185: 32
insn_cost 186: 32
insn_cost 187: 32
insn_cost 188: 4
insn_cost 190: 0
insn_cost 194: 0
insn_cost 195: 4
insn_cost 197: 9
insn_cost 198: 12
insn_cost 199: 4
insn_cost 200: 0
insn_cost 202: 0
insn_cost 208: 4
insn_cost 209: 4
insn_cost 210: 0
insn_cost 14: 4
insn_cost 213: 0
insn_cost 214: 4
insn_cost 216: 9
insn_cost 217: 12
insn_cost 218: 4
insn_cost 219: 4
insn_cost 221: 0
insn_cost 222: 4
insn_cost 223: 0
insn_cost 225: 0
insn_cost 226: 4
insn_cost 228: 9
insn_cost 229: 12
insn_cost 230: 4
insn_cost 361: 0
insn_cost 231: 4
insn_cost 233: 0
insn_cost 235: 4
insn_cost 236: 0
insn_cost 242: 4
insn_cost 243: 6
insn_cost 244: 1
insn_cost 245: 4
insn_cost 246: 4
insn_cost 20: 4
insn_cost 370: 6
insn_cost 251: 0
insn_cost 253: 8
insn_cost 255: 8
insn_cost 256: 4
insn_cost 257: 0
insn_cost 259: 4
insn_cost 260: 0
insn_cost 261: 4
insn_cost 266: 4
insn_cost 267: 4
insn_cost 268: 6
insn_cost 269: 0
insn_cost 270: 4
insn_cost 271: 4
insn_cost 275: 4
insn_cost 276: 12
insn_cost 277: 0
insn_cost 279: 6
insn_cost 280: 0
insn_cost 281: 4
insn_cost 283: 4
insn_cost 286: 4
insn_cost 287: 0
insn_cost 290: 4
insn_cost 291: 4
insn_cost 293: 0
insn_cost 294: 4
insn_cost 295: 4
insn_cost 297: 4
insn_cost 298: 0
insn_cost 18: 4
insn_cost 305: 11
insn_cost 307: 4
insn_cost 308: 4
insn_cost 309: 0
insn_cost 312: 4
insn_cost 19: 4
insn_cost 323: 4
insn_cost 324: 4
insn_cost 326: 4
insn_cost 327: 4
insn_cost 328: 4
insn_cost 329: 0
insn_cost 330: 4
insn_cost 331: 4
insn_cost 332: 4
insn_cost 334: 0
insn_cost 335: 4
insn_cost 336: 4
insn_cost 337: 0
insn_cost 341: 0
insn_cost 342: 0
insn_cost 343: 4
insn_cost 344: 0
insn_cost 15: 4
insn_cost 16: 4
insn_cost 371: 6
insn_cost 372: 6

Trying 8 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ D.26281 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (reg/v:SI 153 [ num_ints ])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 150 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ D.26281 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (reg/v:SI 153 [ num_ints ])))
        (set (reg/v:SI 150 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 11 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ D.26281 ])
            (plus:SI (reg/v:SI 150 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ D.26281 ])
            (plus:SI (reg/v:SI 150 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])

Trying 11, 8 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ D.26281 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 150 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ D.26281 ])
            (plus:SI (reg:SI 37 r8 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 150 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 11 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ D.26281 ])
            (plus:SI (reg/v:SI 150 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ D.26281 ])
            (plus:SI (reg/v:SI 150 [ num_floats ])
                (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 num_ints+0 S4 A64])))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])

Trying 23 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 70 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 150 [ num_floats ])
                    (reg/v:SI 153 [ num_ints ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/v:SI 70 [ num_coordinates ])
    (plus:SI (plus:SI (reg/v:SI 150 [ num_floats ])
            (reg/v:SI 153 [ num_ints ]))
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 23.
modifying insn i3    24: r70:SI=r150:SI+r153:SI+0x1
deferring rescan insn with uid = 24.

Trying 11 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 70 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 150 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 70 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 150 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])

Trying 8 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 70 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (reg/v:SI 153 [ num_ints ]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 150 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 70 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (reg/v:SI 153 [ num_ints ]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 150 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 8, 11 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 70 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 150 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 70 [ num_coordinates ])
            (plus:SI (plus:SI (reg:SI 37 r8 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
        (set (reg/v:SI 150 [ num_floats ])
            (reg:SI 37 r8 [ num_floats ]))
    ])

Trying 11 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 70 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 150 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 70 [ num_coordinates ])
            (plus:SI (plus:SI (reg/v:SI 150 [ num_floats ])
                    (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                            (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 153 [ num_ints ])
            (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [0 num_ints+0 S4 A64]))
    ])

Trying 28 -> 29:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 153 [ num_ints ])
            (const_int 0 [0]))
        (label_ref 37)
        (pc)))

Trying 32 -> 33:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 150 [ num_floats ])
            (const_int 0 [0]))
        (label_ref 67)
        (pc)))

Trying 40 -> 41:
Failed to match this instruction:
(parallel [
        (set (reg:DI 157 [ D.26282 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 150 [ num_floats ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 157 [ D.26282 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 150 [ num_floats ]))
        (const_int 2 [0x2])))

Trying 41 -> 42:
Failed to match this instruction:
(parallel [
        (set (reg:DI 158 [ D.26287 ])
            (plus:DI (mult:DI (reg:DI 156 [ D.26282 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 158 [ D.26287 ])
    (plus:DI (mult:DI (reg:DI 156 [ D.26282 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 41.
modifying insn i3    42: r158:DI=r156:DI*0x4+0x4
      REG_DEAD r156:DI
deferring rescan insn with uid = 42.

Trying 40 -> 42:
Failed to match this instruction:
(set (reg:DI 158 [ D.26287 ])
    (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 150 [ num_floats ]) 0)
                (const_int 4 [0x4]))
            (const_int 34 [0x22])
            (const_int 0 [0]))
        (const_int 4 [0x4])))

Trying 39 -> 43:
Failed to match this instruction:
(parallel [
        (set (reg:DI 159 [ D.26289 ])
            (plus:DI (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 158 [ D.26287 ]))
                (const_int -176 [0xffffffffffffff50])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 159 [ D.26289 ])
    (plus:DI (plus:DI (reg/f:DI 20 frame)
            (reg:DI 158 [ D.26287 ]))
        (const_int -176 [0xffffffffffffff50])))
deferring deletion of insn with uid = 39.
modifying insn i3    43: r159:DI=frame:DI+r158:DI-0xb0
      REG_DEAD r158:DI
deferring rescan insn with uid = 43.

Trying 42 -> 43:
Successfully matched this instruction:
(set (reg:DI 159 [ D.26289 ])
    (plus:DI (plus:DI (mult:DI (reg:DI 156 [ D.26282 ])
                (const_int 4 [0x4]))
            (reg/f:DI 20 frame))
        (const_int -172 [0xffffffffffffff54])))
deferring deletion of insn with uid = 42.
modifying insn i3    43: r159:DI=r156:DI*0x4+frame:DI-0xac
      REG_DEAD r156:DI
deferring rescan insn with uid = 43.

Trying 40 -> 43:
Failed to match this instruction:
(set (reg:DI 159 [ D.26289 ])
    (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 150 [ num_floats ]) 0)
                    (const_int 4 [0x4]))
                (const_int 34 [0x22])
                (const_int 0 [0]))
            (reg/f:DI 20 frame))
        (const_int -172 [0xffffffffffffff54])))

Trying 44 -> 45:
Failed to match this instruction:
(parallel [
        (set (reg:DI 161 [ D.26282 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 153 [ num_ints ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 161 [ D.26282 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 153 [ num_ints ]))
        (const_int 2 [0x2])))

Trying 62 -> 63:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 147 [ num_tilings ])
            (const_int 0 [0]))
        (label_ref 240)
        (pc)))

Trying 71 -> 72:
Successfully matched this instruction:
(set (reg:DI 168 [ D.26282 ])
    (zero_extend:DI (plus:SI (reg/v:SI 150 [ num_floats ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 71.
modifying insn i3    72: r168:DI=zero_extend(r150:SI-0x1)
deferring rescan insn with uid = 72.

Trying 72 -> 73:
Failed to match this instruction:
(parallel [
        (set (reg:DI 169 [ D.26282 ])
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 150 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 169 [ D.26282 ])
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 150 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 73 -> 74:
Failed to match this instruction:
(parallel [
        (set (reg:DI 145 [ D.26282 ])
            (plus:DI (mult:DI (reg:DI 168 [ D.26282 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 145 [ D.26282 ])
    (plus:DI (mult:DI (reg:DI 168 [ D.26282 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 73.
modifying insn i3    74: r145:DI=r168:DI*0x4+0x4
      REG_DEAD r168:DI
deferring rescan insn with uid = 74.

Trying 72 -> 74:
Failed to match this instruction:
(set (reg:DI 145 [ D.26282 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 150 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 82 -> 83:
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/f:DI 257)
            (reg:DI 103 [ ivtmp.311 ])) [0 MEM[symbol: qstate, index: ivtmp.311_79, offset: 0B]+0 S4 A32])
    (fix:SI (reg:SF 74 [ D.26283 ])))

Trying 86 -> 87:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 103 [ ivtmp.311 ])
                    (const_int 4 [0x4]))
                (reg:DI 145 [ D.26282 ])))
        (set (reg:DI 103 [ ivtmp.311 ])
            (plus:DI (reg:DI 103 [ ivtmp.311 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 103 [ ivtmp.311 ])
                    (const_int 4 [0x4]))
                (reg:DI 145 [ D.26282 ])))
        (set (reg:DI 103 [ ivtmp.311 ])
            (plus:DI (reg:DI 103 [ ivtmp.311 ])
                (const_int 4 [0x4])))
    ])

Trying 87 -> 88:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:DI 103 [ ivtmp.311 ])
            (reg:DI 145 [ D.26282 ]))
        (label_ref 93)
        (pc)))

Trying 86, 87 -> 88:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 103 [ ivtmp.311 ])
                        (const_int 4 [0x4]))
                    (reg:DI 145 [ D.26282 ]))
                (label_ref 93)
                (pc)))
        (set (reg:DI 103 [ ivtmp.311 ])
            (plus:DI (reg:DI 103 [ ivtmp.311 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 103 [ ivtmp.311 ])
                        (const_int 4 [0x4]))
                    (reg:DI 145 [ D.26282 ]))
                (label_ref 93)
                (pc)))
        (set (reg:DI 103 [ ivtmp.311 ])
            (plus:DI (reg:DI 103 [ ivtmp.311 ])
                (const_int 4 [0x4])))
    ])

Trying 95 -> 96:
Failed to match this instruction:
(parallel [
        (set (reg:DI 174 [ D.26282 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 150 [ num_floats ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 174 [ D.26282 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 150 [ num_floats ]))
        (const_int 2 [0x2])))

Trying 101 -> 103:

Trying 106 -> 107:
Failed to match this instruction:
(parallel [
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 107 -> 108:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 79 [ bnd.268 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (ashift:SI (reg:SI 79 [ bnd.268 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 79 [ bnd.268 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (ashift:SI (reg:SI 79 [ bnd.268 ])
                (const_int 2 [0x2])))
    ])

Trying 106, 107 -> 108:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 108 -> 109:
Failed to match this instruction:
(set (reg:QI 181 [ D.26288 ])
    (eq:QI (reg:SI 78 [ ratio_mult_vf.269 ])
        (const_int 0 [0])))

Trying 107, 108 -> 109:
Failed to match this instruction:
(parallel [
        (set (reg:QI 181 [ D.26288 ])
            (eq:QI (reg:SI 79 [ bnd.268 ])
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (ashift:SI (reg:SI 79 [ bnd.268 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 181 [ D.26288 ])
            (eq:QI (reg:SI 79 [ bnd.268 ])
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (ashift:SI (reg:SI 79 [ bnd.268 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 78 [ ratio_mult_vf.269 ])
    (ashift:SI (reg:SI 79 [ bnd.268 ])
        (const_int 2 [0x2])))

Trying 106, 107, 108 -> 109:
Failed to match this instruction:
(parallel [
        (set (reg:QI 181 [ D.26288 ])
            (eq:QI (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 181 [ D.26288 ])
            (eq:QI (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 109 -> 110:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CCZ 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 357)
        (pc)))
deferring deletion of insn with uid = 109.
modifying other_insn   111: pc={(flags:CCZ==0)?L357:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 0xd06
deferring rescan insn with uid = 111.
modifying insn i3   110: flags:CCZ=flags:CCZ
deferring rescan insn with uid = 110.

Trying 108 -> 110:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:SI 78 [ ratio_mult_vf.269 ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 108.
modifying insn i3   110: flags:CCZ=cmp(r78:SI,0)
deferring rescan insn with uid = 110.

Trying 107 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 79 [ bnd.268 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (ashift:SI (reg:SI 79 [ bnd.268 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 79 [ bnd.268 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (ashift:SI (reg:SI 79 [ bnd.268 ])
                (const_int 2 [0x2])))
    ])

Trying 106, 107 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 110 -> 111:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 78 [ ratio_mult_vf.269 ])
            (const_int 0 [0]))
        (label_ref:DI 357)
        (pc)))

Trying 107, 110 -> 111:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 79 [ bnd.268 ])
                    (const_int 0 [0]))
                (label_ref:DI 357)
                (pc)))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (ashift:SI (reg:SI 79 [ bnd.268 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 79 [ bnd.268 ])
                    (const_int 0 [0]))
                (label_ref:DI 357)
                (pc)))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (ashift:SI (reg:SI 79 [ bnd.268 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 78 [ ratio_mult_vf.269 ])
    (ashift:SI (reg:SI 79 [ bnd.268 ])
        (const_int 2 [0x2])))

Trying 106, 107, 110 -> 111:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref:DI 357)
                (pc)))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref:DI 357)
                (pc)))
        (set (reg:SI 78 [ ratio_mult_vf.269 ])
            (and:SI (reg/v:SI 150 [ num_floats ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 79 [ bnd.268 ])
            (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                (const_int 2 [0x2])))
    ])

Trying 112 -> 113:
Failed to match this instruction:
(set (reg:QI 183 [ D.26288 ])
    (leu:QI (reg/v:SI 150 [ num_floats ])
        (const_int 3 [0x3])))

Trying 113 -> 114:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (reg:CC 17 flags)
        (const_int 0 [0])))

Trying 112, 113 -> 114:
Successfully matched this instruction:
(set (reg:CC 17 flags)
    (compare:CC (reg/v:SI 150 [ num_floats ])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (leu (reg:CC 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 357)
        (pc)))
deferring deletion of insn with uid = 113.
deferring deletion of insn with uid = 112.
modifying other_insn   115: pc={(leu(flags:CC,0))?L357:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 0xd06
deferring rescan insn with uid = 115.
modifying insn i3   114: flags:CC=cmp(r150:SI,0x3)
deferring rescan insn with uid = 114.

Trying 114 -> 115:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg/v:SI 150 [ num_floats ])
            (const_int 3 [0x3]))
        (label_ref:DI 357)
        (pc)))

Trying 117 -> 121:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 187) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185 [ vect_var_.275 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ]))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V4SI 184)
            (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 187) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185 [ vect_var_.275 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ]))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V4SI 184)
            (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ])))
    ])

Trying 120 -> 121:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 187) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 185 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 187) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 185 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 120, 117 -> 121:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 187) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ]))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 185 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                ] UNSPEC_LOADU))
        (set (reg:V4SI 184)
            (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 187) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ]))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 185 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
                ] UNSPEC_LOADU))
        (set (reg:V4SI 184)
            (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ])))
    ])

Trying 122 -> 124:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 188) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 123 -> 124:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V2DI 190)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V2DI 190)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                (const_int 32 [0x20])))
    ])

Trying 123, 122 -> 124:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V2DI 190)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 188) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (reg:V2DI 190)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg:V2DI 190)
    (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 188) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 121 -> 125:
Failed to match this instruction:
(set (reg:V4SI 187)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185 [ vect_var_.275 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 117, 121 -> 125:

Trying 120, 121 -> 125:

Trying 124 -> 126:
Failed to match this instruction:
(set (reg:V4SI 188)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 122, 124 -> 126:
Failed to match this instruction:
(set (reg:V4SI 188)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 123, 124 -> 126:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 188)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (set (reg:V2DI 190)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 188)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (set (reg:V2DI 190)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg:V2DI 190)
    (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (reg:V4SI 188)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 123, 122, 124 -> 126:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 188)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (set (reg:V2DI 190)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 188)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                        (const_int 32 [0x20])) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (set (reg:V2DI 190)
            (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg:V2DI 190)
    (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (reg:V4SI 188)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 125 -> 127:
Failed to match this instruction:
(set (reg:V4SI 186 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 187)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 188))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 126 -> 127:
Failed to match this instruction:
(set (reg:V4SI 186 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 187)
            (vec_select:V4SI (reg:V4SI 188)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 121, 125 -> 127:
Failed to match this instruction:
(set (reg:V4SI 186 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185 [ vect_var_.275 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 188))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 124, 126 -> 127:
Failed to match this instruction:
(set (reg:V4SI 186 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 187)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 126, 125 -> 127:
Failed to match this instruction:
(set (reg:V4SI 186 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 187)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 188)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 127 -> 128:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 187)
            (reg:V4SI 188))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 125, 127 -> 128:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 187)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 188))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 186 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 187)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 186 [ vect_var_.276 ])
            (reg:V4SI 188))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 126, 127 -> 128:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 187)
            (vec_select:V4SI (reg:V4SI 188)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 186 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 188)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 187)
            (reg:V4SI 186 [ vect_var_.276 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 131 -> 132:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 79 [ bnd.268 ])
            (const_int 1 [0x1]))
        (label_ref 206)
        (pc)))

Trying 135 -> 136:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 193) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                                            (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 191 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                            (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 193) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                                            (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 191 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                            (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 137 -> 139:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 194) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 191 [ vect_var_.275 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 136 -> 140:
Failed to match this instruction:
(set (reg:V4SI 193)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 191 [ vect_var_.275 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 135, 136 -> 140:

Trying 139 -> 141:
Failed to match this instruction:
(set (reg:V4SI 194)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 195) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 137, 139 -> 141:
Failed to match this instruction:
(set (reg:V4SI 194)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 191 [ vect_var_.275 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 140 -> 142:
Failed to match this instruction:
(set (reg:V4SI 192 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 193)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 194))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 141 -> 142:
Failed to match this instruction:
(set (reg:V4SI 192 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 193)
            (vec_select:V4SI (reg:V4SI 194)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 136, 140 -> 142:
Failed to match this instruction:
(set (reg:V4SI 192 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 191 [ vect_var_.275 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 194))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 139, 141 -> 142:
Failed to match this instruction:
(set (reg:V4SI 192 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 193)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 195) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 141, 140 -> 142:
Failed to match this instruction:
(set (reg:V4SI 192 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 193)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 194)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 142 -> 143:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 193)
            (reg:V4SI 194))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 140, 142 -> 143:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 193)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 194))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 192 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 193)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 192 [ vect_var_.276 ])
            (reg:V4SI 194))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 141, 142 -> 143:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 193)
            (vec_select:V4SI (reg:V4SI 194)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 192 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 194)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 193)
            (reg:V4SI 192 [ vect_var_.276 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 146 -> 147:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 79 [ bnd.268 ])
            (const_int 2 [0x2]))
        (label_ref 206)
        (pc)))

Trying 150 -> 151:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 199) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                                            (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 197 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                            (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 199) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                                            (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 197 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                            (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 152 -> 154:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 200) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 197 [ vect_var_.275 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 151 -> 155:
Failed to match this instruction:
(set (reg:V4SI 199)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 197 [ vect_var_.275 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 150, 151 -> 155:

Trying 154 -> 156:
Failed to match this instruction:
(set (reg:V4SI 200)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 201) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 152, 154 -> 156:
Failed to match this instruction:
(set (reg:V4SI 200)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 197 [ vect_var_.275 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 155 -> 157:
Failed to match this instruction:
(set (reg:V4SI 198 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 199)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 200))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 156 -> 157:
Failed to match this instruction:
(set (reg:V4SI 198 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 199)
            (vec_select:V4SI (reg:V4SI 200)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 151, 155 -> 157:
Failed to match this instruction:
(set (reg:V4SI 198 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 197 [ vect_var_.275 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 200))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 154, 156 -> 157:
Failed to match this instruction:
(set (reg:V4SI 198 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 199)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 201) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 156, 155 -> 157:
Failed to match this instruction:
(set (reg:V4SI 198 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 199)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 200)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 157 -> 158:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 199)
            (reg:V4SI 200))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 155, 157 -> 158:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 199)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 200))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 198 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 199)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 198 [ vect_var_.276 ])
            (reg:V4SI 200))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 156, 157 -> 158:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 199)
            (vec_select:V4SI (reg:V4SI 200)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 198 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 200)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 199)
            (reg:V4SI 198 [ vect_var_.276 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 161 -> 162:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 79 [ bnd.268 ])
            (const_int 3 [0x3]))
        (label_ref 206)
        (pc)))

Trying 165 -> 166:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 205) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                                            (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 203 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                            (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 205) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                                            (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 203 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                            (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 167 -> 169:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 206) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 203 [ vect_var_.275 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 166 -> 170:
Failed to match this instruction:
(set (reg:V4SI 205)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 203 [ vect_var_.275 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 165, 166 -> 170:

Trying 169 -> 171:
Failed to match this instruction:
(set (reg:V4SI 206)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 207) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 167, 169 -> 171:
Failed to match this instruction:
(set (reg:V4SI 206)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 203 [ vect_var_.275 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 170 -> 172:
Failed to match this instruction:
(set (reg:V4SI 204 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 205)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 206))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 171 -> 172:
Failed to match this instruction:
(set (reg:V4SI 204 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 205)
            (vec_select:V4SI (reg:V4SI 206)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 166, 170 -> 172:
Failed to match this instruction:
(set (reg:V4SI 204 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 203 [ vect_var_.275 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 206))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 169, 171 -> 172:
Failed to match this instruction:
(set (reg:V4SI 204 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 205)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 207) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 171, 170 -> 172:
Failed to match this instruction:
(set (reg:V4SI 204 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 205)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 206)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 172 -> 173:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 205)
            (reg:V4SI 206))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 170, 172 -> 173:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 205)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 206))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 204 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 205)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 204 [ vect_var_.276 ])
            (reg:V4SI 206))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 171, 172 -> 173:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 205)
            (vec_select:V4SI (reg:V4SI 206)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 204 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 206)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 205)
            (reg:V4SI 204 [ vect_var_.276 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 176 -> 177:
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 79 [ bnd.268 ])
            (const_int 4 [0x4]))
        (label_ref 206)
        (pc)))

Trying 180 -> 181:
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 211) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                                            (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 209 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                            (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V2DI (reg:V4SI 211) 0)
            (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (unspec:V16QI [
                                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                                            (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
                                ] UNSPEC_LOADU) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))))
        (set (subreg:V16QI (reg:V4SI 209 [ vect_var_.275 ]) 0)
            (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                            (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
                ] UNSPEC_LOADU))
    ])

Trying 182 -> 184:
Failed to match this instruction:
(set (subreg:V2DI (reg:V4SI 212) 0)
    (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 209 [ vect_var_.275 ]) 0)
                        (const_int 32 [0x20])) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))
        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                    ])))))

Trying 181 -> 185:
Failed to match this instruction:
(set (reg:V4SI 211)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 209 [ vect_var_.275 ])
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 180, 181 -> 185:

Trying 184 -> 186:
Failed to match this instruction:
(set (reg:V4SI 212)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 213) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 182, 184 -> 186:
Failed to match this instruction:
(set (reg:V4SI 212)
    (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 209 [ vect_var_.275 ]) 0)
                                (const_int 32 [0x20])) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))
                (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                        (parallel [
                                (const_int 0 [0])
                                (const_int 2 [0x2])
                            ])))) 0)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))

Trying 185 -> 187:
Failed to match this instruction:
(set (reg:V4SI 210 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 211)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 212))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 186 -> 187:
Failed to match this instruction:
(set (reg:V4SI 210 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 211)
            (vec_select:V4SI (reg:V4SI 212)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 181, 185 -> 187:
Failed to match this instruction:
(set (reg:V4SI 210 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 209 [ vect_var_.275 ])
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 212))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 184, 186 -> 187:
Failed to match this instruction:
(set (reg:V4SI 210 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 211)
            (vec_select:V4SI (subreg:V4SI (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 213) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))
                        (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                                (parallel [
                                        (const_int 0 [0])
                                        (const_int 2 [0x2])
                                    ])))) 0)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 186, 185 -> 187:
Failed to match this instruction:
(set (reg:V4SI 210 [ vect_var_.276 ])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 211)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (vec_select:V4SI (reg:V4SI 212)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 187 -> 188:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 211)
            (reg:V4SI 212))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 185, 187 -> 188:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (vec_select:V4SI (reg:V4SI 211)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ]))
            (reg:V4SI 212))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 210 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 211)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 210 [ vect_var_.276 ])
            (reg:V4SI 212))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 186, 187 -> 188:
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 211)
            (vec_select:V4SI (reg:V4SI 212)
                (parallel [
                        (const_int 0 [0])
                        (const_int 2 [0x2])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))
Successfully matched this instruction:
(set (reg:V4SI 210 [ vect_var_.276 ])
    (vec_select:V4SI (reg:V4SI 212)
        (parallel [
                (const_int 0 [0])
                (const_int 2 [0x2])
                (const_int 0 [0])
                (const_int 0 [0])
            ])))
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
            (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
    (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 211)
            (reg:V4SI 210 [ vect_var_.276 ]))
        (parallel [
                (const_int 0 [0])
                (const_int 4 [0x4])
                (const_int 1 [0x1])
                (const_int 5 [0x5])
            ])))

Trying 195 -> 197:
Failed to match this instruction:
(parallel [
        (set (reg:SI 218 [ *_149 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 65 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32]))
        (set (reg:DI 215 [ i ])
            (sign_extend:DI (reg/v:SI 65 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 218 [ *_149 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 65 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32]))
        (set (reg:DI 215 [ i ])
            (sign_extend:DI (reg/v:SI 65 [ i ])))
    ])

Trying 197 -> 198:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 217 [ D.26281 ])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 215 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 197.
modifying insn i3   198: {r217:SI=[r215:DI*0x4+r151:DI]*r147:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
deferring rescan insn with uid = 198.

Trying 195 -> 198:
Failed to match this instruction:
(parallel [
        (set (reg:SI 217 [ D.26281 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 65 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 215 [ i ])
            (sign_extend:DI (reg/v:SI 65 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 217 [ D.26281 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 65 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg:DI 215 [ i ])
            (sign_extend:DI (reg/v:SI 65 [ i ])))
    ])

Trying 198 -> 199:
Failed to match this instruction:
(parallel [
        (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 215 [ i ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 20 frame))
                    (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 215 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 215 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 215 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32])
        (reg/v:SI 147 [ num_tilings ])))

Trying 195, 198 -> 199:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 65 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 65 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32])
        (reg/v:SI 147 [ num_tilings ])))
Failed to match this instruction:
(set (reg:DI 217 [ D.26281 ])
    (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 65 [ i ]) 0)
            (const_int 4 [0x4]))
        (const_int 34 [0x22])
        (const_int 0 [0])))

Trying 208 -> 209:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:SI 78 [ ratio_mult_vf.269 ])
                (reg/v:SI 150 [ num_floats ])))
        (set (reg/v:SI 113 [ i ])
            (reg:SI 78 [ ratio_mult_vf.269 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:SI 78 [ ratio_mult_vf.269 ])
                (reg/v:SI 150 [ num_floats ])))
        (set (reg/v:SI 113 [ i ])
            (reg:SI 78 [ ratio_mult_vf.269 ]))
    ])

Trying 209 -> 210:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 113 [ i ])
            (reg/v:SI 150 [ num_floats ]))
        (label_ref:DI 59)
        (pc)))

Trying 208, 209 -> 210:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 78 [ ratio_mult_vf.269 ])
                    (reg/v:SI 150 [ num_floats ]))
                (label_ref:DI 59)
                (pc)))
        (set (reg/v:SI 113 [ i ])
            (reg:SI 78 [ ratio_mult_vf.269 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 78 [ ratio_mult_vf.269 ])
                    (reg/v:SI 150 [ num_floats ]))
                (label_ref:DI 59)
                (pc)))
        (set (reg/v:SI 113 [ i ])
            (reg:SI 78 [ ratio_mult_vf.269 ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 113 [ i ])
    (reg:SI 78 [ ratio_mult_vf.269 ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 78 [ ratio_mult_vf.269 ])
            (reg/v:SI 150 [ num_floats ]))
        (label_ref:DI 59)
        (pc)))

Trying 214 -> 216:
Failed to match this instruction:
(parallel [
        (set (reg:SI 222 [ *_107 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 113 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32]))
        (set (reg:DI 219 [ i ])
            (sign_extend:DI (reg/v:SI 113 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 222 [ *_107 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 113 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32]))
        (set (reg:DI 219 [ i ])
            (sign_extend:DI (reg/v:SI 113 [ i ])))
    ])

Trying 216 -> 217:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 221 [ D.26281 ])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 219 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 216.
modifying insn i3   217: {r221:SI=[r219:DI*0x4+r151:DI]*r147:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
deferring rescan insn with uid = 217.

Trying 214 -> 217:
Failed to match this instruction:
(parallel [
        (set (reg:SI 221 [ D.26281 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 113 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 219 [ i ])
            (sign_extend:DI (reg/v:SI 113 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 221 [ D.26281 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 113 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg:DI 219 [ i ])
            (sign_extend:DI (reg/v:SI 113 [ i ])))
    ])

Trying 217 -> 218:
Failed to match this instruction:
(parallel [
        (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 219 [ i ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 20 frame))
                    (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 219 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 219 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 219 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32])
        (reg/v:SI 147 [ num_tilings ])))

Trying 214, 217 -> 218:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 113 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 113 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32])
        (reg/v:SI 147 [ num_tilings ])))
Failed to match this instruction:
(set (reg:DI 221 [ D.26281 ])
    (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 113 [ i ]) 0)
            (const_int 4 [0x4]))
        (const_int 34 [0x22])
        (const_int 0 [0])))

Trying 219 -> 222:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 150 [ num_floats ])))
        (set (reg/v:SI 80 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 150 [ num_floats ])))
        (set (reg/v:SI 80 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 222 -> 223:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 150 [ num_floats ])
            (reg/v:SI 80 [ i ]))
        (label_ref:DI 59)
        (pc)))

Trying 219, 222 -> 223:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 113 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 150 [ num_floats ]))
                (label_ref:DI 59)
                (pc)))
        (set (reg/v:SI 80 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 113 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 150 [ num_floats ]))
                (label_ref:DI 59)
                (pc)))
        (set (reg/v:SI 80 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 80 [ i ])
    (plus:SI (reg/v:SI 113 [ i ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ge (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1]))
            (reg/v:SI 150 [ num_floats ]))
        (label_ref:DI 59)
        (pc)))

Trying 226 -> 228:
Failed to match this instruction:
(parallel [
        (set (reg:SI 226 [ *_33 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 80 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32]))
        (set (reg:DI 223 [ i ])
            (sign_extend:DI (reg/v:SI 80 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 226 [ *_33 ])
            (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 80 [ i ]) 0)
                            (const_int 4 [0x4]))
                        (const_int 34 [0x22])
                        (const_int 0 [0]))
                    (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32]))
        (set (reg:DI 223 [ i ])
            (sign_extend:DI (reg/v:SI 80 [ i ])))
    ])

Trying 228 -> 229:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 225 [ D.26281 ])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 223 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 228.
modifying insn i3   229: {r225:SI=[r223:DI*0x4+r151:DI]*r147:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
deferring rescan insn with uid = 229.

Trying 226 -> 229:
Failed to match this instruction:
(parallel [
        (set (reg:SI 225 [ D.26281 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 80 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 223 [ i ])
            (sign_extend:DI (reg/v:SI 80 [ i ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 225 [ D.26281 ])
            (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 80 [ i ]) 0)
                                (const_int 4 [0x4]))
                            (const_int 34 [0x22])
                            (const_int 0 [0]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg:DI 223 [ i ])
            (sign_extend:DI (reg/v:SI 80 [ i ])))
    ])

Trying 229 -> 230:
Failed to match this instruction:
(parallel [
        (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 223 [ i ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 20 frame))
                    (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
            (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 223 [ i ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32])
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 223 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 223 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32])
        (reg/v:SI 147 [ num_tilings ])))

Trying 226, 229 -> 230:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 80 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
    (mult:SI (mem:SI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 80 [ i ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32])
        (reg/v:SI 147 [ num_tilings ])))
Failed to match this instruction:
(set (reg:DI 225 [ D.26281 ])
    (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 80 [ i ]) 0)
            (const_int 4 [0x4]))
        (const_int 34 [0x22])
        (const_int 0 [0])))

Trying 231 -> 235:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 2 [0x2]))
                (reg/v:SI 150 [ num_floats ])))
        (set (reg/v:SI 65 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 2 [0x2]))
                (reg/v:SI 150 [ num_floats ])))
        (set (reg/v:SI 65 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 2 [0x2])))
    ])

Trying 235 -> 236:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg/v:SI 65 [ i ])
            (reg/v:SI 150 [ num_floats ]))
        (label_ref 234)
        (pc)))

Trying 231, 235 -> 236:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 113 [ i ])
                        (const_int 2 [0x2]))
                    (reg/v:SI 150 [ num_floats ]))
                (label_ref 234)
                (pc)))
        (set (reg/v:SI 65 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 113 [ i ])
                        (const_int 2 [0x2]))
                    (reg/v:SI 150 [ num_floats ]))
                (label_ref 234)
                (pc)))
        (set (reg/v:SI 65 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 65 [ i ])
    (plus:SI (reg/v:SI 113 [ i ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (plus:SI (reg/v:SI 113 [ i ])
                (const_int 2 [0x2]))
            (reg/v:SI 150 [ num_floats ]))
        (label_ref 234)
        (pc)))

Trying 243 -> 244:
Successfully matched this instruction:
(set (reg:DI 228 [ D.26282 ])
    (zero_extend:DI (plus:SI (reg/v:SI 150 [ num_floats ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 243.
modifying insn i3   244: r228:DI=zero_extend(r150:SI-0x1)
deferring rescan insn with uid = 244.

Trying 244 -> 245:
Failed to match this instruction:
(parallel [
        (set (reg:DI 229 [ D.26282 ])
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 150 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 229 [ D.26282 ])
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 150 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 245 -> 246:
Failed to match this instruction:
(parallel [
        (set (reg:DI 143 [ D.26282 ])
            (plus:DI (mult:DI (reg:DI 228 [ D.26282 ])
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 143 [ D.26282 ])
    (plus:DI (mult:DI (reg:DI 228 [ D.26282 ])
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 245.
modifying insn i3   246: r143:DI=r228:DI*0x4+0x4
      REG_DEAD r228:DI
deferring rescan insn with uid = 246.

Trying 244 -> 246:
Failed to match this instruction:
(set (reg:DI 143 [ D.26282 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 150 [ num_floats ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 253 -> 256:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 257)
                        (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
                (reg:SI 83 [ D.26281 ])))
        (set (reg:SI 82 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 257)
                        (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
                (reg:SI 83 [ D.26281 ])))
        (set (reg:SI 82 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])

Trying 255 -> 256:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg:SI 82 [ D.26281 ])
                (mem:SI (plus:DI (reg/f:DI 256)
                        (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (set (reg:SI 83 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg:SI 82 [ D.26281 ])
                (mem:SI (plus:DI (reg/f:DI 256)
                        (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (set (reg:SI 83 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])

Trying 255, 253 -> 256:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 257)
                        (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
                (mem:SI (plus:DI (reg/f:DI 256)
                        (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (set (reg:SI 83 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
        (set (reg:SI 82 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem:SI (plus:DI (reg/f:DI 257)
                        (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
                (mem:SI (plus:DI (reg/f:DI 256)
                        (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (set (reg:SI 83 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
        (set (reg:SI 82 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])

Trying 256 -> 257:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 82 [ D.26281 ])
            (reg:SI 83 [ D.26281 ]))
        (label_ref 264)
        (pc)))

Trying 253, 256 -> 257:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 257)
                            (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
                    (reg:SI 83 [ D.26281 ]))
                (label_ref 264)
                (pc)))
        (set (reg:SI 82 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 257)
                            (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
                    (reg:SI 83 [ D.26281 ]))
                (label_ref 264)
                (pc)))
        (set (reg:SI 82 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 82 [ D.26281 ])
    (mem:SI (plus:DI (reg/f:DI 257)
            (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (mem:SI (plus:DI (reg/f:DI 257)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (reg:SI 83 [ D.26281 ]))
        (label_ref 264)
        (pc)))

Trying 255, 256 -> 257:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 82 [ D.26281 ])
                    (mem:SI (plus:DI (reg/f:DI 256)
                            (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
                (label_ref 264)
                (pc)))
        (set (reg:SI 83 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 82 [ D.26281 ])
                    (mem:SI (plus:DI (reg/f:DI 256)
                            (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
                (label_ref 264)
                (pc)))
        (set (reg:SI 83 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 83 [ D.26281 ])
    (mem:SI (plus:DI (reg/f:DI 256)
            (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 82 [ D.26281 ])
            (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32]))
        (label_ref 264)
        (pc)))

Trying 259 -> 260:
Failed to match this instruction:
(parallel [
        (set (reg:SI 235)
            (div:SI (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg:SI 234 [ D.26281 ])
            (mod:SI (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 235)
            (div:SI (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg:SI 234 [ D.26281 ])
            (mod:SI (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 234 [ D.26281 ])
    (mod:SI (minus:SI (reg:SI 82 [ D.26281 ])
            (reg:SI 83 [ D.26281 ]))
        (reg/v:SI 147 [ num_tilings ])))

Trying 260 -> 261:
Failed to match this instruction:
(parallel [
        (set (reg:SI 92 [ D.26281 ])
            (minus:SI (reg:SI 82 [ D.26281 ])
                (mod:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 92 [ D.26281 ])
    (minus:SI (reg:SI 82 [ D.26281 ])
        (mod:SI (reg:SI 232 [ D.26281 ])
            (reg/v:SI 147 [ num_tilings ]))))

Trying 259, 260 -> 261:
Failed to match this instruction:
(parallel [
        (set (reg:SI 92 [ D.26281 ])
            (minus:SI (reg:SI 82 [ D.26281 ])
                (mod:SI (minus:SI (reg:SI 82 [ D.26281 ])
                        (reg:SI 83 [ D.26281 ]))
                    (reg/v:SI 147 [ num_tilings ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 92 [ D.26281 ])
    (minus:SI (reg:SI 82 [ D.26281 ])
        (mod:SI (minus:SI (reg:SI 82 [ D.26281 ])
                (reg:SI 83 [ D.26281 ]))
            (reg/v:SI 147 [ num_tilings ]))))
Successfully matched this instruction:
(set (reg:SI 234 [ D.26281 ])
    (minus:SI (reg:SI 82 [ D.26281 ])
        (reg:SI 83 [ D.26281 ])))
Failed to match this instruction:
(set (reg:SI 92 [ D.26281 ])
    (minus:SI (reg:SI 82 [ D.26281 ])
        (mod:SI (reg:SI 234 [ D.26281 ])
            (reg/v:SI 147 [ num_tilings ]))))

Trying 267 -> 268:
Failed to match this instruction:
(parallel [
        (set (reg:SI 238 [ D.26281 ])
            (plus:SI (not:SI (reg:SI 82 [ D.26281 ]))
                (reg:SI 83 [ D.26281 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 238 [ D.26281 ])
    (plus:SI (not:SI (reg:SI 82 [ D.26281 ]))
        (reg:SI 83 [ D.26281 ])))

Trying 268 -> 269:
Failed to match this instruction:
(parallel [
        (set (reg:SI 241)
            (div:SI (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg:SI 240 [ D.26281 ])
            (mod:SI (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 241)
            (div:SI (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg:SI 240 [ D.26281 ])
            (mod:SI (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 147 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 240 [ D.26281 ])
    (mod:SI (plus:SI (reg:SI 237 [ D.26281 ])
            (const_int -1 [0xffffffffffffffff]))
        (reg/v:SI 147 [ num_tilings ])))

Trying 267, 268 -> 269:
Failed to match this instruction:
(parallel [
        (set (reg:SI 241)
            (div:SI (plus:SI (not:SI (reg:SI 82 [ D.26281 ]))
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg:SI 240 [ D.26281 ])
            (mod:SI (plus:SI (not:SI (reg:SI 82 [ D.26281 ]))
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 241)
            (div:SI (plus:SI (not:SI (reg:SI 82 [ D.26281 ]))
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg:SI 240 [ D.26281 ])
            (mod:SI (plus:SI (not:SI (reg:SI 82 [ D.26281 ]))
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ])))
    ])
Failed to match this instruction:
(set (reg:SI 240 [ D.26281 ])
    (mod:SI (plus:SI (not:SI (reg:SI 82 [ D.26281 ]))
            (reg:SI 83 [ D.26281 ]))
        (reg/v:SI 147 [ num_tilings ])))
Successfully matched this instruction:
(set (reg:SI 238 [ D.26281 ])
    (not:SI (reg:SI 82 [ D.26281 ])))
Failed to match this instruction:
(set (reg:SI 240 [ D.26281 ])
    (mod:SI (plus:SI (reg:SI 238 [ D.26281 ])
            (reg:SI 83 [ D.26281 ]))
        (reg/v:SI 147 [ num_tilings ])))

Trying 266 -> 270:
Failed to match this instruction:
(parallel [
        (set (reg:SI 242 [ D.26281 ])
            (plus:SI (plus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 240 [ D.26281 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:SI 242 [ D.26281 ])
    (plus:SI (plus:SI (reg:SI 82 [ D.26281 ])
            (reg:SI 240 [ D.26281 ]))
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 266.
modifying insn i3   270: r242:SI=r82:SI+r240:SI+0x1
      REG_DEAD r82:SI
      REG_DEAD r240:SI
deferring rescan insn with uid = 270.

Trying 269 -> 270:
Failed to match this instruction:
(set (reg:SI 242 [ D.26281 ])
    (plus:SI (plus:SI (mod:SI (reg:SI 238 [ D.26281 ])
                (reg/v:SI 147 [ num_tilings ]))
            (reg:SI 82 [ D.26281 ]))
        (const_int 1 [0x1])))

Trying 268, 269 -> 270:
Failed to match this instruction:
(set (reg:SI 242 [ D.26281 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff]))
                (reg/v:SI 147 [ num_tilings ]))
            (reg:SI 82 [ D.26281 ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 240 [ D.26281 ])
    (plus:SI (reg:SI 237 [ D.26281 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 242 [ D.26281 ])
    (plus:SI (plus:SI (mod:SI (reg:SI 240 [ D.26281 ])
                (reg/v:SI 147 [ num_tilings ]))
            (reg:SI 82 [ D.26281 ]))
        (const_int 1 [0x1])))

Trying 267, 268, 269 -> 270:
Failed to match this instruction:
(set (reg:SI 242 [ D.26281 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (not:SI (reg:SI 82 [ D.26281 ]))
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ]))
            (reg:SI 82 [ D.26281 ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 240 [ D.26281 ])
    (not:SI (reg:SI 82 [ D.26281 ])))
Failed to match this instruction:
(set (reg:SI 242 [ D.26281 ])
    (plus:SI (plus:SI (mod:SI (plus:SI (reg:SI 240 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ]))
                (reg/v:SI 147 [ num_tilings ]))
            (reg:SI 82 [ D.26281 ]))
        (const_int 1 [0x1])))

Trying 270 -> 271:
Failed to match this instruction:
(parallel [
        (set (reg:SI 92 [ D.26281 ])
            (plus:SI (plus:SI (minus:SI (reg:SI 82 [ D.26281 ])
                        (reg/v:SI 147 [ num_tilings ]))
                    (reg:SI 240 [ D.26281 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 92 [ D.26281 ])
    (plus:SI (plus:SI (minus:SI (reg:SI 82 [ D.26281 ])
                (reg/v:SI 147 [ num_tilings ]))
            (reg:SI 240 [ D.26281 ]))
        (const_int 1 [0x1])))

Trying 269, 270 -> 271:
Failed to match this instruction:
(parallel [
        (set (reg:SI 92 [ D.26281 ])
            (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 238 [ D.26281 ])
                            (reg/v:SI 147 [ num_tilings ]))
                        (reg:SI 82 [ D.26281 ]))
                    (reg/v:SI 147 [ num_tilings ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 92 [ D.26281 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ]))
                (reg:SI 82 [ D.26281 ]))
            (reg/v:SI 147 [ num_tilings ]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 242 [ D.26281 ])
    (mod:SI (reg:SI 238 [ D.26281 ])
        (reg/v:SI 147 [ num_tilings ])))

Trying 268, 269, 270 -> 271:
Failed to match this instruction:
(parallel [
        (set (reg:SI 92 [ D.26281 ])
            (plus:SI (minus:SI (plus:SI (mod:SI (plus:SI (reg:SI 237 [ D.26281 ])
                                (const_int -1 [0xffffffffffffffff]))
                            (reg/v:SI 147 [ num_tilings ]))
                        (reg:SI 82 [ D.26281 ]))
                    (reg/v:SI 147 [ num_tilings ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 92 [ D.26281 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (plus:SI (reg:SI 237 [ D.26281 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (reg/v:SI 147 [ num_tilings ]))
                (reg:SI 82 [ D.26281 ]))
            (reg/v:SI 147 [ num_tilings ]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 242 [ D.26281 ])
    (plus:SI (reg:SI 237 [ D.26281 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 92 [ D.26281 ])
    (plus:SI (minus:SI (plus:SI (mod:SI (reg:SI 242 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ]))
                (reg:SI 82 [ D.26281 ]))
            (reg/v:SI 147 [ num_tilings ]))
        (const_int 1 [0x1])))

Trying 276 -> 277:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem:SI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))
        (label_ref 284)
        (pc)))

Trying 279 -> 280:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 247)
            (div:SI (reg:SI 92 [ D.26281 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 71 [ ivtmp.291 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (set (reg:SI 246)
            (mod:SI (reg:SI 92 [ D.26281 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 71 [ ivtmp.291 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 279.
modifying insn i3   280: {r247:SI=r92:SI/[frame:DI+r71:DI-0x100];r246:SI=r92:SI%[frame:DI+r71:DI-0x100];clobber flags:CC;}
      REG_UNUSED flags:CC
      REG_UNUSED r247:SI
      REG_DEAD r92:SI
deferring rescan insn with uid = 280.

Trying 280 -> 281:
Successfully matched this instruction:
(parallel [
        (set (reg:SI 247)
            (div:SI (reg:SI 92 [ D.26281 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 71 [ ivtmp.291 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (set (reg:SI 92 [ D.26281 ])
            (mod:SI (reg:SI 92 [ D.26281 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 71 [ ivtmp.291 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 280.
modifying insn i3   281: {r247:SI=r92:SI/[frame:DI+r71:DI-0x100];r92:SI=r92:SI%[frame:DI+r71:DI-0x100];clobber flags:CC;}
      REG_UNUSED r247:SI
      REG_UNUSED flags:CC
deferring rescan insn with uid = 281.

Trying 281 -> 283:
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg/f:DI 255)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (mod:SI (reg:SI 92 [ D.26281 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 71 [ ivtmp.291 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (set (reg:SI 92 [ D.26281 ])
            (mod:SI (reg:SI 92 [ D.26281 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 71 [ ivtmp.291 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg/f:DI 255)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (mod:SI (reg:SI 92 [ D.26281 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 71 [ ivtmp.291 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
        (set (reg:SI 92 [ D.26281 ])
            (mod:SI (reg:SI 92 [ D.26281 ])
                (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                            (reg:DI 71 [ ivtmp.291 ]))
                        (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
    ])

Trying 286 -> 287:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))
        (label_ref 302)
        (pc)))

Trying 290 -> 291:
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg/f:DI 256)
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (plus:SI (reg:SI 83 [ D.26281 ])
                (reg:SI 62 [ ivtmp.295 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/f:DI 256)
            (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
    (plus:SI (reg:SI 83 [ D.26281 ])
        (reg:SI 62 [ ivtmp.295 ])))

Trying 294 -> 297:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 71 [ ivtmp.291 ])
                    (const_int 4 [0x4]))
                (reg:DI 143 [ D.26282 ])))
        (set (reg:DI 71 [ ivtmp.291 ])
            (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 71 [ ivtmp.291 ])
                    (const_int 4 [0x4]))
                (reg:DI 143 [ D.26282 ])))
        (set (reg:DI 71 [ ivtmp.291 ])
            (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (const_int 4 [0x4])))
    ])

Trying 297 -> 298:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 71 [ ivtmp.291 ])
            (reg:DI 143 [ D.26282 ]))
        (label_ref:DI 346)
        (pc)))

Trying 294, 297 -> 298:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 71 [ ivtmp.291 ])
                        (const_int 4 [0x4]))
                    (reg:DI 143 [ D.26282 ]))
                (label_ref:DI 346)
                (pc)))
        (set (reg:DI 71 [ ivtmp.291 ])
            (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 71 [ ivtmp.291 ])
                        (const_int 4 [0x4]))
                    (reg:DI 143 [ D.26282 ]))
                (label_ref:DI 346)
                (pc)))
        (set (reg:DI 71 [ ivtmp.291 ])
            (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (const_int 4 [0x4])))
    ])

Trying 307 -> 308:
Successfully matched this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (plus:SI (reg:SI 92 [ D.26281 ])
                    (reg:SI 127 [ D.26281 ]))
                (const_int 0 [0])))
        (set (reg:SI 92 [ D.26281 ])
            (plus:SI (reg:SI 92 [ D.26281 ])
                (reg:SI 127 [ D.26281 ])))
    ])
deferring deletion of insn with uid = 307.
modifying insn i3   308: {flags:CCGOC=cmp(r92:SI+r127:SI,0);r92:SI=r92:SI+r127:SI;}
deferring rescan insn with uid = 308.

Trying 308 -> 309:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg:SI 92 [ D.26281 ])
                        (reg:SI 127 [ D.26281 ]))
                    (const_int 0 [0]))
                (label_ref:DI 318)
                (pc)))
        (set (reg:SI 92 [ D.26281 ])
            (plus:SI (reg:SI 92 [ D.26281 ])
                (reg:SI 127 [ D.26281 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg:SI 92 [ D.26281 ])
                        (reg:SI 127 [ D.26281 ]))
                    (const_int 0 [0]))
                (label_ref:DI 318)
                (pc)))
        (set (reg:SI 92 [ D.26281 ])
            (plus:SI (reg:SI 92 [ D.26281 ])
                (reg:SI 127 [ D.26281 ])))
    ])

Trying 323 -> 324:
Failed to match this instruction:
(set (mem/j:SI (plus:DI (plus:DI (sign_extract:DI (mult:DI (subreg:DI (reg/v:SI 110 [ num_floats ]) 0)
                        (const_int 4 [0x4]))
                    (const_int 34 [0x22])
                    (const_int 0 [0]))
                (reg/f:DI 20 frame))
            (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
    (reg/v:SI 106 [ j ]))

Trying 332 -> 336:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 106 [ j ])
                    (const_int 1 [0x1]))
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg/v:SI 106 [ j ])
            (plus:SI (reg/v:SI 106 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 106 [ j ])
                    (const_int 1 [0x1]))
                (reg/v:SI 147 [ num_tilings ])))
        (set (reg/v:SI 106 [ j ])
            (plus:SI (reg/v:SI 106 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 336 -> 337:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 106 [ j ])
            (reg/v:SI 147 [ num_tilings ]))
        (label_ref:DI 351)
        (pc)))

Trying 332, 336 -> 337:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 106 [ j ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 147 [ num_tilings ]))
                (label_ref:DI 351)
                (pc)))
        (set (reg/v:SI 106 [ j ])
            (plus:SI (reg/v:SI 106 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 106 [ j ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 147 [ num_tilings ]))
                (label_ref:DI 351)
                (pc)))
        (set (reg/v:SI 106 [ j ])
            (plus:SI (reg/v:SI 106 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 343 -> 344:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 150 [ num_floats ])
            (const_int 0 [0]))
        (label_ref:DI 359)
        (pc)))
starting the processing of deferred insns
deleting insn with uid = 23.
deleting insn with uid = 39.
deleting insn with uid = 41.
deleting insn with uid = 42.
deleting insn with uid = 71.
deleting insn with uid = 73.
deleting insn with uid = 108.
deleting insn with uid = 109.
deleting insn with uid = 112.
deleting insn with uid = 113.
deleting insn with uid = 197.
deleting insn with uid = 216.
deleting insn with uid = 228.
deleting insn with uid = 243.
deleting insn with uid = 245.
deleting insn with uid = 266.
deleting insn with uid = 279.
deleting insn with uid = 280.
deleting insn with uid = 307.
rescanning insn with uid = 24.
deleting insn with uid = 24.
rescanning insn with uid = 43.
deleting insn with uid = 43.
rescanning insn with uid = 72.
deleting insn with uid = 72.
rescanning insn with uid = 74.
deleting insn with uid = 74.
rescanning insn with uid = 110.
deleting insn with uid = 110.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 114.
deleting insn with uid = 114.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 198.
deleting insn with uid = 198.
rescanning insn with uid = 217.
deleting insn with uid = 217.
rescanning insn with uid = 229.
deleting insn with uid = 229.
rescanning insn with uid = 244.
deleting insn with uid = 244.
rescanning insn with uid = 246.
deleting insn with uid = 246.
rescanning insn with uid = 270.
deleting insn with uid = 270.
rescanning insn with uid = 281.
deleting insn with uid = 281.
rescanning insn with uid = 308.
deleting insn with uid = 308.
ending the processing of deferred insns


void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,36u} r7={1d,40u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,37u,2e} r17={48d,20u} r18={4d} r19={4d} r20={1d,54u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={2d,2u} r65={1d,2u} r70={1d,2u} r71={2d,12u} r74={1d,1u} r78={1d,2u} r79={1d,5u} r80={1d,4u} r82={1d,5u} r83={1d,4u} r92={4d,8u} r93={2d,2u} r103={2d,4u} r105={1d,1u} r106={2d,5u} r110={2d,1u} r113={2d,6u} r127={1d,2u} r129={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,12u} r148={1d,1u} r149={1d,1u} r150={1d,13u} r151={1d,9u} r152={1d,1u} r153={1d,3u} r156={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r184={1d,6u} r185={1d,2u} r186={1d,1u} r187={2d,2u} r188={2d,2u} r189={1d,1u} r190={1d,5u} r191={1d,2u} r192={1d,1u} r193={2d,2u} r194={2d,2u} r195={1d,1u} r197={1d,2u} r198={1d,1u} r199={2d,2u} r200={2d,2u} r201={1d,1u} r203={1d,2u} r204={1d,1u} r205={2d,2u} r206={2d,2u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={2d,2u} r212={2d,2u} r213={1d,1u} r215={1d,2u} r217={1d,1u} r219={1d,2u} r221={1d,1u} r223={1d,2u} r225={1d,1u} r228={1d,1u} r232={1d,2u} r234={1d,1u} r235={1d} r237={1d,1u} r238={1d,2u} r240={1d,1u} r241={1d} r242={1d,1u} r247={1d} r250={1d,1u} r253={1d,1u} r255={1d,4u} r256={2d,3u} r257={2d,2u} 
;;    total ref usage 767{357d,406u,4e} in 202{198 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 70 146 147 148 149 150 151 152 153 154
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 17 [flags] 70 146 147 148 149 150 151 152 153 154
;; live  kill	 17 [flags]
(note 21 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 21 5 2 (set (reg/v/f:DI 146 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 147 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:492 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (reg/v/f:DI 148 [ ctable ])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ctable ])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:DI 149 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 150 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:492 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 9 8 10 2 (set (reg/v/f:DI 151 [ wrap_widths ])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ wrap_widths ])
        (nil)))
(insn 10 9 11 2 (set (reg/v/f:DI 152 [ ints ])
        (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])
        (nil)))
(insn 11 10 12 2 (set (reg/v:SI 153 [ num_ints ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])) tiles.cpp:492 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])
        (nil)))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 12 24 2 NOTE_INSN_DELETED)
(insn 24 23 25 2 (set (reg/v:SI 70 [ num_coordinates ])
        (plus:SI (plus:SI (reg/v:SI 150 [ num_floats ])
                (reg/v:SI 153 [ num_ints ]))
            (const_int 1 [0x1]))) tiles.cpp:498 266 {*leasi}
     (nil))
(debug_insn 25 24 27 2 (var_location:SI num_coordinates (reg/v:SI 70 [ num_coordinates ])) tiles.cpp:498 -1
     (nil))
(debug_insn 27 25 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 153 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:500 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 55 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) tiles.cpp:500 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 37)
;;  succ:       4 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151 152 153
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151 152 153

;; basic block 3, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 55 29 30 3 172 "" [0 uses])
(note 30 55 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 32 31 33 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 150 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:503 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 32 37 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 67)
;;  succ:       6 [95.2%] 
;;              5 [4.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151

;; basic block 4, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       2 [97.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151 152 153
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150 152 153
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 156 157 158 159 160 161 255
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151 152 153
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 156 157 158 159 160 161 255
;; live  kill	 17 [flags]
(code_label 37 33 38 4 169 "" [1 uses])
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 39 38 40 4 NOTE_INSN_DELETED)
(insn 40 39 41 4 (set (reg:DI 156 [ D.26282 ])
        (sign_extend:DI (reg/v:SI 150 [ num_floats ]))) tiles.cpp:500 149 {*extendsidi2_rex64}
     (nil))
(note 41 40 42 4 NOTE_INSN_DELETED)
(note 42 41 43 4 NOTE_INSN_DELETED)
(insn 43 42 44 4 (set (reg:DI 159 [ D.26289 ])
        (plus:DI (plus:DI (mult:DI (reg:DI 156 [ D.26282 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 20 frame))
            (const_int -172 [0xffffffffffffff54]))) tiles.cpp:500 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 156 [ D.26282 ])
        (nil)))
(insn 44 43 45 4 (set (reg:DI 160 [ D.26282 ])
        (sign_extend:DI (reg/v:SI 153 [ num_ints ]))) tiles.cpp:500 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 153 [ num_ints ])
        (nil)))
(insn 45 44 49 4 (parallel [
            (set (reg:DI 161 [ D.26282 ])
                (ashift:DI (reg:DI 160 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 160 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 49 45 50 4 (set (reg:DI 1 dx)
        (reg:DI 161 [ D.26282 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 161 [ D.26282 ])
        (nil)))
(insn 50 49 51 4 (set (reg:DI 4 si)
        (reg/v/f:DI 152 [ ints ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 152 [ ints ])
        (nil)))
(insn 51 50 52 4 (set (reg:DI 5 di)
        (reg:DI 159 [ D.26289 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 159 [ D.26289 ])
        (nil)))
(call_insn 52 51 59 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b82f20da500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151

;; basic block 5, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       19 [25.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;;              16 [33.3%] 
;;              18 [25.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 59 52 60 5 171 "" [2 uses])
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 5 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 147 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:510 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 67 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 240)
;;  succ:       20 [91.0%] 
;;              36 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151

;; basic block 6, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       3 [95.2%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 150
;; lr  def 	 17 [flags] 103 129 145 167 168 169 257
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; live  gen 	 103 129 145 167 168 169 257
;; live  kill	 17 [flags]
(code_label 67 63 68 6 170 "" [1 uses])
(note 68 67 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 71 6 (set (reg:SF 129 [ D.26283 ])
        (float:SF (reg/v:SI 147 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(note 71 69 72 6 NOTE_INSN_DELETED)
(insn 72 71 73 6 (set (reg:DI 168 [ D.26282 ])
        (zero_extend:DI (plus:SI (reg/v:SI 150 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 73 72 74 6 NOTE_INSN_DELETED)
(insn 74 73 13 6 (set (reg:DI 145 [ D.26282 ])
        (plus:DI (mult:DI (reg:DI 168 [ D.26282 ])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 168 [ D.26282 ])
        (nil)))
(insn 13 74 369 6 (set (reg:DI 103 [ ivtmp.311 ])
        (const_int 0 [0])) tiles.cpp:503 87 {*movdi_internal_rex64}
     (nil))
(insn 369 13 90 6 (set (reg/f:DI 257)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 103 129 145 146 147 148 149 150 151 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 103 129 145 146 147 148 149 150 151 257

;; basic block 7, loop depth 0, count 0, freq 330, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       7 [95.2%]  (FALLTHRU,DFS_BACK)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 103 129 145 146 147 148 149 150 151 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 74 103 170 172
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 103 129 145 146 147 148 149 150 151 257
;; live  gen 	 17 [flags] 21 [xmm0] 74 103 170 172
;; live  kill	 17 [flags]
(code_label 90 369 75 7 176 "" [0 uses])
(note 75 90 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 77 76 78 7 (set (reg:SF 170 [ D.26283 ])
        (mult:SF (reg:SF 129 [ D.26283 ])
            (mem:SF (plus:DI (reg/v/f:DI 149 [ floats ])
                    (reg:DI 103 [ ivtmp.311 ])) [0 MEM[base: floats_29(D), index: ivtmp.311_79, offset: 0B]+0 S4 A32]))) tiles.cpp:504 777 {*fop_sf_comm_sse}
     (nil))
(insn 78 77 79 7 (set (reg:SF 21 xmm0)
        (reg:SF 170 [ D.26283 ])) tiles.cpp:504 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 170 [ D.26283 ])
        (nil)))
(call_insn/u 79 78 80 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:504 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 80 79 82 7 (set (reg:SF 74 [ D.26283 ])
        (reg:SF 21 xmm0)) tiles.cpp:504 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
(insn 82 80 83 7 (set (reg:SI 172)
        (fix:SI (reg:SF 74 [ D.26283 ]))) tiles.cpp:504 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 74 [ D.26283 ])
        (nil)))
(insn 83 82 85 7 (set (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 103 [ ivtmp.311 ])) [0 MEM[symbol: qstate, index: ivtmp.311_79, offset: 0B]+0 S4 A32])
        (reg:SI 172)) tiles.cpp:504 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(debug_insn 85 83 86 7 (var_location:SI i (debug_expr:SI D#19)) -1
     (nil))
(insn 86 85 87 7 (parallel [
            (set (reg:DI 103 [ ivtmp.311 ])
                (plus:DI (reg:DI 103 [ ivtmp.311 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 86 88 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 103 [ ivtmp.311 ])
            (reg:DI 145 [ D.26282 ]))) tiles.cpp:503 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 93 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 93)
;;  succ:       7 [95.2%]  (FALLTHRU,DFS_BACK)
;;              8 [4.8%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 103 129 145 146 147 148 149 150 151 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 103 129 145 146 147 148 149 150 151 257

;; basic block 8, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       7 [4.8%]  (LOOP_EXIT)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u80(6){ }u81(7){ }u82(16){ }u83(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 78 79 173 174 181 256
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 78 79 173 174 181 256
;; live  kill	 17 [flags]
(code_label 93 88 94 8 175 "" [1 uses])
(note 94 93 95 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 8 (set (reg:DI 173 [ D.26282 ])
        (sign_extend:DI (reg/v:SI 150 [ num_floats ]))) tiles.cpp:505 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 97 8 (parallel [
            (set (reg:DI 174 [ D.26282 ])
                (ashift:DI (reg:DI 173 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:505 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 173 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 97 96 100 8 (parallel [
            (set (reg/f:DI 256)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 100 97 101 8 (set (reg:DI 1 dx)
        (reg:DI 174 [ D.26282 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 174 [ D.26282 ])
        (nil)))
(insn 101 100 102 8 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 102 101 103 8 (set (reg:DI 5 di)
        (reg/f:DI 256)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 256)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -336 [0xfffffffffffffeb0]))
            (nil))))
(call_insn 103 102 106 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b82f20da600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 106 103 107 8 (parallel [
            (set (reg:SI 79 [ bnd.268 ])
                (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 107 106 108 8 (parallel [
            (set (reg:SI 78 [ ratio_mult_vf.269 ])
                (ashift:SI (reg:SI 79 [ bnd.268 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 108 107 109 8 NOTE_INSN_DELETED)
(note 109 108 110 8 NOTE_INSN_DELETED)
(insn 110 109 111 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78 [ ratio_mult_vf.269 ])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 111 110 360 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 357)
;;  succ:       17 [33.3%] 
;;              9 [66.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151

;; basic block 9, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       8 [66.7%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u100(6){ }u101(7){ }u102(16){ }u103(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 17 [flags] 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; live  gen 	 17 [flags] 183
;; live  kill	
(note 360 111 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 112 360 113 9 NOTE_INSN_DELETED)
(note 113 112 114 9 NOTE_INSN_DELETED)
(insn 114 113 115 9 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 150 [ num_floats ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 115 114 116 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 357)
;;  succ:       10 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151

;; basic block 10, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       9 [66.7%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 147 151
;; lr  def 	 17 [flags] 184 185 186 187 188 189 190
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; live  gen 	 17 [flags] 184 185 186 187 188 189 190
;; live  kill	
(note 116 115 117 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 119 10 (set (reg:V4SI 184)
        (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ]))) 1643 {*vec_dupv4si}
     (nil))
(debug_insn 119 117 120 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 121 10 (set (subreg:V16QI (reg:V4SI 185 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 121 120 122 10 (set (subreg:V2DI (reg:V4SI 187) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 122 121 123 10 (set (reg:V2DI 189)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 185 [ vect_var_.275 ])
        (nil)))
(insn 123 122 124 10 (set (reg:V2DI 190)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 10 (set (subreg:V2DI (reg:V4SI 188) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 189)
        (nil)))
(insn 125 124 126 10 (set (reg:V4SI 187)
        (vec_select:V4SI (reg:V4SI 187)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 10 (set (reg:V4SI 188)
        (vec_select:V4SI (reg:V4SI 188)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 10 (set (reg:V4SI 186 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 187)
                (reg:V4SI 188))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 188)
        (expr_list:REG_DEAD (reg:V4SI 187)
            (nil))))
(insn 128 127 130 10 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 186 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 186 [ vect_var_.276 ])
        (nil)))
(debug_insn 130 128 131 10 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 131 130 132 10 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       11 [66.7%]  (FALLTHRU)
;;              16 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190

;; basic block 11, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 [66.7%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u128(6){ }u129(7){ }u130(16){ }u131(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 151 184 190
;; lr  def 	 17 [flags] 191 192 193 194 195
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  gen 	 17 [flags] 191 192 193 194 195
;; live  kill	
(note 133 132 134 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 136 11 (set (subreg:V16QI (reg:V4SI 191 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 136 135 137 11 (set (subreg:V2DI (reg:V4SI 193) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 191 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 139 11 (set (reg:V2DI 195)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 191 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 191 [ vect_var_.275 ])
        (nil)))
(insn 139 137 140 11 (set (subreg:V2DI (reg:V4SI 194) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 195) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 195)
        (nil)))
(insn 140 139 141 11 (set (reg:V4SI 193)
        (vec_select:V4SI (reg:V4SI 193)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 11 (set (reg:V4SI 194)
        (vec_select:V4SI (reg:V4SI 194)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 11 (set (reg:V4SI 192 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 193)
                (reg:V4SI 194))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 194)
        (expr_list:REG_DEAD (reg:V4SI 193)
            (nil))))
(insn 143 142 145 11 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 192 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 192 [ vect_var_.276 ])
        (nil)))
(debug_insn 145 143 146 11 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 146 145 147 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       12 [66.7%]  (FALLTHRU)
;;              16 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190

;; basic block 12, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 11, next block 13, flags: (RTL)
;;  pred:       11 [66.7%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u146(6){ }u147(7){ }u148(16){ }u149(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 151 184 190
;; lr  def 	 17 [flags] 197 198 199 200 201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  gen 	 17 [flags] 197 198 199 200 201
;; live  kill	
(note 148 147 149 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 151 12 (set (subreg:V16QI (reg:V4SI 197 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 151 150 152 12 (set (subreg:V2DI (reg:V4SI 199) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 197 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 154 12 (set (reg:V2DI 201)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 197 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 197 [ vect_var_.275 ])
        (nil)))
(insn 154 152 155 12 (set (subreg:V2DI (reg:V4SI 200) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 201) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 201)
        (nil)))
(insn 155 154 156 12 (set (reg:V4SI 199)
        (vec_select:V4SI (reg:V4SI 199)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 12 (set (reg:V4SI 200)
        (vec_select:V4SI (reg:V4SI 200)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 12 (set (reg:V4SI 198 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 199)
                (reg:V4SI 200))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 200)
        (expr_list:REG_DEAD (reg:V4SI 199)
            (nil))))
(insn 158 157 160 12 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 198 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 198 [ vect_var_.276 ])
        (nil)))
(debug_insn 160 158 161 12 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 161 160 162 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       13 [66.7%]  (FALLTHRU)
;;              16 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190

;; basic block 13, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       12 [66.7%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u164(6){ }u165(7){ }u166(16){ }u167(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 151 184 190
;; lr  def 	 17 [flags] 203 204 205 206 207
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  gen 	 17 [flags] 203 204 205 206 207
;; live  kill	
(note 163 162 164 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 166 13 (set (subreg:V16QI (reg:V4SI 203 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 166 165 167 13 (set (subreg:V2DI (reg:V4SI 205) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 203 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 169 13 (set (reg:V2DI 207)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 203 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 203 [ vect_var_.275 ])
        (nil)))
(insn 169 167 170 13 (set (subreg:V2DI (reg:V4SI 206) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 207) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 207)
        (nil)))
(insn 170 169 171 13 (set (reg:V4SI 205)
        (vec_select:V4SI (reg:V4SI 205)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 13 (set (reg:V4SI 206)
        (vec_select:V4SI (reg:V4SI 206)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 13 (set (reg:V4SI 204 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 205)
                (reg:V4SI 206))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 206)
        (expr_list:REG_DEAD (reg:V4SI 205)
            (nil))))
(insn 173 172 175 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 204 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 204 [ vect_var_.276 ])
        (nil)))
(debug_insn 175 173 176 13 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 176 175 177 13 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 79 [ bnd.268 ])
        (nil)))
(jump_insn 177 176 178 13 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       14 [66.7%]  (FALLTHRU)
;;              16 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151 184 190
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151 184 190

;; basic block 14, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       13 [66.7%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u182(6){ }u183(7){ }u184(16){ }u185(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151 184 190
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 184 190
;; lr  def 	 209 210 211 212 213
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151 184 190
;; live  gen 	 209 210 211 212 213
;; live  kill	
(note 178 177 179 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 14 (set (subreg:V16QI (reg:V4SI 209 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 14 (set (subreg:V2DI (reg:V4SI 211) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 209 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V4SI 184)
        (nil)))
(insn 182 181 184 14 (set (reg:V2DI 213)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 209 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 209 [ vect_var_.275 ])
        (nil)))
(insn 184 182 185 14 (set (subreg:V2DI (reg:V4SI 212) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 213) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 213)
        (expr_list:REG_DEAD (reg:V2DI 190)
            (nil))))
(insn 185 184 186 14 (set (reg:V4SI 211)
        (vec_select:V4SI (reg:V4SI 211)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 14 (set (reg:V4SI 212)
        (vec_select:V4SI (reg:V4SI 212)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 14 (set (reg:V4SI 210 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 211)
                (reg:V4SI 212))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 212)
        (expr_list:REG_DEAD (reg:V4SI 211)
            (nil))))
(insn 188 187 190 14 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 210 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 210 [ vect_var_.276 ])
        (nil)))
(debug_insn 190 188 234 14 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151

;; basic block 15, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 14, next block 16, flags: (RTL, MODIFIED)
;;  pred:       19 [75.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u198(6){ }u199(7){ }u200(16){ }u201(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 147 151
;; lr  def 	 17 [flags] 215 217 218
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70 146 147 148 150 151
;; live  gen 	 215 217 218
;; live  kill	 17 [flags]
(code_label 234 190 193 15 180 "" [1 uses])
(note 193 234 194 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 15 (var_location:SI i (debug_expr:SI D#21)) -1
     (nil))
(insn 195 194 197 15 (set (reg:DI 215 [ i ])
        (sign_extend:DI (reg/v:SI 65 [ i ]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 65 [ i ])
        (nil)))
(note 197 195 198 15 NOTE_INSN_DELETED)
(insn 198 197 199 15 (parallel [
            (set (reg:SI 217 [ D.26281 ])
                (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 215 [ i ])
                                (const_int 4 [0x4]))
                            (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 199 198 200 15 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 215 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 217 [ D.26281 ])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 217 [ D.26281 ])
        (expr_list:REG_DEAD (reg:DI 215 [ i ])
            (nil))))
(debug_insn 200 199 202 15 (var_location:SI D#20 (plus:SI (debug_expr:SI D#21)
        (const_int 1 [0x1]))) tiles.cpp:503 -1
     (nil))
(debug_insn 202 200 206 15 (var_location:SI i (debug_expr:SI D#20)) -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151

;; basic block 16, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 15, next block 17, flags: (RTL)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              10 [33.3%] 
;;              11 [33.3%] 
;;              12 [33.3%] 
;;              13 [33.3%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u210(6){ }u211(7){ }u212(16){ }u213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 150
;; lr  def 	 17 [flags] 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151
;; live  gen 	 17 [flags] 113
;; live  kill	
(code_label 206 202 207 16 178 "" [4 uses])
(note 207 206 208 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 16 (set (reg/v:SI 113 [ i ])
        (reg:SI 78 [ ratio_mult_vf.269 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 78 [ ratio_mult_vf.269 ])
        (nil)))
(insn 209 208 210 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 113 [ i ])
            (reg/v:SI 150 [ num_floats ]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 357 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 59)
;;  succ:       18 [66.7%]  (FALLTHRU)
;;              5 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151

;; basic block 17, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 16, next block 18, flags: (RTL)
;;  pred:       9 [33.3%] 
;;              8 [33.3%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u218(6){ }u219(7){ }u220(16){ }u221(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  gen 	 113
;; live  kill	
(code_label 357 210 356 17 192 "" [2 uses])
(note 356 357 14 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 14 356 211 17 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) tiles.cpp:505 89 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151

;; basic block 18, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 17, next block 19, flags: (RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              16 [66.7%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u222(6){ }u223(7){ }u224(16){ }u225(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 147 150 151
;; lr  def 	 17 [flags] 80 219 221 222
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151
;; live  gen 	 17 [flags] 80 219 221 222
;; live  kill	 17 [flags]
(code_label 211 14 212 18 177 "" [0 uses])
(note 212 211 213 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 18 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(insn 214 213 216 18 (set (reg:DI 219 [ i ])
        (sign_extend:DI (reg/v:SI 113 [ i ]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(note 216 214 217 18 NOTE_INSN_DELETED)
(insn 217 216 218 18 (parallel [
            (set (reg:SI 221 [ D.26281 ])
                (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 219 [ i ])
                                (const_int 4 [0x4]))
                            (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 218 217 219 18 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 219 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 221 [ D.26281 ])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 221 [ D.26281 ])
        (expr_list:REG_DEAD (reg:DI 219 [ i ])
            (nil))))
(insn 219 218 221 18 (parallel [
            (set (reg/v:SI 80 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 221 219 222 18 (var_location:SI i (reg/v:SI 80 [ i ])) -1
     (nil))
(insn 222 221 223 18 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 150 [ num_floats ])
            (reg/v:SI 80 [ i ]))) tiles.cpp:503 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 18 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;;  succ:       19 [75.0%]  (FALLTHRU)
;;              5 [25.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 80 113 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 80 113 146 147 148 150 151

;; basic block 19, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 18, next block 20, flags: (RTL, MODIFIED)
;;  pred:       18 [75.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 80 113 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 113 147 150 151
;; lr  def 	 17 [flags] 65 223 225 226
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 80 113 146 147 148 150 151
;; live  gen 	 17 [flags] 65 223 225 226
;; live  kill	 17 [flags]
(note 224 223 225 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 19 (var_location:SI i (reg/v:SI 80 [ i ])) -1
     (nil))
(insn 226 225 228 19 (set (reg:DI 223 [ i ])
        (sign_extend:DI (reg/v:SI 80 [ i ]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 80 [ i ])
        (nil)))
(note 228 226 229 19 NOTE_INSN_DELETED)
(insn 229 228 230 19 (parallel [
            (set (reg:SI 225 [ D.26281 ])
                (mult:SI (mem:SI (plus:DI (mult:DI (reg:DI 223 [ i ])
                                (const_int 4 [0x4]))
                            (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 230 229 361 19 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 223 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 225 [ D.26281 ])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 225 [ D.26281 ])
        (expr_list:REG_DEAD (reg:DI 223 [ i ])
            (nil))))
(debug_insn 361 230 231 19 (var_location:SI D#21 (plus:SI (reg/v:SI 113 [ i ])
        (const_int 2 [0x2]))) -1
     (nil))
(insn 231 361 233 19 (parallel [
            (set (reg/v:SI 65 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 273 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:SI 113 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 233 231 235 19 (var_location:SI i (debug_expr:SI D#21)) -1
     (nil))
(insn 235 233 236 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 65 [ i ])
            (reg/v:SI 150 [ num_floats ]))) tiles.cpp:503 7 {*cmpsi_1}
     (nil))
(jump_insn 236 235 240 19 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
            (nil)))
 -> 234)
;;  succ:       15 [75.0%] 
;;              5 [25.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70 146 147 148 150 151

;; basic block 20, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 19, next block 21, flags: (RTL, MODIFIED)
;;  pred:       5 [91.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u258(6){ }u259(7){ }u260(16){ }u261(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 146 150
;; lr  def 	 17 [flags] 93 106 143 227 228 229 255
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  gen 	 93 106 143 227 228 229 255
;; live  kill	 17 [flags]
(code_label 240 236 241 20 173 "" [1 uses])
(note 241 240 242 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 20 (set (reg:DI 93 [ ivtmp.305 ])
        (reg/v/f:DI 146 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 146 [ the_tiles ])
        (nil)))
(note 243 242 244 20 NOTE_INSN_DELETED)
(insn 244 243 245 20 (set (reg:DI 228 [ D.26282 ])
        (zero_extend:DI (plus:SI (reg/v:SI 150 [ num_floats ])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 245 244 246 20 NOTE_INSN_DELETED)
(insn 246 245 20 20 (set (reg:DI 143 [ D.26282 ])
        (plus:DI (mult:DI (reg:DI 228 [ D.26282 ])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 228 [ D.26282 ])
        (nil)))
(insn 20 246 370 20 (set (reg/v:SI 106 [ j ])
        (const_int 0 [0])) tiles.cpp:510 89 {*movsi_internal}
     (nil))
(insn 370 20 346 20 (set (reg/f:DI 255)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))) 267 {*leadi}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255

;; basic block 21, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 20, next block 22, flags: (RTL)
;;  pred:       27 [95.2%]  (DFS_BACK)
;;              35 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u268(6){ }u269(7){ }u270(16){ }u271(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 256 257
;; lr  def 	 17 [flags] 82 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; live  gen 	 17 [flags] 82 83
;; live  kill	
(code_label 346 370 250 21 191 "" [1 uses])
(note 250 346 251 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 253 21 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 253 251 255 21 (set (reg:SI 82 [ D.26281 ])
        (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 255 253 256 21 (set (reg:SI 83 [ D.26281 ])
        (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 256 255 257 21 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 82 [ D.26281 ])
            (reg:SI 83 [ D.26281 ]))) tiles.cpp:516 7 {*cmpsi_1}
     (nil))
(jump_insn 257 256 258 21 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) tiles.cpp:516 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 264)
;;  succ:       22 [50.0%]  (FALLTHRU)
;;              23 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257

;; basic block 22, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 21, next block 23, flags: (RTL)
;;  pred:       21 [50.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u279(6){ }u280(7){ }u281(16){ }u282(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 83 147
;; lr  def 	 17 [flags] 92 232 234 235
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; live  gen 	 92 232 234 235
;; live  kill	 17 [flags]
(note 258 257 259 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 259 258 260 22 (parallel [
            (set (reg:SI 232 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 260 259 261 22 (parallel [
            (set (reg:SI 235)
                (div:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 234 [ D.26281 ])
                (mod:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 232 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:SI 235)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 261 260 264 22 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 234 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 234 [ D.26281 ])
        (expr_list:REG_DEAD (reg:SI 82 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257

;; basic block 23, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 22, next block 24, flags: (RTL, MODIFIED)
;;  pred:       21 [50.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u291(6){ }u292(7){ }u293(16){ }u294(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 83 147
;; lr  def 	 17 [flags] 92 236 237 238 240 241 242
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; live  gen 	 92 236 237 238 240 241 242
;; live  kill	 17 [flags]
(code_label 264 261 265 23 182 "" [1 uses])
(note 265 264 266 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 266 265 267 23 NOTE_INSN_DELETED)
(insn 267 266 268 23 (parallel [
            (set (reg:SI 237 [ D.26281 ])
                (minus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 82 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 268 267 269 23 (parallel [
            (set (reg:SI 238 [ D.26281 ])
                (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 237 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 269 268 270 23 (parallel [
            (set (reg:SI 241)
                (div:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 240 [ D.26281 ])
                (mod:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 238 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:SI 241)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 270 269 271 23 (set (reg:SI 242 [ D.26281 ])
        (plus:SI (plus:SI (reg:SI 82 [ D.26281 ])
                (reg:SI 240 [ D.26281 ]))
            (const_int 1 [0x1]))) tiles.cpp:519 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 82 [ D.26281 ])
        (expr_list:REG_DEAD (reg:SI 240 [ D.26281 ])
            (nil))))
(insn 271 270 272 23 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 242 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 242 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257

;; basic block 24, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 23, next block 25, flags: (RTL)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              23 [100.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u307(6){ }u308(7){ }u309(16){ }u310(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 151 255
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 272 271 273 24 183 "" [0 uses])
(note 273 272 275 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 275 273 276 24 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (nil))
(insn 276 275 277 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:521 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 277 276 278 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) tiles.cpp:521 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 284)
;;  succ:       25 [50.0%]  (FALLTHRU)
;;              26 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257

;; basic block 25, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 24, next block 26, flags: (RTL, MODIFIED)
;;  pred:       24 [50.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 255
;; lr  def 	 17 [flags] 92 244 246 247
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  gen 	 92 244 246 247
;; live  kill	 17 [flags]
(note 278 277 279 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 279 278 280 25 NOTE_INSN_DELETED)
(note 280 279 281 25 NOTE_INSN_DELETED)
(insn 281 280 283 25 (parallel [
            (set (reg:SI 247)
                (div:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                                (reg:DI 71 [ ivtmp.291 ]))
                            (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (set (reg:SI 92 [ D.26281 ])
                (mod:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                                (reg:DI 71 [ ivtmp.291 ]))
                            (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 366 {*divmodsi4}
     (expr_list:REG_UNUSED (reg:SI 247)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 283 281 284 25 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) tiles.cpp:521 89 {*movsi_internal}
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257

;; basic block 26, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 25, next block 27, flags: (RTL)
;;  pred:       24 [50.0%] 
;;              25 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u332(6){ }u333(7){ }u334(16){ }u335(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 284 283 285 26 184 "" [1 uses])
(note 285 284 286 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 286 285 287 26 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 287 286 313 26 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 302)
;;  succ:       29 [91.0%] 
;;              27 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257

;; basic block 27, loop depth 0, count 0, freq 3333, maybe hot
;; Invalid sum of incoming frequencies 1119, should be 3333
;;  prev block 26, next block 28, flags: (RTL)
;;  pred:       31 [100.0%]  (FALLTHRU)
;;              26 [9.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u338(6){ }u339(7){ }u340(16){ }u341(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 143 256
;; lr  def 	 17 [flags] 62 71 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 93 106 143 147 148 150 151 255 256 257
;; live  gen 	 17 [flags] 62 71 250
;; live  kill	 17 [flags]
(code_label 313 287 288 27 189 "" [0 uses])
(note 288 313 290 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 290 288 291 27 (parallel [
            (set (reg:SI 250)
                (plus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 62 [ ivtmp.295 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:527 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 83 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 291 290 293 27 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 250)) tiles.cpp:527 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(debug_insn 293 291 294 27 (var_location:SI i (debug_expr:SI D#18)) -1
     (nil))
(insn 294 293 295 27 (parallel [
            (set (reg:DI 71 [ ivtmp.291 ])
                (plus:DI (reg:DI 71 [ ivtmp.291 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 295 294 297 27 (parallel [
            (set (reg:SI 62 [ ivtmp.295 ])
                (plus:SI (reg:SI 62 [ ivtmp.295 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 297 295 298 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 71 [ ivtmp.291 ])
            (reg:DI 143 [ D.26282 ]))) tiles.cpp:513 8 {*cmpdi_1}
     (nil))
(jump_insn 298 297 301 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 346)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 346)
;;  succ:       21 [95.2%]  (DFS_BACK)
;;              28 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257

;; basic block 28, loop depth 0, count 0, freq 159, maybe hot
;;  prev block 27, next block 29, flags: (RTL)
;;  pred:       27 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  gen 	 110
;; live  kill	
(note 301 298 18 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 18 301 302 28 (set (reg/v:SI 110 [ num_floats ])
        (reg/v:SI 150 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255

;; basic block 29, loop depth 0, count 0, freq 819, maybe hot
;; Invalid sum of incoming frequencies 3033, should be 819
;;  prev block 28, next block 30, flags: (RTL)
;;  pred:       26 [91.0%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u357(6){ }u358(7){ }u359(16){ }u360(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71
;; lr  def 	 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  gen 	 127
;; live  kill	
(code_label 302 18 303 29 185 "" [1 uses])
(note 303 302 305 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 305 303 318 29 (set (reg:SI 127 [ D.26281 ])
        (mem:SI (plus:DI (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 71 [ ivtmp.291 ]))
                (const_int -256 [0xffffffffffffff00])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (nil))
;;  succ:       30 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257

;; basic block 30, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 29, next block 31, flags: (RTL, MODIFIED)
;;  pred:       30 [91.0%]  (DFS_BACK)
;;              29 [100.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u364(6){ }u365(7){ }u366(16){ }u367(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 127
;; lr  def 	 17 [flags] 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; live  gen 	 17 [flags] 92
;; live  kill	 17 [flags]
(code_label 318 305 306 30 190 "" [1 uses])
(note 306 318 307 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 307 306 308 30 NOTE_INSN_DELETED)
(insn 308 307 309 30 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:SI (reg:SI 92 [ D.26281 ])
                        (reg:SI 127 [ D.26281 ]))
                    (const_int 0 [0])))
            (set (reg:SI 92 [ D.26281 ])
                (plus:SI (reg:SI 92 [ D.26281 ])
                    (reg:SI 127 [ D.26281 ])))
        ]) tiles.cpp:523 281 {*addsi_2}
     (nil))
(jump_insn 309 308 310 30 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 318)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 318)
;;  succ:       30 [91.0%]  (DFS_BACK)
;;              31 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257

;; basic block 31, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 30, next block 32, flags: (RTL)
;;  pred:       30 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u372(6){ }u373(7){ }u374(16){ }u375(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 255
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  gen 	
;; live  kill	
(note 310 309 312 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 312 310 359 31 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92 [ D.26281 ])
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 93 106 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 93 106 143 147 148 150 151 255 256 257

;; basic block 32, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 31, next block 33, flags: (RTL)
;;  pred:       34 [4.8%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u379(6){ }u380(7){ }u381(16){ }u382(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  gen 	 110
;; live  kill	
(code_label 359 312 358 32 193 "" [1 uses])
(note 358 359 19 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 19 358 321 32 (set (reg/v:SI 110 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255

;; basic block 33, loop depth 0, count 0, freq 167, maybe hot
;;  prev block 32, next block 34, flags: (RTL)
;;  pred:       32 [100.0%]  (FALLTHRU)
;;              28 [100.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u383(6){ }u384(7){ }u385(16){ }u386(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 147 148 255
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 93 105 106 253
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 93 105 106 253
;; live  kill	 17 [flags]
(code_label 321 19 322 33 187 "" [0 uses])
(note 322 321 323 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 323 322 324 33 (set (reg:DI 253 [ num_floats ])
        (sign_extend:DI (reg/v:SI 110 [ num_floats ]))) tiles.cpp:530 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 110 [ num_floats ])
        (nil)))
(insn 324 323 326 33 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 253 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 106 [ j ])) tiles.cpp:530 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 253 [ num_floats ])
        (nil)))
(insn 326 324 327 33 (set (reg:DI 1 dx)
        (reg/v/f:DI 148 [ ctable ])) tiles.cpp:532 87 {*movdi_internal_rex64}
     (nil))
(insn 327 326 328 33 (set (reg:SI 4 si)
        (reg/v:SI 70 [ num_coordinates ])) tiles.cpp:532 89 {*movsi_internal}
     (nil))
(insn 328 327 329 33 (set (reg:DI 5 di)
        (reg/f:DI 255)) tiles.cpp:532 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 329 328 330 33 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b82f1f16800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:532 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 330 329 331 33 (set (reg:SI 105 [ D.26281 ])
        (reg:SI 0 ax)) tiles.cpp:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 331 330 332 33 (set (mem:SI (reg:DI 93 [ ivtmp.305 ]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 105 [ D.26281 ])) tiles.cpp:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 105 [ D.26281 ])
        (nil)))
(insn 332 331 334 33 (parallel [
            (set (reg/v:SI 106 [ j ])
                (plus:SI (reg/v:SI 106 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:510 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 334 332 335 33 (var_location:SI j (reg/v:SI 106 [ j ])) -1
     (nil))
(insn 335 334 336 33 (parallel [
            (set (reg:DI 93 [ ivtmp.305 ])
                (plus:DI (reg:DI 93 [ ivtmp.305 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 336 335 337 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 106 [ j ])
            (reg/v:SI 147 [ num_tilings ]))) tiles.cpp:510 7 {*cmpsi_1}
     (nil))
(jump_insn 337 336 339 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 351)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 351)
;;  succ:       34 [91.0%]  (FALLTHRU,DFS_BACK)
;;              36 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255

;; basic block 34, loop depth 0, count 0, freq 167, maybe hot
;;  prev block 33, next block 35, flags: (RTL)
;;  pred:       33 [91.0%]  (FALLTHRU,DFS_BACK)
;;              20 [100.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u408(6){ }u409(7){ }u410(16){ }u411(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 339 337 340 34 181 "" [0 uses])
(note 340 339 341 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 34 (var_location:SI j (reg/v:SI 106 [ j ])) -1
     (nil))
(debug_insn 342 341 343 34 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 343 342 344 34 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 150 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:513 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 344 343 345 34 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 359)
;;  succ:       35 [95.2%]  (FALLTHRU)
;;              32 [4.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255

;; basic block 35, loop depth 0, count 0, freq 159, maybe hot
;;  prev block 34, next block 36, flags: (RTL)
;;  pred:       34 [95.2%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u415(6){ }u416(7){ }u417(16){ }u418(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 62 71 256 257
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  gen 	 62 71 256 257
;; live  kill	
(note 345 344 15 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 15 345 16 35 (set (reg:SI 62 [ ivtmp.295 ])
        (const_int 1 [0x1])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
(insn 16 15 371 35 (set (reg:DI 71 [ ivtmp.291 ])
        (const_int 0 [0])) tiles.cpp:513 87 {*movdi_internal_rex64}
     (nil))
(insn 371 16 372 35 (set (reg/f:DI 257)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
(insn 372 371 351 35 (set (reg/f:DI 256)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257

;; basic block 36, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 35, next block 1, flags: (RTL)
;;  pred:       33 [9.0%]  (LOOP_EXIT)
;;              5 [9.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u421(6){ }u422(7){ }u423(16){ }u424(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 351 372 352 36 168 "" [1 uses])
(note 352 351 0 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function (static initializers for tiles.cpp) (_GLOBAL__sub_I_tiles.cpp, funcdef_no=1103, decl_uid=25455, cgraph_uid=347) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 0
insn_cost 6: 0
insn_cost 7: 3
insn_cost 8: 0
insn_cost 9: 3
insn_cost 10: 3
insn_cost 11: 6
insn_cost 12: 4
insn_cost 13: 0

Trying 7 -> 8:

Trying 9 -> 13:

Trying 10 -> 13:

Trying 10, 9 -> 13:

Trying 12 -> 13:
starting the processing of deferred insns
ending the processing of deferred insns


(static initializers for tiles.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d} r1={4d,1u} r2={3d} r4={4d,1u} r5={5d,2u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} 
;;    total ref usage 126{112d,14u,0e} in 9{7 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 59
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (var_location:SI __priority (const_int 65535 [0xffff])) -1
     (nil))
(debug_insn 6 5 7 2 (var_location:SI __initialize_p (const_int 1 [0x1])) -1
     (nil))
(insn 7 6 8 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b82f1da6390 __ioinit>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(call_insn 8 7 9 2 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41]  <function_decl 0x2b82f1903200 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) /usr/include/c++/4.8/iostream:74 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x42]  <var_decl 0x2b82f1f9dab0 __dso_handle>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b82f1da6390 __ioinit>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 59)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x2b82f1903400 __comp_dtor >)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg:DI 59)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 59)
        (expr_list:REG_EQUAL (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x2b82f1903400 __comp_dtor >)
            (nil))))
(call_insn/j 13 12 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41]  <function_decl 0x2b82f1f74f00 __cxa_atexit>) [0 __cxa_atexit S1 A8])
            (const_int 0 [0]))) /usr/include/c++/4.8/iostream:74 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

