{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556781817572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556781817583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 02:23:37 2019 " "Processing started: Thu May 02 02:23:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556781817583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781817583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781817583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556781819132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556781819133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/toplevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shotkeeper.sv 1 1 " "Found 1 design units, including 1 entities, in source file shotkeeper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotKeeper " "Found entity 1: shotKeeper" {  } { { "shotKeeper.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/shotKeeper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorekeeper.sv 1 1 " "Found 1 design units, including 1 entities, in source file scorekeeper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreKeeper " "Found entity 1: scoreKeeper" {  } { { "scoreKeeper.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/scoreKeeper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file score_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "score_display.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/score_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "Reg_32.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/Reg_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/random.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 paletteROM " "Found entity 1: paletteROM" {  } { { "palette.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/palette.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbersrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file numbersrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 numbersROM " "Found entity 1: numbersROM" {  } { { "numbersROM.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/numbersROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(25) " "Verilog HDL warning at hexdriver.sv(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/hexdriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556781836128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/hexdriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getcoordinates.sv 1 1 " "Found 1 design units, including 1 entities, in source file getcoordinates.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getCoordinates " "Found entity 1: getCoordinates" {  } { { "getCoordinates.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/getCoordinates.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_index.sv 1 1 " "Found 1 design units, including 1 entities, in source file get_index.sv" { { "Info" "ISGN_ENTITY_NAME" "1 get_index " "Found entity 1: get_index" {  } { { "get_index.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/get_index.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duckrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file duckrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 duckROM " "Found entity 1: duckROM" {  } { { "duckROM.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/duckROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duck.sv 1 1 " "Found 1 design units, including 1 entities, in source file duck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 duck " "Found entity 1: duck" {  } { { "duck.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/duck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dogrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file dogrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dogROM " "Found entity 1: dogROM" {  } { { "dogROM.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dogROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dog.sv 1 1 " "Found 1 design units, including 1 entities, in source file dog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dog " "Found entity 1: dog" {  } { { "dog.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dog.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux.sv 2 2 " "Found 2 design units, including 2 entities, in source file dmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmux1_16 " "Found entity 1: dmux1_16" {  } { { "dmux.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dmux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836219 ""} { "Info" "ISGN_ENTITY_NAME" "2 dmux1_9 " "Found entity 2: dmux1_9" {  } { { "dmux.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/dmux.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cursor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cursor " "Found entity 1: cursor" {  } { { "cursor.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/cursor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start Start control.sv(10) " "Verilog HDL Declaration information at control.sv(10): object \"start\" differs only in case from object \"Start\" in the same scope" {  } { { "control.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/control.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556781836240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state State control.sv(21) " "Verilog HDL Declaration information at control.sv(21): object \"state\" differs only in case from object \"State\" in the same scope" {  } { { "control.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/control.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556781836241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/control.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836245 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"numbersROM\";  expecting \";\" Color_Mapper.sv(47) " "Verilog HDL syntax error at Color_Mapper.sv(47) near text: \"numbersROM\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/Color_Mapper.sv" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1556781836253 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "color_mapper Color_Mapper.sv(17) " "Ignored design unit \"color_mapper\" at Color_Mapper.sv(17) due to previous errors" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/Color_Mapper.sv" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1556781836255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file color_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "birdkeeper.sv 1 1 " "Found 1 design units, including 1 entities, in source file birdkeeper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdKeeper " "Found entity 1: birdKeeper" {  } { { "birdKeeper.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/birdKeeper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgroundrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file backgroundrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundROM " "Found entity 1: backgroundROM" {  } { { "backgroundROM.sv" "" { Text "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/backgroundROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556781836294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/finalproject.map.smsg " "Generated suppressed messages file C:/Users/Shayna Kapadia/Documents/Documents/School Papers/COLLEGE/Classes/Junior/ECE 385/final/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836358 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556781836703 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 02 02:23:56 2019 " "Processing ended: Thu May 02 02:23:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556781836703 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556781836703 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556781836703 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781836703 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556781837596 ""}
