#event=>resource
#Events with no => means it is ignored
perf::PERF_COUNT_HW_CPU_CYCLES=>CYCLE
perf::PERF_COUNT_HW_INSTRUCTIONS=>INST
perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS=>BR
perf::PERF_COUNT_HW_BRANCH_MISSES=>BR
perf::PERF_COUNT_HW_BUS_CYCLES=>CYCLE
perf::PERF_COUNT_HW_REF_CPU_CYCLES=>CYCLE
perf::PERF_COUNT_SW_PAGE_FAULTS=>SW
perf::PERF_COUNT_SW_CONTEXT_SWITCHES=>SW
perf::PERF_COUNT_SW_CPU_MIGRATIONS=>SW
perf::PERF_COUNT_HW_CACHE_L1D:READ:ACCESS=>L1D
perf::PERF_COUNT_HW_CACHE_L1D:READ:MISS=>L1D
perf::PERF_COUNT_HW_CACHE_L1D:WRITE:ACCESS=>L1D
perf::PERF_COUNT_HW_CACHE_L1I:READ:MISS=>L1I
perf::PERF_COUNT_HW_CACHE_LL:READ:ACCESS=>LLC
perf::PERF_COUNT_HW_CACHE_LL:READ:MISS=>LLC
perf::PERF_COUNT_HW_CACHE_LL:WRITE:ACCESS=>LLC
perf::PERF_COUNT_HW_CACHE_LL:WRITE:MISS=>LLC
perf::PERF_COUNT_HW_CACHE_DTLB:READ:ACCESS=>TLB
perf::PERF_COUNT_HW_CACHE_DTLB:READ:MISS=>TLB
perf::PERF_COUNT_HW_CACHE_DTLB:WRITE:ACCESS=>TLB
perf::PERF_COUNT_HW_CACHE_DTLB:WRITE:MISS=>TLB
CYCLE_ACTIVITY:CYCLES_L1D_MISS=>L1D
CYCLE_ACTIVITY:CYCLES_L2_MISS=>L2
CYCLE_ACTIVITY:CYCLES_L3_MISS=>L3
CYCLE_ACTIVITY:STALLS_L1D_MISS=>L1D
CYCLE_ACTIVITY:STALLS_L2_MISS=>L2
CYCLE_ACTIVITY:STALLS_L3_MISS=>L3
RESOURCE_STALLS=>STALL
L2_RQSTS:ALL_DEMAND_DATA_RD=>L2
L2_RQSTS:DEMAND_DATA_RD_HIT=>L2
L2_RQSTS:DEMAND_DATA_RD_MISS=>L2
L2_RQSTS:ALL_RFO=>L2
L2_RQSTS:RFO_HIT=>L2
L2_RQSTS:RFO_MISS=>L2
L2_RQSTS:ALL_CODE_RD=>L2
L2_RQSTS:CODE_RD_HIT=>L2
L2_RQSTS:CODE_RD_MISS=>L2
L2_RQSTS:ALL_PF=>L2
L2_RQSTS:PF_HIT=>L2
L2_RQSTS:PF_MISS=>L2
L2_RQSTS:ALL_DEMAND_REFERENCES=>L2
L2_RQSTS:ALL_DEMAND_MISS=>L2
L2_RQSTS:REFERENCES=>L2
L2_RQSTS:MISS=>L2
OFFCORE_RESPONSE_0:DMND_DATA_RD:ANY_RESPONSE=>OFFCORE
OFFCORE_RESPONSE_0:DMND_RFO:ANY_RESPONSE=>OFFCORE
OFFCORE_RESPONSE_0:DMND_CODE_RD:ANY_RESPONSE=>OFFCORE
OFFCORE_RESPONSE_0:PF_L2_DATA_RD:ANY_RESPONSE=>OFFCORE
OFFCORE_RESPONSE_0:PF_L2_RFO:ANY_RESPONSE=>OFFCORE
OFFCORE_RESPONSE_0:PF_L1D_AND_SW:ANY_RESPONSE=>OFFCORE
