{
    "code": "module TopModule (\n    input logic clk,             // 1-bit clock input\n    input logic reset,           // 1-bit synchronous active-high reset input\n    output logic [3:0] q         // 4-bit output representing the counter value\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 4'b0000; // Reset counter\n        end else begin\n            q <= q + 1;   // Increment counter\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}