---
title: 3-延迟问题
updated: 2021-01-02T19:58:48.0000000+08:00
created: 2020-11-12T15:02:44.0000000+08:00
---

一、NAND Logic
【all Boolean functions can be expressed using NAND only】
Implementation of Sums-of-Products
1，
![image1](../../assets/c095b6fa6ed049b6aa286bdbd472664a.png)

![image2](../../assets/001fbfb4db66486cb83c59c9776a16e0.png)

2，
<table>
<colgroup>
<col style="width: 45%" />
<col style="width: 54%" />
</colgroup>
<thead>
<tr class="header">
<th><p>![image3](../../assets/28ade66764b14986bb3441614929db6d.png)</p>
<p></p></th>
<th><p>![image4](../../assets/153a508018de4ee4b4186de6ba8c1325.png)</p>
<p></p></th>
</tr>
</thead>
<tbody>
</tbody>
</table>

二、延迟问题Gate Propagation Delay
1，
**using combinations of semiconductor半导体 transistors.**
Each transistor switch takes a finite time to operate.

由于实现逻辑门所需的晶体管电路路径不同，与其他门相比，某些逻辑门的传播延迟可能略有不同。

![image5](../../assets/c13e296fd9f24f1f9ed7c3dcd2c3766f.png)

2，
effects of gate propagation are cumulative.积累的

Generally, the **shorter** the signal path through the circuit, the faster the function can operate.

3，案例
If each gate has a propagation delay of dt, what is the total propagation delay for the circuit?
![image6](../../assets/087f465445c74097b8ef7afd6a9e747a.png)

4，缓解延迟--Multilevel logic多级逻辑

4.1 限制门输入的数量

【电路复杂度通常用。来衡量所需的门数和门数】

limited to carrying out a fixed maximum number of function calculations per unit

time,

4.2电路路

the shorter the signal path through the circuit, the faster the function can operate

径。

尽量用较少的门和较短的路径

案例
1，
![image7](../../assets/0b882ae26fe245b8a571ab6a2ccb98a7.png)

2，Consider the following function expressed as a minimal sum of products.
f(A,B,C,D,E,F,G) =ADF + AEF + BDF + BEF + CDF + CEF + G
![image8](../../assets/e61b4abcc0394086a38f550891a2b56e.png)

![image9](../../assets/a51e4a151ea64ffeaa237694df114e4e.png)

