GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\git\V850\ddr_test\Hynix_400MHz\src\button.v'
Analyzing Verilog file 'E:\git\V850\ddr_test\Hynix_400MHz\src\ddr3_memory_interface\DDR3_400.v'
Analyzing Verilog file 'E:\git\V850\ddr_test\Hynix_400MHz\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'E:\git\V850\ddr_test\Hynix_400MHz\src\top.v'
Undeclared symbol 'error', assumed default net type 'wire'("E:\git\V850\ddr_test\Hynix_400MHz\src\top.v":81)
Undeclared symbol 'sr_req', assumed default net type 'wire'("E:\git\V850\ddr_test\Hynix_400MHz\src\top.v":134)
Undeclared symbol 'ref_req', assumed default net type 'wire'("E:\git\V850\ddr_test\Hynix_400MHz\src\top.v":136)
Undeclared symbol 'ddr_rst', assumed default net type 'wire'("E:\git\V850\ddr_test\Hynix_400MHz\src\top.v":167)
Analyzing Verilog file 'E:\git\V850\ddr_test\Hynix_400MHz\src\test.sv'
WARN  (EX3706) : Empty port in module declaration("E:\git\V850\ddr_test\Hynix_400MHz\src\test.sv":37)
Compiling module 'top'("E:\git\V850\ddr_test\Hynix_400MHz\src\top.v":1)
Compiling module 'Gowin_PLL'("E:\git\V850\ddr_test\Hynix_400MHz\src\gowin_pll\gowin_pll.v":10)
Compiling module 'test(ADDR_WIDTH=29)'("E:\git\V850\ddr_test\Hynix_400MHz\src\test.sv":10)
WARN  (EX1998) : Net 'bank[2]' does not have a driver("E:\git\V850\ddr_test\Hynix_400MHz\src\test.sv":113)
WARN  (EX1998) : Net 'row[13]' does not have a driver("E:\git\V850\ddr_test\Hynix_400MHz\src\test.sv":114)
WARN  (EX1998) : Net 'col[9]' does not have a driver("E:\git\V850\ddr_test\Hynix_400MHz\src\test.sv":115)
Compiling module 'D3_400'("E:\git\V850\ddr_test\Hynix_400MHz\src\ddr3_memory_interface\DDR3_400.v":31657)
Compiling module '**'("E:\git\V850\ddr_test\Hynix_400MHz\src\ddr3_memory_interface\DDR3_400.v":31656)
WARN  (EX1998) : Net 'err' does not have a driver("E:\git\V850\ddr_test\Hynix_400MHz\src\top.v":73)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "~gwmc_rd_data.D3_400" instantiated to "gw_rd_data0" is swept in optimizing("E:\git\V850\ddr_test\Hynix_400MHz\src\ddr3_memory_interface\DDR3_400.v":31656)
[95%] Generate netlist file "E:\git\V850\ddr_test\Hynix_400MHz\impl\gwsynthesis\ddr3_1v4_hs.vg" completed
[100%] Generate report file "E:\git\V850\ddr_test\Hynix_400MHz\impl\gwsynthesis\ddr3_1v4_hs_syn.rpt.html" completed
GowinSynthesis finish
