$date
  Tue Sep 29 13:05:11 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex_5_beh $end
$var reg 1 ! s $end
$var reg 1 " t $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % q $end
$var reg 1 & q_n $end
$var reg 2 ' sr[1:0] $end
$var reg 2 ( lsr[1:0] $end
$var reg 1 ) temp $end
$var reg 2 * tq[1:0] $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
0%
1&
bUU '
bUU (
0)
bU0 *
