/* versatilepb memory mapping */
#define VERSATILE_SDRAM_END 0x03ffffff
#define VERSATILE_REGS_BASE 0x10000000
#define VERSATILE_SERIAL_BASE 0x10002000
#define VERSATILE_SIC_BASE 0x10003000 //secondary interrupt controller
#define VERSATILE_AAC_BASE 0x10004000 //advanced audio codec
#define VERSATILE_MCI_BASE 0x10005000 //multimedia card interface
#define VERSATILE_KEYBOARD_BASE 0x10006000
#define VERSATILE_MOUSE_BASE 0x10007000
#define VERSATILE_ETHERNET_BASE 0x10010000
#define VERSATILE_USB_BASE 0x10020000
#define VERSATILE_SSMC_REGS_BASE 0x10100000 //synchronous static memory controller configuration registers
#define VERSATILE_MPMC_REGS_BASE 0x10110000 //multi-port memory controller configuration registers
#define VERSATILE_DMA_BASE 0x10130000
#define VERSATILE_VIC_BASE 0x10140000 //vectored interrupt controller
#define VERSATILE_SYSTEM_BASE 0x101e0000 //system controller
#define VERSATILE_WATCHDOG_BASE 0x101e1000
#define VERSATILE_TIMER0_BASE 0x101e2000
#define VERSATILE_TIMER1_BASE 0x101e2020
#define VERSATILE_TIMER2_BASE 0x101e3000
#define VERSATILE_TIMER3_BASE 0x101e3020
#define VERSATILE_GPIO_PORT0_BASE 0x101e4000
#define VERSATILE_GPIO_PORT1_BASE 0x101e5000
#define VERSATILE_GPIO_PORT2_BASE 0x101e6000
#define VERSATILE_RT_CLOCK_BASE 0x101e8000
#define VERSATILE_SMART_CARD0_BASE 0x101f0000
#define VERSATILE_UART0_BASE 0x101f1000
#define VERSATILE_UART1_BASE 0x101f2000
#define VERSATILE_UART2_BASE 0x101f3000
#define VERSATILE_SSP_BASE 0x101f4000 //synchronous serial port
#define VERSATILE_DOC_FLASH_START 0x30000000
#define VERSATILE_ROM_START 0x34000000

#ifdef VERSATILEPB
#define VERSATILEPB_DRAM_EXPANSION1_START 0x04000000
#define VERSATILEPB_PICC_BASE 0x10001000 //PCI controller configuration registers
#define VERSATILEPB_UART3_BASE 0x10009000
#define VERSATILEPB_SMART_CARD_BASE 0x1000a000
#define VERSATILEPB_MCI1_BASE 0x1000b000
#define VERSATILEPB_AHB_MONITOR_BASE 0x101d000
#define VERSATILEPB_LT_EXPANSION1_START 0x14000000 //logic tile expansion
#define VERSATILEPB_PCI_BASE 0x41000000
#define VERSATILEPB_DRAM_EXPANSION2_START 0x70000000
#define VERSATILEPB_LT_EXPANSION2_START 0x80000000
#endif

#ifdef VERSATILEAB
#define VERSATILEAB_GPIO_PORT3_BASE 0x101e7000
#endif
