library std;
use std.textio.all;
use IEEE.STD_LOGIC_1164.ALL;

entity vlan_manager_textio is
    Port (
        clk        : in  std_logic;
        vlan_id    : in  std_logic_vector(7 downto 0);
        valid_vlan : out std_logic
    );
end vlan_manager_textio;

library std;
use std.textio.all;

architecture Behavioral of vlan_manager_textio is

    -- Tabel VLAN di file eksternal
    file vlan_table_file : text open read_mode is "vlan_table.txt";

    -- Buffer untuk membaca dari file
    variable vlan_line : line;
    variable vlan_read : std_logic_vector(7 downto 0);
    variable found     : boolean := false;

begin
    process(clk)
    begin
        if rising_edge(clk) then
            found := false;

            -- Baca file VLAN
            while not endfile(vlan_table_file) loop
                readline(vlan_table_file, vlan_line);
                read(vlan_line, vlan_read);

                if vlan_id = vlan_read then
                    found := true;
                end if;
            end loop;

            if found then
                valid_vlan <= '1';
            else
                valid_vlan <= '0';
            end if;
        end if;
    end process;

end Behavioral;