m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register/simulation/modelsim
vshift_register
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1586082139
!i10b 1
!s100 NeNiHJ9K@Bz02SMNS67lS2
IQHhmT[I9=_22g^FH<0C5<1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 shift_register_sv_unit
S1
R0
w1586082084
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register/shift_register.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register/shift_register.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1586082139.000000
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register/shift_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register/shift_register.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register
Z8 tCvgOpt 0
vshift_register_tb
R1
R2
!i10b 1
!s100 ?83H`QcBQ@^DXd4ZaQnI=2
IYhn;R825If3:8oMRX[ERA0
R3
!s105 shift_register_tb_sv_unit
S1
R0
w1586081824
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register/shift_register_tb.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register/shift_register_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register/shift_register_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_shift_register/shift_register_tb.sv|
!i113 1
R6
R7
R8
