// Seed: 549016624
module module_0 (
    output wand id_0,
    output wor id_1,
    output tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output supply0 id_7,
    input uwire id_8,
    output wor id_9,
    output uwire id_10,
    input wor id_11
);
  always id_2 -= id_4;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output supply0 id_2
    , id_18,
    output wand id_3,
    input wire id_4,
    input supply0 id_5,
    output uwire id_6
    , id_19,
    input uwire id_7,
    input tri id_8,
    output supply1 id_9,
    output tri0 id_10
    , id_20,
    output tri1 id_11,
    output wand id_12,
    output uwire id_13,
    input wand id_14,
    input uwire id_15,
    input wire id_16
);
  module_0(
      id_2, id_11, id_6, id_13, id_4, id_15, id_16, id_9, id_15, id_9, id_6, id_5
  );
  initial id_0 <= id_20 - id_4;
  string id_21 = "";
endmodule
