$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module bitwise_example_testbench $end
  $scope module DESIGN_INSTANCE $end
   $var wire 4 % a [3:0] $end
   $var wire 4 & b [3:0] $end
   $var wire 4 # result [3:0] $end
   $var wire 1 $ logical_result $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
0$
b1010 %
b1100 &
#10
b0001 #
1$
#11
