{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 13:23:41 2020 " "Info: Processing started: Mon Feb 10 13:23:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off step -c step --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off step -c step --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 register stepper_ctrl:inst\|count\[0\] register stepper_ctrl:inst\|count\[1\] 9.666 ns " "Info: Slack time is 9.666 ns for clock \"p11:inst1\|altpll:altpll_component\|_clk0\" between source register \"stepper_ctrl:inst\|count\[0\]\" and destination register \"stepper_ctrl:inst\|count\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "96.77 MHz 10.334 ns " "Info: Fmax is 96.77 MHz (period= 10.334 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.736 ns + Largest register register " "Info: + Largest register to register requirement is 19.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.757 ns " "Info: + Latch edge is 17.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 destination 2.339 ns + Shortest register " "Info: + Shortest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.339 ns stepper_ctrl:inst\|count\[1\] 3 REG LCFF_X9_Y4_N3 2 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.339 ns; Loc. = LCFF_X9_Y4_N3; Fanout = 2; REG Node = 'stepper_ctrl:inst\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.47 % ) " "Info: Total cell delay = 0.666 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 71.53 % ) " "Info: Total interconnect delay = 1.673 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|count[1] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 source 2.339 ns - Longest register " "Info: - Longest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.339 ns stepper_ctrl:inst\|count\[0\] 3 REG LCFF_X9_Y4_N1 2 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.339 ns; Loc. = LCFF_X9_Y4_N1; Fanout = 2; REG Node = 'stepper_ctrl:inst\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[0] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.47 % ) " "Info: Total cell delay = 0.666 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 71.53 % ) " "Info: Total interconnect delay = 1.673 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|count[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|count[1] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|count[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|count[1] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|count[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.070 ns - Longest register register " "Info: - Longest register to register delay is 10.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepper_ctrl:inst\|count\[0\] 1 REG LCFF_X9_Y4_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y4_N1; Fanout = 2; REG Node = 'stepper_ctrl:inst\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepper_ctrl:inst|count[0] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.596 ns) 1.030 ns stepper_ctrl:inst\|Add2~1 2 COMB LCCOMB_X9_Y4_N0 2 " "Info: 2: + IC(0.434 ns) + CELL(0.596 ns) = 1.030 ns; Loc. = LCCOMB_X9_Y4_N0; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { stepper_ctrl:inst|count[0] stepper_ctrl:inst|Add2~1 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.116 ns stepper_ctrl:inst\|Add2~3 3 COMB LCCOMB_X9_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.116 ns; Loc. = LCCOMB_X9_Y4_N2; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~1 stepper_ctrl:inst|Add2~3 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.202 ns stepper_ctrl:inst\|Add2~5 4 COMB LCCOMB_X9_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.202 ns; Loc. = LCCOMB_X9_Y4_N4; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~3 stepper_ctrl:inst|Add2~5 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.288 ns stepper_ctrl:inst\|Add2~7 5 COMB LCCOMB_X9_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.288 ns; Loc. = LCCOMB_X9_Y4_N6; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~5 stepper_ctrl:inst|Add2~7 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.374 ns stepper_ctrl:inst\|Add2~9 6 COMB LCCOMB_X9_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.374 ns; Loc. = LCCOMB_X9_Y4_N8; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~7 stepper_ctrl:inst|Add2~9 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.460 ns stepper_ctrl:inst\|Add2~11 7 COMB LCCOMB_X9_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.460 ns; Loc. = LCCOMB_X9_Y4_N10; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~9 stepper_ctrl:inst|Add2~11 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.546 ns stepper_ctrl:inst\|Add2~13 8 COMB LCCOMB_X9_Y4_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.546 ns; Loc. = LCCOMB_X9_Y4_N12; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~11 stepper_ctrl:inst|Add2~13 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.736 ns stepper_ctrl:inst\|Add2~15 9 COMB LCCOMB_X9_Y4_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 1.736 ns; Loc. = LCCOMB_X9_Y4_N14; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { stepper_ctrl:inst|Add2~13 stepper_ctrl:inst|Add2~15 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.822 ns stepper_ctrl:inst\|Add2~17 10 COMB LCCOMB_X9_Y4_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.822 ns; Loc. = LCCOMB_X9_Y4_N16; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~15 stepper_ctrl:inst|Add2~17 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.908 ns stepper_ctrl:inst\|Add2~19 11 COMB LCCOMB_X9_Y4_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.908 ns; Loc. = LCCOMB_X9_Y4_N18; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~17 stepper_ctrl:inst|Add2~19 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.994 ns stepper_ctrl:inst\|Add2~21 12 COMB LCCOMB_X9_Y4_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 1.994 ns; Loc. = LCCOMB_X9_Y4_N20; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~19 stepper_ctrl:inst|Add2~21 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.080 ns stepper_ctrl:inst\|Add2~23 13 COMB LCCOMB_X9_Y4_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.080 ns; Loc. = LCCOMB_X9_Y4_N22; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~21 stepper_ctrl:inst|Add2~23 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.166 ns stepper_ctrl:inst\|Add2~25 14 COMB LCCOMB_X9_Y4_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.166 ns; Loc. = LCCOMB_X9_Y4_N24; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~23 stepper_ctrl:inst|Add2~25 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.252 ns stepper_ctrl:inst\|Add2~27 15 COMB LCCOMB_X9_Y4_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.252 ns; Loc. = LCCOMB_X9_Y4_N26; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|Add2~25 stepper_ctrl:inst|Add2~27 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.758 ns stepper_ctrl:inst\|Add2~28 16 COMB LCCOMB_X9_Y4_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 2.758 ns; Loc. = LCCOMB_X9_Y4_N28; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|Add2~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { stepper_ctrl:inst|Add2~27 stepper_ctrl:inst|Add2~28 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.621 ns) 4.851 ns stepper_ctrl:inst\|LessThan1~29 17 COMB LCCOMB_X12_Y4_N28 1 " "Info: 17: + IC(1.472 ns) + CELL(0.621 ns) = 4.851 ns; Loc. = LCCOMB_X12_Y4_N28; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { stepper_ctrl:inst|Add2~28 stepper_ctrl:inst|LessThan1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 5.026 ns stepper_ctrl:inst\|LessThan1~31 18 COMB LCCOMB_X12_Y4_N30 1 " "Info: 18: + IC(0.000 ns) + CELL(0.175 ns) = 5.026 ns; Loc. = LCCOMB_X12_Y4_N30; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { stepper_ctrl:inst|LessThan1~29 stepper_ctrl:inst|LessThan1~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.112 ns stepper_ctrl:inst\|LessThan1~33 19 COMB LCCOMB_X12_Y3_N0 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.112 ns; Loc. = LCCOMB_X12_Y3_N0; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~31 stepper_ctrl:inst|LessThan1~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.198 ns stepper_ctrl:inst\|LessThan1~35 20 COMB LCCOMB_X12_Y3_N2 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.198 ns; Loc. = LCCOMB_X12_Y3_N2; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~33 stepper_ctrl:inst|LessThan1~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.284 ns stepper_ctrl:inst\|LessThan1~37 21 COMB LCCOMB_X12_Y3_N4 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.284 ns; Loc. = LCCOMB_X12_Y3_N4; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~35 stepper_ctrl:inst|LessThan1~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.370 ns stepper_ctrl:inst\|LessThan1~39 22 COMB LCCOMB_X12_Y3_N6 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.370 ns; Loc. = LCCOMB_X12_Y3_N6; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~37 stepper_ctrl:inst|LessThan1~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.456 ns stepper_ctrl:inst\|LessThan1~41 23 COMB LCCOMB_X12_Y3_N8 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 5.456 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~39 stepper_ctrl:inst|LessThan1~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.542 ns stepper_ctrl:inst\|LessThan1~43 24 COMB LCCOMB_X12_Y3_N10 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 5.542 ns; Loc. = LCCOMB_X12_Y3_N10; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~41 stepper_ctrl:inst|LessThan1~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.628 ns stepper_ctrl:inst\|LessThan1~45 25 COMB LCCOMB_X12_Y3_N12 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 5.628 ns; Loc. = LCCOMB_X12_Y3_N12; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~43 stepper_ctrl:inst|LessThan1~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.818 ns stepper_ctrl:inst\|LessThan1~47 26 COMB LCCOMB_X12_Y3_N14 1 " "Info: 26: + IC(0.000 ns) + CELL(0.190 ns) = 5.818 ns; Loc. = LCCOMB_X12_Y3_N14; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { stepper_ctrl:inst|LessThan1~45 stepper_ctrl:inst|LessThan1~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.904 ns stepper_ctrl:inst\|LessThan1~49 27 COMB LCCOMB_X12_Y3_N16 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 5.904 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~47 stepper_ctrl:inst|LessThan1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.990 ns stepper_ctrl:inst\|LessThan1~51 28 COMB LCCOMB_X12_Y3_N18 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 5.990 ns; Loc. = LCCOMB_X12_Y3_N18; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~49 stepper_ctrl:inst|LessThan1~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.076 ns stepper_ctrl:inst\|LessThan1~53 29 COMB LCCOMB_X12_Y3_N20 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 6.076 ns; Loc. = LCCOMB_X12_Y3_N20; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~51 stepper_ctrl:inst|LessThan1~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.162 ns stepper_ctrl:inst\|LessThan1~55 30 COMB LCCOMB_X12_Y3_N22 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 6.162 ns; Loc. = LCCOMB_X12_Y3_N22; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~53 stepper_ctrl:inst|LessThan1~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.248 ns stepper_ctrl:inst\|LessThan1~57 31 COMB LCCOMB_X12_Y3_N24 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 6.248 ns; Loc. = LCCOMB_X12_Y3_N24; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~55 stepper_ctrl:inst|LessThan1~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.334 ns stepper_ctrl:inst\|LessThan1~59 32 COMB LCCOMB_X12_Y3_N26 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 6.334 ns; Loc. = LCCOMB_X12_Y3_N26; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~57 stepper_ctrl:inst|LessThan1~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.420 ns stepper_ctrl:inst\|LessThan1~61 33 COMB LCCOMB_X12_Y3_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 6.420 ns; Loc. = LCCOMB_X12_Y3_N28; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { stepper_ctrl:inst|LessThan1~59 stepper_ctrl:inst|LessThan1~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.926 ns stepper_ctrl:inst\|LessThan1~62 34 COMB LCCOMB_X12_Y3_N30 1 " "Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 6.926 ns; Loc. = LCCOMB_X12_Y3_N30; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|LessThan1~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { stepper_ctrl:inst|LessThan1~61 stepper_ctrl:inst|LessThan1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.202 ns) 8.174 ns stepper_ctrl:inst\|process_0~0 35 COMB LCCOMB_X8_Y3_N6 35 " "Info: 35: + IC(1.046 ns) + CELL(0.202 ns) = 8.174 ns; Loc. = LCCOMB_X8_Y3_N6; Fanout = 35; COMB Node = 'stepper_ctrl:inst\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { stepper_ctrl:inst|LessThan1~62 stepper_ctrl:inst|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.855 ns) 10.070 ns stepper_ctrl:inst\|count\[1\] 36 REG LCFF_X9_Y4_N3 2 " "Info: 36: + IC(1.041 ns) + CELL(0.855 ns) = 10.070 ns; Loc. = LCFF_X9_Y4_N3; Fanout = 2; REG Node = 'stepper_ctrl:inst\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { stepper_ctrl:inst|process_0~0 stepper_ctrl:inst|count[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.077 ns ( 60.35 % ) " "Info: Total cell delay = 6.077 ns ( 60.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.993 ns ( 39.65 % ) " "Info: Total interconnect delay = 3.993 ns ( 39.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.070 ns" { stepper_ctrl:inst|count[0] stepper_ctrl:inst|Add2~1 stepper_ctrl:inst|Add2~3 stepper_ctrl:inst|Add2~5 stepper_ctrl:inst|Add2~7 stepper_ctrl:inst|Add2~9 stepper_ctrl:inst|Add2~11 stepper_ctrl:inst|Add2~13 stepper_ctrl:inst|Add2~15 stepper_ctrl:inst|Add2~17 stepper_ctrl:inst|Add2~19 stepper_ctrl:inst|Add2~21 stepper_ctrl:inst|Add2~23 stepper_ctrl:inst|Add2~25 stepper_ctrl:inst|Add2~27 stepper_ctrl:inst|Add2~28 stepper_ctrl:inst|LessThan1~29 stepper_ctrl:inst|LessThan1~31 stepper_ctrl:inst|LessThan1~33 stepper_ctrl:inst|LessThan1~35 stepper_ctrl:inst|LessThan1~37 stepper_ctrl:inst|LessThan1~39 stepper_ctrl:inst|LessThan1~41 stepper_ctrl:inst|LessThan1~43 stepper_ctrl:inst|LessThan1~45 stepper_ctrl:inst|LessThan1~47 stepper_ctrl:inst|LessThan1~49 stepper_ctrl:inst|LessThan1~51 stepper_ctrl:inst|LessThan1~53 stepper_ctrl:inst|LessThan1~55 stepper_ctrl:inst|LessThan1~57 stepper_ctrl:inst|LessThan1~59 stepper_ctrl:inst|LessThan1~61 stepper_ctrl:inst|LessThan1~62 stepper_ctrl:inst|process_0~0 stepper_ctrl:inst|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.070 ns" { stepper_ctrl:inst|count[0] {} stepper_ctrl:inst|Add2~1 {} stepper_ctrl:inst|Add2~3 {} stepper_ctrl:inst|Add2~5 {} stepper_ctrl:inst|Add2~7 {} stepper_ctrl:inst|Add2~9 {} stepper_ctrl:inst|Add2~11 {} stepper_ctrl:inst|Add2~13 {} stepper_ctrl:inst|Add2~15 {} stepper_ctrl:inst|Add2~17 {} stepper_ctrl:inst|Add2~19 {} stepper_ctrl:inst|Add2~21 {} stepper_ctrl:inst|Add2~23 {} stepper_ctrl:inst|Add2~25 {} stepper_ctrl:inst|Add2~27 {} stepper_ctrl:inst|Add2~28 {} stepper_ctrl:inst|LessThan1~29 {} stepper_ctrl:inst|LessThan1~31 {} stepper_ctrl:inst|LessThan1~33 {} stepper_ctrl:inst|LessThan1~35 {} stepper_ctrl:inst|LessThan1~37 {} stepper_ctrl:inst|LessThan1~39 {} stepper_ctrl:inst|LessThan1~41 {} stepper_ctrl:inst|LessThan1~43 {} stepper_ctrl:inst|LessThan1~45 {} stepper_ctrl:inst|LessThan1~47 {} stepper_ctrl:inst|LessThan1~49 {} stepper_ctrl:inst|LessThan1~51 {} stepper_ctrl:inst|LessThan1~53 {} stepper_ctrl:inst|LessThan1~55 {} stepper_ctrl:inst|LessThan1~57 {} stepper_ctrl:inst|LessThan1~59 {} stepper_ctrl:inst|LessThan1~61 {} stepper_ctrl:inst|LessThan1~62 {} stepper_ctrl:inst|process_0~0 {} stepper_ctrl:inst|count[1] {} } { 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.046ns 1.041ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|count[1] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|count[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.070 ns" { stepper_ctrl:inst|count[0] stepper_ctrl:inst|Add2~1 stepper_ctrl:inst|Add2~3 stepper_ctrl:inst|Add2~5 stepper_ctrl:inst|Add2~7 stepper_ctrl:inst|Add2~9 stepper_ctrl:inst|Add2~11 stepper_ctrl:inst|Add2~13 stepper_ctrl:inst|Add2~15 stepper_ctrl:inst|Add2~17 stepper_ctrl:inst|Add2~19 stepper_ctrl:inst|Add2~21 stepper_ctrl:inst|Add2~23 stepper_ctrl:inst|Add2~25 stepper_ctrl:inst|Add2~27 stepper_ctrl:inst|Add2~28 stepper_ctrl:inst|LessThan1~29 stepper_ctrl:inst|LessThan1~31 stepper_ctrl:inst|LessThan1~33 stepper_ctrl:inst|LessThan1~35 stepper_ctrl:inst|LessThan1~37 stepper_ctrl:inst|LessThan1~39 stepper_ctrl:inst|LessThan1~41 stepper_ctrl:inst|LessThan1~43 stepper_ctrl:inst|LessThan1~45 stepper_ctrl:inst|LessThan1~47 stepper_ctrl:inst|LessThan1~49 stepper_ctrl:inst|LessThan1~51 stepper_ctrl:inst|LessThan1~53 stepper_ctrl:inst|LessThan1~55 stepper_ctrl:inst|LessThan1~57 stepper_ctrl:inst|LessThan1~59 stepper_ctrl:inst|LessThan1~61 stepper_ctrl:inst|LessThan1~62 stepper_ctrl:inst|process_0~0 stepper_ctrl:inst|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.070 ns" { stepper_ctrl:inst|count[0] {} stepper_ctrl:inst|Add2~1 {} stepper_ctrl:inst|Add2~3 {} stepper_ctrl:inst|Add2~5 {} stepper_ctrl:inst|Add2~7 {} stepper_ctrl:inst|Add2~9 {} stepper_ctrl:inst|Add2~11 {} stepper_ctrl:inst|Add2~13 {} stepper_ctrl:inst|Add2~15 {} stepper_ctrl:inst|Add2~17 {} stepper_ctrl:inst|Add2~19 {} stepper_ctrl:inst|Add2~21 {} stepper_ctrl:inst|Add2~23 {} stepper_ctrl:inst|Add2~25 {} stepper_ctrl:inst|Add2~27 {} stepper_ctrl:inst|Add2~28 {} stepper_ctrl:inst|LessThan1~29 {} stepper_ctrl:inst|LessThan1~31 {} stepper_ctrl:inst|LessThan1~33 {} stepper_ctrl:inst|LessThan1~35 {} stepper_ctrl:inst|LessThan1~37 {} stepper_ctrl:inst|LessThan1~39 {} stepper_ctrl:inst|LessThan1~41 {} stepper_ctrl:inst|LessThan1~43 {} stepper_ctrl:inst|LessThan1~45 {} stepper_ctrl:inst|LessThan1~47 {} stepper_ctrl:inst|LessThan1~49 {} stepper_ctrl:inst|LessThan1~51 {} stepper_ctrl:inst|LessThan1~53 {} stepper_ctrl:inst|LessThan1~55 {} stepper_ctrl:inst|LessThan1~57 {} stepper_ctrl:inst|LessThan1~59 {} stepper_ctrl:inst|LessThan1~61 {} stepper_ctrl:inst|LessThan1~62 {} stepper_ctrl:inst|process_0~0 {} stepper_ctrl:inst|count[1] {} } { 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.046ns 1.041ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name " "Info: No valid register-to-register data paths exist for clock \"pin_name\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 register stepper_ctrl:inst\|motor2\[1\] register stepper_ctrl:inst\|motor2\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"p11:inst1\|altpll:altpll_component\|_clk0\" between source register \"stepper_ctrl:inst\|motor2\[1\]\" and destination register \"stepper_ctrl:inst\|motor2\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepper_ctrl:inst\|motor2\[1\] 1 REG LCFF_X8_Y3_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y3_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns stepper_ctrl:inst\|motors~0 2 COMB LCCOMB_X8_Y3_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y3_N2; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|motors~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { stepper_ctrl:inst|motor2[1] stepper_ctrl:inst|motors~0 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X8_Y3_N3 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y3_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stepper_ctrl:inst|motors~0 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { stepper_ctrl:inst|motor2[1] stepper_ctrl:inst|motors~0 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { stepper_ctrl:inst|motor2[1] {} stepper_ctrl:inst|motors~0 {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 destination 2.341 ns + Longest register " "Info: + Longest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.341 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X8_Y3_N3 6 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.341 ns; Loc. = LCFF_X8_Y3_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.45 % ) " "Info: Total cell delay = 0.666 ns ( 28.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.675 ns ( 71.55 % ) " "Info: Total interconnect delay = 1.675 ns ( 71.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 source 2.341 ns - Shortest register " "Info: - Shortest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.341 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X8_Y3_N3 6 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.341 ns; Loc. = LCFF_X8_Y3_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.45 % ) " "Info: Total cell delay = 0.666 ns ( 28.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.675 ns ( 71.55 % ) " "Info: Total interconnect delay = 1.675 ns ( 71.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { stepper_ctrl:inst|motor2[1] stepper_ctrl:inst|motors~0 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { stepper_ctrl:inst|motor2[1] {} stepper_ctrl:inst|motors~0 {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name pin_name3 stepper_ctrl:inst\|motor2\[1\] 6.760 ns register " "Info: tco from clock \"pin_name\" to destination pin \"pin_name3\" through register \"stepper_ctrl:inst\|motor2\[1\]\" is 6.760 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "pin_name p11:inst1\|altpll:altpll_component\|_clk0 -2.243 ns + " "Info: + Offset between input clock \"pin_name\" and output clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 464 528 696 480 "pin_name" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 source 2.341 ns + Longest register " "Info: + Longest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.341 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X8_Y3_N3 6 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.341 ns; Loc. = LCFF_X8_Y3_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.45 % ) " "Info: Total cell delay = 0.666 ns ( 28.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.675 ns ( 71.55 % ) " "Info: Total interconnect delay = 1.675 ns ( 71.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.358 ns + Longest register pin " "Info: + Longest register to pin delay is 6.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepper_ctrl:inst\|motor2\[1\] 1 REG LCFF_X8_Y3_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y3_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.132 ns) + CELL(3.226 ns) 6.358 ns pin_name3 2 PIN PIN_129 0 " "Info: 2: + IC(3.132 ns) + CELL(3.226 ns) = 6.358 ns; Loc. = PIN_129; Fanout = 0; PIN Node = 'pin_name3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { stepper_ctrl:inst|motor2[1] pin_name3 } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 496 1296 1472 512 "pin_name3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 50.74 % ) " "Info: Total cell delay = 3.226 ns ( 50.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.132 ns ( 49.26 % ) " "Info: Total interconnect delay = 3.132 ns ( 49.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { stepper_ctrl:inst|motor2[1] pin_name3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { stepper_ctrl:inst|motor2[1] {} pin_name3 {} } { 0.000ns 3.132ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { stepper_ctrl:inst|motor2[1] pin_name3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { stepper_ctrl:inst|motor2[1] {} pin_name3 {} } { 0.000ns 3.132ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 13:23:41 2020 " "Info: Processing ended: Mon Feb 10 13:23:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
