<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z045_1" gui_info="dashboard1=hw_ila_1[xc7z045_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z045_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z045_1/hw_ila_1/Status=ILA_STATUS_1;xc7z045_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z045_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z045_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.DATA_DEPTH" value="65536"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="500"/>
      <Properties Property="CONTROL.WINDOW_COUNT" value="2"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/NV_nvdla_wrapper_0_dla_intr" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/vio_0_probe_out0" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="design_1_i/vio_0_probe_out1" gui_info="hw_vios/hw_vio_1=1"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/NV_nvdla_wrapper_0_dla_intr"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq37&apos;hXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq37&apos;hXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="OCTAL"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[36:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq37&apos;hXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[36]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[35]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[34]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[33]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[32]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[31]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[30]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[29]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[28]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[27]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[26]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[25]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[24]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[23]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[22]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[21]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[20]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[19]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[18]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[17]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[16]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[15]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[14]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[13]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[12]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[11]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[10]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[9]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[8]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[7]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[6]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[5]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[4]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[3]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[2]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[1]"/>
        <net name="design_1_i/ring_osc_top_2_0_monitor_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="OCTAL"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ro_bank_0_data_o[31]"/>
        <net name="design_1_i/ro_bank_0_data_o[30]"/>
        <net name="design_1_i/ro_bank_0_data_o[29]"/>
        <net name="design_1_i/ro_bank_0_data_o[28]"/>
        <net name="design_1_i/ro_bank_0_data_o[27]"/>
        <net name="design_1_i/ro_bank_0_data_o[26]"/>
        <net name="design_1_i/ro_bank_0_data_o[25]"/>
        <net name="design_1_i/ro_bank_0_data_o[24]"/>
        <net name="design_1_i/ro_bank_0_data_o[23]"/>
        <net name="design_1_i/ro_bank_0_data_o[22]"/>
        <net name="design_1_i/ro_bank_0_data_o[21]"/>
        <net name="design_1_i/ro_bank_0_data_o[20]"/>
        <net name="design_1_i/ro_bank_0_data_o[19]"/>
        <net name="design_1_i/ro_bank_0_data_o[18]"/>
        <net name="design_1_i/ro_bank_0_data_o[17]"/>
        <net name="design_1_i/ro_bank_0_data_o[16]"/>
        <net name="design_1_i/ro_bank_0_data_o[15]"/>
        <net name="design_1_i/ro_bank_0_data_o[14]"/>
        <net name="design_1_i/ro_bank_0_data_o[13]"/>
        <net name="design_1_i/ro_bank_0_data_o[12]"/>
        <net name="design_1_i/ro_bank_0_data_o[11]"/>
        <net name="design_1_i/ro_bank_0_data_o[10]"/>
        <net name="design_1_i/ro_bank_0_data_o[9]"/>
        <net name="design_1_i/ro_bank_0_data_o[8]"/>
        <net name="design_1_i/ro_bank_0_data_o[7]"/>
        <net name="design_1_i/ro_bank_0_data_o[6]"/>
        <net name="design_1_i/ro_bank_0_data_o[5]"/>
        <net name="design_1_i/ro_bank_0_data_o[4]"/>
        <net name="design_1_i/ro_bank_0_data_o[3]"/>
        <net name="design_1_i/ro_bank_0_data_o[2]"/>
        <net name="design_1_i/ro_bank_0_data_o[1]"/>
        <net name="design_1_i/ro_bank_0_data_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="OCTAL"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/tdc_bank_0_data_o[31]"/>
        <net name="design_1_i/tdc_bank_0_data_o[30]"/>
        <net name="design_1_i/tdc_bank_0_data_o[29]"/>
        <net name="design_1_i/tdc_bank_0_data_o[28]"/>
        <net name="design_1_i/tdc_bank_0_data_o[27]"/>
        <net name="design_1_i/tdc_bank_0_data_o[26]"/>
        <net name="design_1_i/tdc_bank_0_data_o[25]"/>
        <net name="design_1_i/tdc_bank_0_data_o[24]"/>
        <net name="design_1_i/tdc_bank_0_data_o[23]"/>
        <net name="design_1_i/tdc_bank_0_data_o[22]"/>
        <net name="design_1_i/tdc_bank_0_data_o[21]"/>
        <net name="design_1_i/tdc_bank_0_data_o[20]"/>
        <net name="design_1_i/tdc_bank_0_data_o[19]"/>
        <net name="design_1_i/tdc_bank_0_data_o[18]"/>
        <net name="design_1_i/tdc_bank_0_data_o[17]"/>
        <net name="design_1_i/tdc_bank_0_data_o[16]"/>
        <net name="design_1_i/tdc_bank_0_data_o[15]"/>
        <net name="design_1_i/tdc_bank_0_data_o[14]"/>
        <net name="design_1_i/tdc_bank_0_data_o[13]"/>
        <net name="design_1_i/tdc_bank_0_data_o[12]"/>
        <net name="design_1_i/tdc_bank_0_data_o[11]"/>
        <net name="design_1_i/tdc_bank_0_data_o[10]"/>
        <net name="design_1_i/tdc_bank_0_data_o[9]"/>
        <net name="design_1_i/tdc_bank_0_data_o[8]"/>
        <net name="design_1_i/tdc_bank_0_data_o[7]"/>
        <net name="design_1_i/tdc_bank_0_data_o[6]"/>
        <net name="design_1_i/tdc_bank_0_data_o[5]"/>
        <net name="design_1_i/tdc_bank_0_data_o[4]"/>
        <net name="design_1_i/tdc_bank_0_data_o[3]"/>
        <net name="design_1_i/tdc_bank_0_data_o[2]"/>
        <net name="design_1_i/tdc_bank_0_data_o[1]"/>
        <net name="design_1_i/tdc_bank_0_data_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq20&apos;hX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq20&apos;hX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="OCTAL"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[19:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq20&apos;hX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/xlslice_1_Dout[19]"/>
        <net name="design_1_i/xlslice_1_Dout[18]"/>
        <net name="design_1_i/xlslice_1_Dout[17]"/>
        <net name="design_1_i/xlslice_1_Dout[16]"/>
        <net name="design_1_i/xlslice_1_Dout[15]"/>
        <net name="design_1_i/xlslice_1_Dout[14]"/>
        <net name="design_1_i/xlslice_1_Dout[13]"/>
        <net name="design_1_i/xlslice_1_Dout[12]"/>
        <net name="design_1_i/xlslice_1_Dout[11]"/>
        <net name="design_1_i/xlslice_1_Dout[10]"/>
        <net name="design_1_i/xlslice_1_Dout[9]"/>
        <net name="design_1_i/xlslice_1_Dout[8]"/>
        <net name="design_1_i/xlslice_1_Dout[7]"/>
        <net name="design_1_i/xlslice_1_Dout[6]"/>
        <net name="design_1_i/xlslice_1_Dout[5]"/>
        <net name="design_1_i/xlslice_1_Dout[4]"/>
        <net name="design_1_i/xlslice_1_Dout[3]"/>
        <net name="design_1_i/xlslice_1_Dout[2]"/>
        <net name="design_1_i/xlslice_1_Dout[1]"/>
        <net name="design_1_i/xlslice_1_Dout[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out0"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out1"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
