Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 72d22b0b7c214bbdad8530a38bd4e1a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'extend' [C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/testbench.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/testbench.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mwReg' [C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/testbench.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AdderModule
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.MuxALU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
