GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\ai_top.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_pkg.sv'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_impl.sv'
WARN  (EX3182) : Initial value of parameter 'BIT_WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_impl.sv":177)
WARN  (EX3182) : Initial value of parameter 'SIMD' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_impl.sv":178)
WARN  (EX3182) : Initial value of parameter 'MMV_IN' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_impl.sv":179)
WARN  (EX3182) : Initial value of parameter 'MMV_OUT' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_impl.sv":180)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_wrapper.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv'
WARN  (EX3182) : Initial value of parameter 'LOOP_H_ITERATIONS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":36)
WARN  (EX3182) : Initial value of parameter 'LOOP_W_ITERATIONS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":37)
WARN  (EX3182) : Initial value of parameter 'LOOP_KH_ITERATIONS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":38)
WARN  (EX3182) : Initial value of parameter 'LOOP_KW_ITERATIONS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":39)
WARN  (EX3182) : Initial value of parameter 'LOOP_SIMD_ITERATIONS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":40)
WARN  (EX3182) : Initial value of parameter 'INCR_BITWIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":42)
WARN  (EX3182) : Initial value of parameter 'IS_DEPTHWISE' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":44)
WARN  (EX3182) : Initial value of parameter 'HEAD_INCR_SIMD' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":46)
WARN  (EX3182) : Initial value of parameter 'HEAD_INCR_KW' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":47)
WARN  (EX3182) : Initial value of parameter 'HEAD_INCR_KH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":48)
WARN  (EX3182) : Initial value of parameter 'HEAD_INCR_W' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":49)
WARN  (EX3182) : Initial value of parameter 'HEAD_INCR_H' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":50)
WARN  (EX3182) : Initial value of parameter 'TAIL_INCR_W' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":51)
WARN  (EX3182) : Initial value of parameter 'TAIL_INCR_H' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":52)
WARN  (EX3182) : Initial value of parameter 'TAIL_INCR_LAST' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":53)
WARN  (EX3182) : Initial value of parameter 'INNERMOST_STATE' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":55)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":194)
WARN  (EX3182) : Initial value of parameter 'WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":207)
WARN  (EX3182) : Initial value of parameter 'DEPTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":208)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\FMPadding_rtl_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\axi2we.sv'
WARN  (EX3182) : Initial value of parameter 'ADDR_BITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\axi2we.sv":36)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv'
WARN  (EX3182) : Initial value of parameter 'XCOUNTER_BITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":36)
WARN  (EX3182) : Initial value of parameter 'YCOUNTER_BITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":37)
WARN  (EX3182) : Initial value of parameter 'NUM_CHANNELS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":38)
WARN  (EX3182) : Initial value of parameter 'SIMD' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":39)
WARN  (EX3182) : Initial value of parameter 'ELEM_BITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":40)
WARN  (EX3182) : Initial value of parameter 'INIT_XON' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":41)
WARN  (EX3182) : Initial value of parameter 'INIT_XOFF' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":42)
WARN  (EX3182) : Initial value of parameter 'INIT_XEND' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":43)
WARN  (EX3182) : Initial value of parameter 'INIT_YON' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":44)
WARN  (EX3182) : Initial value of parameter 'INIT_YOFF' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":45)
WARN  (EX3182) : Initial value of parameter 'INIT_YEND' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":46)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv'
WARN  (EX3182) : Initial value of parameter 'XCOUNTER_BITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":36)
WARN  (EX3182) : Initial value of parameter 'YCOUNTER_BITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":37)
WARN  (EX3182) : Initial value of parameter 'NUM_CHANNELS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":38)
WARN  (EX3182) : Initial value of parameter 'SIMD' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":39)
WARN  (EX3182) : Initial value of parameter 'ELEM_BITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":40)
WARN  (EX3182) : Initial value of parameter 'INIT_XON' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":41)
WARN  (EX3182) : Initial value of parameter 'INIT_XOFF' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":42)
WARN  (EX3182) : Initial value of parameter 'INIT_XEND' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":43)
WARN  (EX3182) : Initial value of parameter 'INIT_YON' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":44)
WARN  (EX3182) : Initial value of parameter 'INIT_YOFF' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":45)
WARN  (EX3182) : Initial value of parameter 'INIT_YEND' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":46)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_MVAU_rtl_0_e7beb_18\MVAU_rtl_0_wrapper.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\StreamingDataWidthConverter_rtl_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\dwc.sv'
WARN  (EX3182) : Initial value of parameter 'IBITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\dwc.sv":35)
WARN  (EX3182) : Initial value of parameter 'OBITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\dwc.sv":36)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\dwc_axi.sv'
WARN  (EX3182) : Initial value of parameter 'IBITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\dwc_axi.sv":35)
WARN  (EX3182) : Initial value of parameter 'OBITS' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\dwc_axi.sv":36)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\StreamingFIFO_rtl_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_1_83gexlb6\Q_srl.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_1_83gexlb6\StreamingFIFO_rtl_1.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_2_n93ibf3a\Q_srl.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_2_n93ibf3a\StreamingFIFO_rtl_2.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_3_wa_qr4gh\Q_srl.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_3_wa_qr4gh\StreamingFIFO_rtl_3.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_4_7owosbh5\Q_srl.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_4_7owosbh5\StreamingFIFO_rtl_4.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\complementaryfunctions.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\hdl\finn_design_wrapper.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_ConvolutionInputGenerator_rtl_0_0\synth\finn_design_ConvolutionInputGenerator_rtl_0_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_FMPadding_rtl_0_0\synth\finn_design_FMPadding_rtl_0_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_MVAU_rtl_0_0\synth\finn_design_MVAU_rtl_0_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_MVAU_rtl_0_wstrm_0\synth\finn_design_MVAU_rtl_0_wstrm_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingDataWidthConverter_rtl_0_0\synth\finn_design_StreamingDataWidthConverter_rtl_0_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_0_0\synth\finn_design_StreamingFIFO_rtl_0_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_1_0\synth\finn_design_StreamingFIFO_rtl_1_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_2_0\synth\finn_design_StreamingFIFO_rtl_2_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_3_0\synth\finn_design_StreamingFIFO_rtl_3_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_4_0\synth\finn_design_StreamingFIFO_rtl_4_0.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\axilite_if.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream.sv'
WARN  (EX3182) : Initial value of parameter 'DEPTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream.sv":34)
WARN  (EX3182) : Initial value of parameter 'WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream.sv":35)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream_axi.sv'
WARN  (EX3182) : Initial value of parameter 'DEPTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream_axi.sv":34)
WARN  (EX3182) : Initial value of parameter 'WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream_axi.sv":35)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream_axi_wrapper.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\gowin_multalu\gowin_multalu.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv'
WARN  (EX3182) : Initial value of parameter 'PE' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":35)
WARN  (EX3182) : Initial value of parameter 'SIMD' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":36)
WARN  (EX3182) : Initial value of parameter 'ACCU_WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":37)
WARN  (EX3182) : Initial value of parameter 'ACTIVATION_WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":38)
WARN  (EX3182) : Initial value of parameter 'WEIGHT_WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":39)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":125)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":292)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":297)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":328)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":334)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":349)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":364)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv'
WARN  (EX3182) : Initial value of parameter 'IS_MVU' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":47)
WARN  (EX3182) : Initial value of parameter 'COMPUTE_CORE' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":48)
WARN  (EX3182) : Initial value of parameter 'MW' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":49)
WARN  (EX3182) : Initial value of parameter 'MH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":50)
WARN  (EX3182) : Initial value of parameter 'PE' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":51)
WARN  (EX3182) : Initial value of parameter 'SIMD' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":52)
WARN  (EX3182) : Initial value of parameter 'ACTIVATION_WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":55)
WARN  (EX3182) : Initial value of parameter 'WEIGHT_WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":56)
WARN  (EX3182) : Initial value of parameter 'ACCU_WIDTH' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":57)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":173)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":174)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":237)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":238)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":251)
WARN  (EX3788) : Block identifier is required on this block("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":252)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\replay_buffer.sv'
WARN  (EX3182) : Initial value of parameter 'LEN' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\replay_buffer.sv":36)
WARN  (EX3182) : Initial value of parameter 'REP' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\replay_buffer.sv":37)
WARN  (EX3182) : Initial value of parameter 'W' is omitted("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\replay_buffer.sv":38)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\camera_init.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\i2c_control\i2c_bit_shift.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\i2c_control\i2c_control.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\ov5640_init_table_jpeg.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\ov5640_init_table_raw.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\ov5640_init_table_rgb.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\dvp_capture\DVP_Capture_raw.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\dvp_capture\DVP_Capture_rgb565.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_ctrl_2port\ddr3_ctrl_2port.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_ctrl_2port\fifo_ddr3_adapter.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\fifo_top\rd_data_fifo.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\fifo_top\wr_data_fifo.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\gowin_pll\camera_pll.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\gowin_pll\ddr_pll.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\gowin_pll\hdmi_pll.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\dvi-tx\dvi_tx_clk_drv.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\dvi-tx\dvi_tx_tmds_enc.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\dvi-tx\dvi_tx_tmds_phy.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\dvi-tx\dvi_tx_top.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\reset.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\video-misc\disp_driver.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\video-misc\video_timing_ctrl.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\awb_top.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division_top.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\blc\isp_blc.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\bnr\isp_bnr.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\ccm_top.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\cfa\cfa_top.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\gamma\gamma_lut\gamma_lut.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\gamma\gamma_top.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\isp_top.v'
WARN  (EX3628) : Redeclaration of ANSI port 'in_vsync' is not allowed("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\isp_top.v":28)
WARN  (EX3628) : Redeclaration of ANSI port 'in_hsync' is not allowed("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\isp_top.v":29)
WARN  (EX3628) : Redeclaration of ANSI port 'in_den' is not allowed("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\isp_top.v":30)
WARN  (EX3628) : Redeclaration of ANSI port 'in_data' is not allowed("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\isp_top.v":31)
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\test\test_pattern_gen.v'
Analyzing Verilog file 'D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v'
WARN  (EX3073) : Port 'out_hsync' remains unconnected for this instance("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":225)
Compiling module 'top'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":1)
Compiling module 'camera_PLL'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\gowin_pll\camera_pll.v":10)
Compiling module 'camera_init(IMAGE_TYPE=2,IMAGE_WIDTH=1024,IMAGE_HEIGHT=1024)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\camera_init.v":18)
Compiling module 'ov5640_init_table_raw(IMAGE_WIDTH=1024,IMAGE_HEIGHT=1024,IMAGE_FLIP_EN=0,IMAGE_MIRROR_EN=0)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\ov5640_init_table_raw.v":15)
Extracting RAM for identifier 'rom'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\ov5640_init_table_raw.v":36)
Compiling module 'i2c_control'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\i2c_control\i2c_control.v":18)
Compiling module 'i2c_bit_shift'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\camera_init\i2c_control\i2c_bit_shift.v":18)
Compiling module 'DVP_Capture_raw'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\camera\dvp_capture\DVP_Capture_raw.v":1)
Compiling module 'isp_top'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\isp_top.v":2)
Compiling module 'isp_dpc(WIDTH=1024,HEIGHT=1024)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":16)
Compiling module 'shift_register(WIDTH=1024)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":367)
Compiling module 'simple_dp_ram(AW=10,SZ=1023)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":338)
Extracting RAM for identifier 'mem'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":354)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":258)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":261)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":262)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":263)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":264)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":265)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":266)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":267)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":268)
Compiling module 'isp_bnr(WIDTH=1024,HEIGHT=1024)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\bnr\isp_bnr.v":8)
Compiling module 'cfa_top'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\cfa\cfa_top.v":1)
Extracting RAM for identifier 'ram'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\cfa\cfa_top.v":80)
Compiling module 'awb_top'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\awb_top.v":1)
Compiling module 'integer_division_core_top'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division_top.v":1)
Compiling module 'Integer_Division_Top'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":6829)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\awb\integer_division\integer_division.v":0)
Compiling module 'ccm_top(source_h=1024,source_v=1024)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\ccm_top.v":1)
Compiling module 'lut_multiplier(r_value=20'b00000000000110001110,g_value=20'b11111111111111000110,b_value=20'b11111111111111100111)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":1)
Extracting RAM for identifier 'r_lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":12)
Extracting RAM for identifier 'g_lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":13)
Extracting RAM for identifier 'b_lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":14)
Compiling module 'lut_multiplier(r_value=20'b11111111111111100010,g_value=20'b00000000000110000100,b_value=20'b11111111111110010000)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":1)
Extracting RAM for identifier 'r_lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":12)
Extracting RAM for identifier 'g_lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":13)
Extracting RAM for identifier 'b_lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":14)
Compiling module 'lut_multiplier(r_value=20'b11111111111110010000,g_value=20'b11111111111110110110,b_value=20'b00000000000110001001)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":1)
Extracting RAM for identifier 'r_lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":12)
Extracting RAM for identifier 'g_lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":13)
Extracting RAM for identifier 'b_lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\ccm\lut_multiplier.v":14)
Compiling module 'gma_top'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\gamma\gamma_top.v":1)
Compiling module 'gamma_lut(gamma_type=2)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\gamma\gamma_lut\gamma_lut.v":1)
Extracting RAM for identifier 'lut'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\gamma\gamma_lut\gamma_lut.v":14)
Compiling module 'top_camera_integration'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\ai_top.v":1)
Compiling module 'finn_design_wrapper'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\hdl\finn_design_wrapper.v":12)
WARN  (EX3073) : Port 's_axilite_AWREADY' remains unconnected for this instance("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v":167)
WARN  (EX3073) : Port 'count' remains unconnected for this instance("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v":194)
WARN  (EX3073) : Port 'count' remains unconnected for this instance("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v":203)
WARN  (EX3073) : Port 'count' remains unconnected for this instance("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v":212)
WARN  (EX3073) : Port 'count' remains unconnected for this instance("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v":221)
WARN  (EX3073) : Port 'count' remains unconnected for this instance("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v":230)
Compiling module 'finn_design'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v":82)
Compiling module 'finn_design_ConvolutionInputGenerator_rtl_0_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_ConvolutionInputGenerator_rtl_0_0\synth\finn_design_ConvolutionInputGenerator_rtl_0_0.v":58)
Compiling module 'ConvolutionInputGenerator_rtl_0(BUF_IN_WIDTH=24,BUF_OUT_WIDTH=216)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_wrapper.v":32)
Compiling module 'ConvolutionInputGenerator_rtl_0_impl(BIT_WIDTH=32'b00000000000000000000000000001000,SIMD=32'b00000000000000000000000000000011,MMV_IN=32'b00000000000000000000000000000001,MMV_OUT=32'b00000000000000000000000000001001)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_impl.sv":176)
Compiling module 'ConvolutionInputGenerator_rtl_0_wb(IN_WIDTH=32'b00000000000000000000000000011000,OUT_ELEM_WIDTH=32'b00000000000000000000000000011000,OUT_WIDTH=32'b00000000000000000000000011011000,BUFFER_ELEM_TOTAL=32'b00000000000000000000001000001000)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_impl.sv":32)
Compiling module 'swg_reg_buffer(WIDTH=32'b00000000000000000000000000011000,DEPTH=32'b00000000000000000000000000000011)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":176)
Compiling module 'swg_ram_buffer(WIDTH=32'b00000000000000000000000000011000,DEPTH=32'b00000000000000000000000011111111,RAM_STYLE="distributed")'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":205)
Extracting RAM for identifier 'Ram'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":225)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":239)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":244)
Compiling module 'swg_controller(LOOP_H_ITERATIONS=32'b00000000000000000000000011111110,LOOP_W_ITERATIONS=32'b00000000000000000000000011111101,LOOP_KH_ITERATIONS=32'b11111111111111111111111111111111,LOOP_KW_ITERATIONS=32'b11111111111111111111111111111111,LOOP_SIMD_ITERATIONS=32'b11111111111111111111111111111111,INCR_BITWIDTH=32'b00000000000000000000000000000011,IS_DEPTHWISE=1'b0,HEAD_INCR_SIMD=1,HEAD_INCR_KW=1,HEAD_INCR_KH=1,HEAD_INCR_W=1,HEAD_INCR_H=3,TAIL_INCR_W=0,TAIL_INCR_H=0,TAIL_INCR_LAST=0,INNERMOST_STATE=3'b100)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":34)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":71)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":72)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":73)
WARN  (EX3005) : Unique/priority if/case is not full("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":84)
WARN  (EX2420) : Latch inferred for net 'addr_incr[2]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":85)
WARN  (EX3101) : 'addr_incr' inside always_comb block does not represent combinational logic("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":85)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":117)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":118)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":119)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":124)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":126)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":127)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":129)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":130)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":132)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":133)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\swg_common.sv":136)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 18("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3\ConvolutionInputGenerator_rtl_0_impl.sv":303)
Compiling module 'finn_design_FMPadding_rtl_0_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_FMPadding_rtl_0_0\synth\finn_design_FMPadding_rtl_0_0.v":58)
Compiling module 'FMPadding_rtl_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\FMPadding_rtl_0.v":32)
Compiling module 'fmpadding_axi(XCOUNTER_BITS=32'b00000000000000000000000000001001,YCOUNTER_BITS=32'b00000000000000000000000000001001,NUM_CHANNELS=32'b00000000000000000000000000000011,SIMD=32'b00000000000000000000000000000011,ELEM_BITS=32'b00000000000000000000000000001000,INIT_XON=32'b00000000000000000000000000000001,INIT_XOFF=32'b00000000000000000000000100000001,INIT_XEND=32'b00000000000000000000000100000001,INIT_YON=32'b00000000000000000000000000000001,INIT_YOFF=32'b00000000000000000000000100000001,INIT_YEND=32'b00000000000000000000000100000001)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":35)
Compiling module 'axi2we(ADDR_BITS=32'b00000000000000000000000000000101)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\axi2we.sv":35)
Compiling module 'fmpadding(XCOUNTER_BITS=32'b00000000000000000000000000001001,YCOUNTER_BITS=32'b00000000000000000000000000001001,NUM_CHANNELS=32'b00000000000000000000000000000011,SIMD=32'b00000000000000000000000000000011,ELEM_BITS=32'b00000000000000000000000000001000,INIT_XON=32'b00000000000000000000000000000001,INIT_XOFF=32'b00000000000000000000000100000001,INIT_XEND=32'b00000000000000000000000100000001,INIT_YON=32'b00000000000000000000000000000001,INIT_YOFF=32'b00000000000000000000000100000001,INIT_YEND=32'b00000000000000000000000100000001)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":35)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":162)
WARN  (EX3780) : Using initial value of 'fail' since it is never assigned("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":76)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":128)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":129)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":130)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":131)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":132)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":133)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":140)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":167)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":168)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":178)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding.sv":188)
WARN  (EX3073) : Port 'awready' remains unconnected for this instance("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v":78)
Compiling module 'MVAU_rtl_0_imp_1DNJB9Y'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\synth\finn_design.v":12)
Compiling module 'finn_design_MVAU_rtl_0_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_MVAU_rtl_0_0\synth\finn_design_MVAU_rtl_0_0.v":58)
Compiling module 'MVAU_rtl_0(SEGMENTLEN=3,WEIGHT_STREAM_WIDTH_BA=2304,INPUT_STREAM_WIDTH_BA=72,OUTPUT_STREAM_WIDTH_BA=768)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_MVAU_rtl_0_e7beb_18\MVAU_rtl_0_wrapper.v":34)
Compiling module 'mvu_vvu_axi(IS_MVU=1'b1,COMPUTE_CORE="mvu_8sx8u_dsp48",MW=32'b00000000000000000000000000011011,MH=32'b00000000000000000000000000100000,PE=32'b00000000000000000000000000100000,SIMD=32'b00000000000000000000000000001001,SEGMENTLEN=32'b00000000000000000000000000000011,ACTIVATION_WIDTH=32'b00000000000000000000000000001000,WEIGHT_WIDTH=32'b00000000000000000000000000001000,ACCU_WIDTH=32'b00000000000000000000000000011000,NARROW_WEIGHTS=1'b1,SIGNED_ACTIVATIONS=1'b0,PUMPED_COMPUTE=1'b0,FORCE_BEHAVIORAL=1'b0)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_vvu_axi.sv":46)
Compiling module 'replay_buffer(LEN=32'b00000000000000000000000000000011,REP=32'b00000000000000000000000000000001,W=32'b00000000000000000000000001001000)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\replay_buffer.sv":35)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\replay_buffer.sv":77)
Compiling module 'mvu_8sx8u_dsp48(PE=32'b00000000000000000000000000100000,SIMD=32'b00000000000000000000000000001001,ACCU_WIDTH=32'b00000000000000000000000000011000,ACTIVATION_WIDTH=32'b00000000000000000000000000001000,WEIGHT_WIDTH=32'b00000000000000000000000000001000,SIGNED_ACTIVATIONS=1'b0,FORCE_BEHAVIORAL=1'b0)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":34)
Compiling module 'LUT6_2(INIT=64'h0000_6AC0_0000_8888)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\complementaryfunctions.v":1)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
Compiling module 'DSP48E1'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\gowin_multalu\gowin_multalu.v":10)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":130)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'a'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":182)
WARN  (EX3670) : Actual bit length 27 differs from formal bit length 26 for port 'd'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":185)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":295)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":304)
WARN  (EX2488) : Severity system task 'fatal' is ignored for synthesis("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":310)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":312)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":332)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":342)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":357)
Compiling module 'finn_design_MVAU_rtl_0_wstrm_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_MVAU_rtl_0_wstrm_0\synth\finn_design_MVAU_rtl_0_wstrm_0.v":57)
Compiling module 'memstream_axi_wrapper(DEPTH=3,WIDTH=2304,INIT_FILE="\home\renren\Downloads\finn_dev_renren\code_gen_ipgen_MVAU_rtl_0_e7beb_18\memblock.dat",AXILITE_ADDR_WIDTH=11)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream_axi_wrapper.v":33)
Compiling module 'memstream_axi(DEPTH=32'b00000000000000000000000000000011,WIDTH=32'b00000000000000000000100100000000,INIT_FILE="\home\renren\Downloads\finn_dev_renren\code_gen_ipgen_MVAU_rtl_0_e7beb_18\memblock.dat")'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream_axi.sv":33)
Compiling module 'axi4lite_if(ADDR_WIDTH=32'b00000000000000000000000000001011,IP_DATA_WIDTH=32'b00000000000000000000100100000000)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\axilite_if.v":31)
WARN  (EX3780) : Using initial value of 'internal_error' since it is never assigned("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\axilite_if.v":91)
WARN  (EX3791) : Expression size 2304 truncated to fit in target size 32("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\axilite_if.v":168)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ip_addr'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream_axi.sv":105)
Compiling module 'memstream(DEPTH=32'b00000000000000000000000000000011,WIDTH=32'b00000000000000000000100100000000,INIT_FILE="\home\renren\Downloads\finn_dev_renren\code_gen_ipgen_MVAU_rtl_0_e7beb_18\memblock.dat")'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream.sv":33)
Extracting RAM for identifier 'Mem'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream.sv":137)
WARN  (EX3988) : Cannot open file '\home\renren\Downloads\finn_dev_renren\code_gen_ipgen_MVAU_rtl_0_e7beb_18\memblock.dat'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream.sv":140)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream.sv":90)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream.sv":118)
Compiling module 'finn_design_StreamingDataWidthConverter_rtl_0_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingDataWidthConverter_rtl_0_0\synth\finn_design_StreamingDataWidthConverter_rtl_0_0.v":58)
Compiling module 'StreamingDataWidthConverter_rtl_0(AXI_IBITS=216,AXI_OBITS=72)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\StreamingDataWidthConverter_rtl_0.v":32)
Compiling module 'dwc_axi(IBITS=32'b00000000000000000000000011011000,OBITS=32'b00000000000000000000000001001000)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\dwc_axi.sv":34)
Compiling module 'dwc(IBITS=32'b00000000000000000000000011011000,OBITS=32'b00000000000000000000000001001000)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\dwc.sv":34)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq\dwc.sv":135)
Compiling module 'finn_design_StreamingFIFO_rtl_0_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_0_0\synth\finn_design_StreamingFIFO_rtl_0_0.v":58)
Compiling module 'StreamingFIFO_rtl_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\StreamingFIFO_rtl_0.v":32)
Compiling module 'Q_srl(depth=2,width=24)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":72)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":187)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":190)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":203)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":213)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":227)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":234)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":247)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":259)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":296)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":299)
Compiling module 'finn_design_StreamingFIFO_rtl_1_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_1_0\synth\finn_design_StreamingFIFO_rtl_1_0.v":58)
Compiling module 'StreamingFIFO_rtl_1'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_1_83gexlb6\StreamingFIFO_rtl_1.v":32)
Compiling module 'finn_design_StreamingFIFO_rtl_2_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_2_0\synth\finn_design_StreamingFIFO_rtl_2_0.v":58)
Compiling module 'StreamingFIFO_rtl_2'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_2_n93ibf3a\StreamingFIFO_rtl_2.v":32)
Compiling module 'Q_srl(depth=2,width=216)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":72)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":190)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":259)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":299)
Compiling module 'finn_design_StreamingFIFO_rtl_3_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_3_0\synth\finn_design_StreamingFIFO_rtl_3_0.v":58)
Compiling module 'StreamingFIFO_rtl_3'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_3_wa_qr4gh\StreamingFIFO_rtl_3.v":32)
Compiling module 'Q_srl(depth=2,width=72)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":72)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":190)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":259)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":299)
Compiling module 'finn_design_StreamingFIFO_rtl_4_0'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ip\finn_design_StreamingFIFO_rtl_4_0\synth\finn_design_StreamingFIFO_rtl_4_0.v":58)
Compiling module 'StreamingFIFO_rtl_4'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_4_7owosbh5\StreamingFIFO_rtl_4.v":32)
Compiling module 'Q_srl(depth=2,width=768)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":72)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":190)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":259)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d\Q_srl.v":299)
Compiling module 'enhance_image_processing'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\complementaryfunctions.v":42)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\complementaryfunctions.v":120)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\complementaryfunctions.v":121)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\complementaryfunctions.v":122)
Compiling module 'ddr_PLL'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\gowin_pll\ddr_pll.v":10)
Compiling module 'ddr3_ctrl_2port'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_ctrl_2port\ddr3_ctrl_2port.v":1)
Compiling module 'fifo_ddr3_adapter'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_ctrl_2port\fifo_ddr3_adapter.v":2)
Compiling module 'rd_data_fifo'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\fifo_top\rd_data_fifo.v":2025)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\fifo_top\rd_data_fifo.v":0)
Compiling module 'wr_data_fifo'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\fifo_top\wr_data_fifo.v":851)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\fifo_top\wr_data_fifo.v":0)
Compiling module 'DDR3_Memory_Interface_Top'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":31486)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ddr\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module 'hdmi_PLL'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\gowin_pll\hdmi_pll.v":10)
Compiling module 'Reset_Sync'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\reset.v":1)
Compiling module 'disp_driver(source_h=1024,source_v=1024)'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\video-misc\disp_driver.v":3)
Compiling module 'video_timing_ctrl'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\video-misc\video_timing_ctrl.v":3)
Compiling module 'dvi_tx_top'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\dvi-tx\dvi_tx_top.v":1)
Compiling module 'dvi_tx_tmds_enc'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\dvi-tx\dvi_tx_tmds_enc.v":1)
Compiling module 'dvi_tx_tmds_phy'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\dvi-tx\dvi_tx_tmds_phy.v":1)
Compiling module 'dvi_tx_clk_drv'("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\hdmi\dvi-tx\dvi_tx_clk_drv.v":1)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "outlook_clk" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":67)
WARN  (EX0211) : The output port "outlook_vs" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":68)
WARN  (EX0211) : The output port "outlook_den" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":69)
WARN  (EX0211) : The output port "outlook_clk_dvp" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":71)
WARN  (EX0211) : The output port "outlook_vs_dvp" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":72)
WARN  (EX0211) : The output port "outlook_den_dvp" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":73)
WARN  (EX0211) : The output port "outlook_clk_cam" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":75)
WARN  (EX0211) : The output port "outlook_vs_cam" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":76)
WARN  (EX0211) : The output port "outlook_den_cam" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.v":77)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "simple_dp_ram" instantiated to "gen_ram_inst[1].u_ram" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":414)
WARN  (NL0002) : The module "simple_dp_ram" instantiated to "gen_ram_inst[2].u_ram" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":414)
WARN  (NL0002) : The module "simple_dp_ram" instantiated to "gen_ram_inst[3].u_ram" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":414)
WARN  (NL0002) : The module "simple_dp_ram" instantiated to "gen_ram_inst[1].u_ram" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":414)
WARN  (NL0002) : The module "simple_dp_ram" instantiated to "gen_ram_inst[2].u_ram" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":414)
WARN  (NL0002) : The module "simple_dp_ram" instantiated to "gen_ram_inst[3].u_ram" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\isp\dpc\isp_dpc.v":414)
WARN  (NL0002) : The module "axi2we" instantiated to "axilight_adapter" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\code_gen_ipgen_FMPadding_rtl_0_iktn04pl\fmpadding_axi.sv":105)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[10].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[10].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[10].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[10].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[10].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[10].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[10].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[10].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[10].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[10].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[10].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[10].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[10].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[10].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[10].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[10].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[10].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[10].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[11].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[11].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[11].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[11].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[11].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[11].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[11].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[11].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[11].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[11].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[11].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[11].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[11].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[11].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[11].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[11].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[11].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[11].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[12].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[12].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[12].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[12].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[12].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[12].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[12].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[12].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[12].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[12].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[12].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[12].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[12].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[12].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[12].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[12].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[12].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[12].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[13].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[13].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[13].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[13].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[13].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[13].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[13].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[13].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[13].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[13].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[13].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[13].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[13].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[13].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[13].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[13].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[13].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[13].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[14].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[14].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[14].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[14].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[14].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[14].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[14].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[14].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[14].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[14].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[14].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[14].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[14].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[14].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[14].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[14].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[14].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[14].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[15].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[15].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[15].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[15].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[15].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[15].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[15].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[15].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[15].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[15].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[15].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[15].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[15].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[15].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[15].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[15].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[15].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[15].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[1].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[1].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[1].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[1].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[1].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[1].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[1].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[1].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[1].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[1].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[1].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[1].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[1].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[1].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[1].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[1].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[1].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[1].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[2].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[2].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[2].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[2].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[2].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[2].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[2].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[2].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[2].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[2].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[2].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[2].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[2].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[2].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[2].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[2].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[2].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[2].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[3].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[3].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[3].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[3].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[3].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[3].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[3].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[3].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[3].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[3].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[3].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[3].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[3].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[3].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[3].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[3].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[3].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[3].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[4].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[4].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[4].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[4].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[4].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[4].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[4].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[4].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[4].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[4].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[4].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[4].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[4].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[4].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[4].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[4].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[4].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[4].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[5].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[5].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[5].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[5].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[5].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[5].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[5].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[5].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[5].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[5].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[5].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[5].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[5].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[5].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[5].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[5].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[5].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[5].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[6].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[6].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[6].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[6].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[6].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[6].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[6].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[6].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[6].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[6].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[6].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[6].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[6].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[6].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[6].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[6].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[6].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[6].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[7].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[7].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[7].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[7].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[7].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[7].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[7].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[7].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[7].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[7].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[7].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[7].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[7].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[7].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[7].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[7].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[7].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[7].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[8].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[8].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[8].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[8].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[8].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[8].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[8].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[8].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[8].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[8].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[8].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[8].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[8].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[8].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[8].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[8].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[8].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[8].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[9].genSIMD[0].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[9].genSIMD[0].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[9].genSIMD[1].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[9].genSIMD[1].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[9].genSIMD[2].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[9].genSIMD[2].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[9].genSIMD[3].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[9].genSIMD[3].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[9].genSIMD[4].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[9].genSIMD[4].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[9].genSIMD[5].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[9].genSIMD[5].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[9].genSIMD[6].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[9].genSIMD[6].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[9].genSIMD[7].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[9].genSIMD[7].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "LUT6_2" instantiated to "genPipes[9].genSIMD[8].blkVectorize.[1].lut_x" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":121)
WARN  (NL0002) : The module "DSP48E1" instantiated to "genPipes[9].genSIMD[8].genDSP.dsp" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\mvu\mvu_8sx8u_dsp48.sv":195)
WARN  (NL0002) : The module "axi4lite_if" instantiated to "config_if" is swept in optimizing("D:\ren'ren\Documents\fpga\fpgaProject\remake\src\ai\finn_design\ipshared\bcb1\hdl\memstream_axi.sv":109)
[95%] Generate netlist file "D:\ren'ren\Documents\fpga\fpgaProject\remake\impl\gwsynthesis\remake.vg" completed
[100%] Generate report file "D:\ren'ren\Documents\fpga\fpgaProject\remake\impl\gwsynthesis\remake_syn.rpt.html" completed
GowinSynthesis finish
