============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Jul 14 2019  04:44:16 pm
  Module:                 accumulator
  Technology libraries:   tcbn65lpbc_ecsm 200
                          physical_cells 
  Operating conditions:   BCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

      Pin           Type     Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
outreg_reg[0]/CP                            0             0 R 
outreg_reg[0]/Q     DFCNQD1       4  6.7   48  +102     102 R 
g966/A1                                          +0     102   
g966/Z              AO21D0        2  4.3   54   +63     165 R 
g962/A1                                          +0     165   
g962/ZN             IOA21D0       2  4.1   65   +62     227 R 
g959/A1                                          +0     227   
g959/Z              OR2D0         2  4.3   52   +54     281 R 
g956/A1                                          +0     281   
g956/ZN             IOA21D0       2  4.1   60   +62     343 R 
g954/A1                                          +0     343   
g954/Z              OR2D0         2  4.3   52   +53     396 R 
g950/A1                                          +0     396   
g950/ZN             IOA21D0       2  4.2   61   +63     459 R 
g948/A1                                          +0     459   
g948/ZN             CKND2D0       2  4.1   64   +50     509 F 
g947/I                                           +0     509   
g947/ZN             CKND0         1  2.6   45   +38     547 R 
g944/A1                                          +0     547   
g944/Z              OA21D0        1  4.9   60   +66     613 R 
g940/B                                           +0     613   
g940/CO             HA1D0         1  4.9   60   +68     681 R 
g937/B                                           +0     681   
g937/CO             HA1D0         1  4.9   60   +68     749 R 
g935/B                                           +0     749   
g935/CO             HA1D0         1  4.9   60   +68     817 R 
g933/B                                           +0     817   
g933/CO             HA1D0         1  4.9   60   +68     885 R 
g931/B                                           +0     885   
g931/CO             HA1D0         1  4.9   60   +68     953 R 
g929/B                                           +0     953   
g929/CO             HA1D0         1  4.9   60   +68    1021 R 
g927/B                                           +0    1021   
g927/CO             HA1D0         1  4.9   60   +68    1089 R 
g925/B                                           +0    1089   
g925/CO             HA1D0         1  3.4   45   +59    1148 R 
g923/A1                                          +0    1148   
g923/Z              XOR2D0        1  2.8   40   +51    1199 R 
outreg_reg[13]/D    DFCNQD1                      +0    1199   
outreg_reg[13]/CP   setup                   0   +22    1222 R 
--------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : outreg_reg[0]/CP
End-point    : outreg_reg[13]/D
