#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 10 21:57:53 2020
# Process ID: 1844
# Current directory: C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2
# Command line: vivado.exe -log ov7670_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov7670_top.tcl
# Log file: C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/ov7670_top.vds
# Journal file: C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source ov7670_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/11986/Desktop/vivado-library-master/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
Command: synth_design -top ov7670_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 997.434 ; gain = 234.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov7670_top' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/.Xil/Vivado-1844-DESKTOP-LEMV09J/realtime/clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/.Xil/Vivado-1844-DESKTOP-LEMV09J/realtime/clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VGA_Dispay' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Video_Image_Processor.v:29]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 0 - type: integer 
	Parameter vsync_active bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'application' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:23]
WARNING: [Synth 8-6014] Unused sequential element block_en_reg was removed.  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:83]
WARNING: [Synth 8-5788] Register x_loc_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:123]
WARNING: [Synth 8-5788] Register y_loc_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:124]
WARNING: [Synth 8-5788] Register disx_a_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:126]
WARNING: [Synth 8-5788] Register disx_p_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:129]
WARNING: [Synth 8-5788] Register disy_p_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:130]
WARNING: [Synth 8-5788] Register disx_p2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:132]
WARNING: [Synth 8-5788] Register disy_p2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:133]
WARNING: [Synth 8-5788] Register disx_l_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:135]
WARNING: [Synth 8-5788] Register disy_l_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:136]
WARNING: [Synth 8-5788] Register disx_i_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:138]
WARNING: [Synth 8-5788] Register disy_i_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:139]
WARNING: [Synth 8-5788] Register disx_c_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:141]
WARNING: [Synth 8-5788] Register disy_c_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:142]
WARNING: [Synth 8-5788] Register disx_a2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:144]
WARNING: [Synth 8-5788] Register disy_a2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:145]
WARNING: [Synth 8-5788] Register disx_t_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:147]
WARNING: [Synth 8-5788] Register disy_t_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:148]
WARNING: [Synth 8-5788] Register disx_i2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:150]
WARNING: [Synth 8-5788] Register disy_i2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:151]
WARNING: [Synth 8-5788] Register disx_o_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:153]
WARNING: [Synth 8-5788] Register disy_o_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:154]
WARNING: [Synth 8-5788] Register disx_n_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:157]
WARNING: [Synth 8-5788] Register disy_n_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:158]
WARNING: [Synth 8-3848] Net disy_a in module/entity application does not have driver. [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:48]
INFO: [Synth 8-6155] done synthesizing module 'application' (3#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:23]
INFO: [Synth 8-6157] synthesizing module 'scaling' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:23]
WARNING: [Synth 8-5788] Register x_loc_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:69]
WARNING: [Synth 8-5788] Register y_loc_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:70]
WARNING: [Synth 8-5788] Register disx_s_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:73]
WARNING: [Synth 8-5788] Register disy_s_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:74]
WARNING: [Synth 8-5788] Register disx_c_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:76]
WARNING: [Synth 8-5788] Register disy_c_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:77]
WARNING: [Synth 8-5788] Register disx_a_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:79]
WARNING: [Synth 8-5788] Register disy_a_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:80]
WARNING: [Synth 8-5788] Register disx_l_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:82]
WARNING: [Synth 8-5788] Register disy_l_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:83]
WARNING: [Synth 8-5788] Register disx_i_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:85]
WARNING: [Synth 8-5788] Register disy_i_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:86]
WARNING: [Synth 8-5788] Register disx_n_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:88]
WARNING: [Synth 8-5788] Register disy_n_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:89]
WARNING: [Synth 8-5788] Register disx_g_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:91]
WARNING: [Synth 8-5788] Register disy_g_reg in module scaling is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:92]
INFO: [Synth 8-6155] done synthesizing module 'scaling' (4#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:23]
INFO: [Synth 8-6157] synthesizing module 'scoreboard' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin_dec' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/bin_dec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bin_dec' (5#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/bin_dec.v:3]
WARNING: [Synth 8-5788] Register x_loc_n_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:150]
WARNING: [Synth 8-5788] Register y_loc_n_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:151]
WARNING: [Synth 8-5788] Register disx_0_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:164]
WARNING: [Synth 8-5788] Register disy_0_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:165]
WARNING: [Synth 8-5788] Register disx_1_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:184]
WARNING: [Synth 8-5788] Register disy_1_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:185]
WARNING: [Synth 8-5788] Register disx_2_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:197]
WARNING: [Synth 8-5788] Register disy_2_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:198]
WARNING: [Synth 8-5788] Register disx_3_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:213]
WARNING: [Synth 8-5788] Register disy_3_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:214]
WARNING: [Synth 8-5788] Register disx_4_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:229]
WARNING: [Synth 8-5788] Register disy_4_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:230]
WARNING: [Synth 8-5788] Register disx_5_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:243]
WARNING: [Synth 8-5788] Register disy_5_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:244]
WARNING: [Synth 8-5788] Register disx_6_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:258]
WARNING: [Synth 8-5788] Register disy_6_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:259]
WARNING: [Synth 8-5788] Register disx_7_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:273]
WARNING: [Synth 8-5788] Register disy_7_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:274]
WARNING: [Synth 8-5788] Register disx_8_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:287]
WARNING: [Synth 8-5788] Register disy_8_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:288]
WARNING: [Synth 8-5788] Register disx_9_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:303]
WARNING: [Synth 8-5788] Register disy_9_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:304]
WARNING: [Synth 8-5788] Register x_loc_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:479]
WARNING: [Synth 8-5788] Register y_loc_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:480]
WARNING: [Synth 8-5788] Register disx_s_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:482]
WARNING: [Synth 8-5788] Register disy_s_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:483]
WARNING: [Synth 8-5788] Register disx_c_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:485]
WARNING: [Synth 8-5788] Register disy_c_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:486]
WARNING: [Synth 8-5788] Register disx_o_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:488]
WARNING: [Synth 8-5788] Register disy_o_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:489]
WARNING: [Synth 8-5788] Register disx_r_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:491]
WARNING: [Synth 8-5788] Register disy_r_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:492]
WARNING: [Synth 8-5788] Register disx_e_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:494]
WARNING: [Synth 8-5788] Register disy_e_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:495]
WARNING: [Synth 8-5788] Register disx_b_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:497]
WARNING: [Synth 8-5788] Register disy_b_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:498]
WARNING: [Synth 8-5788] Register disx_o2_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:500]
WARNING: [Synth 8-5788] Register disy_o2_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:501]
WARNING: [Synth 8-5788] Register disx_a_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:503]
WARNING: [Synth 8-5788] Register disy_a_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:504]
WARNING: [Synth 8-5788] Register disx_r2_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:506]
WARNING: [Synth 8-5788] Register disy_r2_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:507]
WARNING: [Synth 8-5788] Register disx_d_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:509]
WARNING: [Synth 8-5788] Register disy_d_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:510]
INFO: [Synth 8-6155] done synthesizing module 'scoreboard' (6#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:23]
WARNING: [Synth 8-5788] Register lcd_data_r0_reg in module VGA_Dispay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Video_Image_Processor.v:268]
WARNING: [Synth 8-5788] Register vga_hsync_reg in module VGA_Dispay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Video_Image_Processor.v:290]
WARNING: [Synth 8-5788] Register vga_vsync_reg in module VGA_Dispay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Video_Image_Processor.v:295]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Dispay' (7#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Video_Image_Processor.v:29]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/.Xil/Vivado-1844-DESKTOP-LEMV09J/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (8#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/.Xil/Vivado-1844-DESKTOP-LEMV09J/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7670_capture' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'Video_Image_Processor' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Video_Image_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'VIP_Bit_Erosion_Detector' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Bit_Erosion_Detector.v:34]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6157] synthesizing module 'VIP_Matrix_Generate_3X3_1Bit' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v:34]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6157] synthesizing module 'Shift_RAM_3X3_8bit' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/.Xil/Vivado-1844-DESKTOP-LEMV09J/realtime/Shift_RAM_3X3_8bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Shift_RAM_3X3_8bit' (9#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/.Xil/Vivado-1844-DESKTOP-LEMV09J/realtime/Shift_RAM_3X3_8bit_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (8) of module 'Shift_RAM_3X3_8bit' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v:91]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (8) of module 'Shift_RAM_3X3_8bit' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v:99]
INFO: [Synth 8-6155] done synthesizing module 'VIP_Matrix_Generate_3X3_1Bit' (10#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'VIP_Bit_Erosion_Detector' (11#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Bit_Erosion_Detector.v:34]
INFO: [Synth 8-6157] synthesizing module 'VIP_Bit_Dilation_Detector' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Bit_Dilation_Detector.v:34]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6155] done synthesizing module 'VIP_Bit_Dilation_Detector' (12#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Bit_Dilation_Detector.v:34]
INFO: [Synth 8-6157] synthesizing module 'Face_Posion' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:23]
	Parameter ROW_CNT bound to: 320 - type: integer 
	Parameter COL_CNT bound to: 240 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element per_frame_clken_r_reg was removed.  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:181]
WARNING: [Synth 8-6014] Unused sequential element per_frame_href_r_reg was removed.  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:182]
WARNING: [Synth 8-6014] Unused sequential element per_img_r_reg was removed.  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:184]
INFO: [Synth 8-6155] done synthesizing module 'Face_Posion' (13#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Video_Image_Processor' (14#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Video_Image_Processor.v:23]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:67]
WARNING: [Synth 8-3848] Net points in module/entity ov7670_capture does not have driver. [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_capture' (15#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'I2C_AV_Config' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_AV_Config.v:16]
	Parameter LUT_SIZE bound to: 167 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_AV_Config.v:104]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_OV7670_RGB565_Config.v:17]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config' (16#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_OV7670_RGB565_Config.v:17]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_Controller.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller' (17#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_Controller.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I2C_AV_Config' (18#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_AV_Config.v:16]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/.Xil/Vivado-1844-DESKTOP-LEMV09J/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (19#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/.Xil/Vivado-1844-DESKTOP-LEMV09J/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_top' (20#1) [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:23]
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_PWDN driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_RESET driven by constant 1
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[11]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[10]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[9]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[8]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[7]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[6]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[5]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[4]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[3]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[2]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[1]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[0]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[11]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[10]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[9]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[8]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[7]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[6]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[5]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[4]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[3]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[2]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[1]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[0]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[15]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[14]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[13]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[12]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[11]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[10]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[9]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[8]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[7]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[6]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[5]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[4]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[3]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[2]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[1]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[0]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[9]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[8]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[7]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[6]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[5]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[4]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[3]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[2]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[1]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[0]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[9]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[8]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[7]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[6]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[5]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[4]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[3]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[2]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[1]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[0]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port btn3
WARNING: [Synth 8-3331] design scoreboard has unconnected port sw0
WARNING: [Synth 8-3331] design scoreboard has unconnected port sw2
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[11]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[10]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[9]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[8]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[7]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[6]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[5]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[4]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[3]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[2]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[1]
WARNING: [Synth 8-3331] design scaling has unconnected port x_center[0]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[11]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[10]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[9]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[8]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[7]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[6]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[5]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[4]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[3]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[2]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[1]
WARNING: [Synth 8-3331] design scaling has unconnected port y_center[0]
WARNING: [Synth 8-3331] design scaling has unconnected port sw0
WARNING: [Synth 8-3331] design scaling has unconnected port sw1
WARNING: [Synth 8-3331] design application has unconnected port sw1
WARNING: [Synth 8-3331] design application has unconnected port sw2
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[15]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[14]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[13]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[12]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[11]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[10]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[9]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[8]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1100.344 ; gain = 336.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1100.344 ; gain = 336.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1100.344 ; gain = 336.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1100.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock/clock_in_context.xdc] for cell 'clock_inst'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock/clock_in_context.xdc] for cell 'clock_inst'
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'frame_buffer_inst'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'frame_buffer_inst'
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit_in_context.xdc] for cell 'capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u1_Shift_RAM_3X3_8bit'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit_in_context.xdc] for cell 'capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u1_Shift_RAM_3X3_8bit'
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit_in_context.xdc] for cell 'capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u2_Shift_RAM_3X3_8bit'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit_in_context.xdc] for cell 'capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u2_Shift_RAM_3X3_8bit'
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit_in_context.xdc] for cell 'capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u1_Shift_RAM_3X3_8bit'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit_in_context.xdc] for cell 'capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u1_Shift_RAM_3X3_8bit'
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit_in_context.xdc] for cell 'capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u2_Shift_RAM_3X3_8bit'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit_in_context.xdc] for cell 'capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u2_Shift_RAM_3X3_8bit'
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb_to_hdmi'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb_to_hdmi'
Parsing XDC File [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/constrs_1/new/OV7670_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/constrs_1/new/OV7670_top.xdc:21]
Finished Parsing XDC File [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/constrs_1/new/OV7670_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/constrs_1/new/OV7670_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ov7670_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/constrs_1/new/OV7670_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov7670_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov7670_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1222.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1222.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1222.207 ; gain = 458.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1222.207 ; gain = 458.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_125M. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock/clock_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_125M. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock/clock_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for clock_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for frame_buffer_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u1_Shift_RAM_3X3_8bit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u1_Shift_RAM_3X3_8bit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u2_Shift_RAM_3X3_8bit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for capture/u_Video_Image_Processor/VIP_Bit_Erosion_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u2_Shift_RAM_3X3_8bit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb_to_hdmi. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1222.207 ; gain = 458.801
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'disx_a_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:126]
INFO: [Synth 8-4471] merging register 'disy_p2_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:133]
INFO: [Synth 8-4471] merging register 'disy_l_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:136]
INFO: [Synth 8-4471] merging register 'disy_i_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:139]
INFO: [Synth 8-4471] merging register 'disy_c_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:142]
INFO: [Synth 8-4471] merging register 'disy_a2_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:145]
INFO: [Synth 8-4471] merging register 'disy_t_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:148]
INFO: [Synth 8-4471] merging register 'disy_i2_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:151]
INFO: [Synth 8-4471] merging register 'disy_o_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:154]
INFO: [Synth 8-4471] merging register 'disy_n_reg[9:0]' into 'disy_p_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:158]
INFO: [Synth 8-4471] merging register 'disx_s_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:73]
INFO: [Synth 8-4471] merging register 'disy_c_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:77]
INFO: [Synth 8-4471] merging register 'disy_a_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:80]
INFO: [Synth 8-4471] merging register 'disy_l_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:83]
INFO: [Synth 8-4471] merging register 'disy_i_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:86]
INFO: [Synth 8-4471] merging register 'disy_n_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:89]
INFO: [Synth 8-4471] merging register 'disy_g_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v:92]
INFO: [Synth 8-4471] merging register 'disx_s_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:482]
INFO: [Synth 8-4471] merging register 'disy_c_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:486]
INFO: [Synth 8-4471] merging register 'disy_o_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:489]
INFO: [Synth 8-4471] merging register 'disy_r_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:492]
INFO: [Synth 8-4471] merging register 'disy_e_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:495]
INFO: [Synth 8-4471] merging register 'disy_b_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:498]
INFO: [Synth 8-4471] merging register 'disy_o2_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:501]
INFO: [Synth 8-4471] merging register 'disy_a_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:504]
INFO: [Synth 8-4471] merging register 'disy_r2_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:507]
INFO: [Synth 8-4471] merging register 'disy_d_reg[9:0]' into 'disy_s_reg[9:0]' [C:/Users/11986/Desktop/OV7670_button/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:510]
INFO: [Synth 8-802] inferred FSM for state register 'mSetup_ST_reg' in module 'I2C_AV_Config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mSetup_ST_reg' using encoding 'sequential' in module 'I2C_AV_Config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1222.207 ; gain = 458.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 206   
	   3 Input     12 Bit       Adders := 19    
	   2 Input     11 Bit       Adders := 83    
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 62    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 5     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 5     
	  13 Input     11 Bit        Muxes := 1     
	  14 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  59 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module application 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 44    
	   3 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 23    
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 17    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	  13 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module scaling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 24    
	   3 Input     12 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 12    
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 9     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module bin_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module scoreboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 136   
	   3 Input     12 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 47    
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 34    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	  14 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module VGA_Dispay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module VIP_Matrix_Generate_3X3_1Bit__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module VIP_Bit_Erosion_Detector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module VIP_Matrix_Generate_3X3_1Bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module VIP_Bit_Dilation_Detector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module Face_Posion 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 4     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 30    
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
Module I2C_AV_Config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_PWDN driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_RESET driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\cnt_reg[18] )
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_9_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_9_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_9_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_9_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_9_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_9_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_9_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_9_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_9_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_9_reg[9]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_9_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_9_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_9_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_9_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_9_reg[4]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_9_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_9_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_9_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_9_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_9_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disy_9_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_8_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_8_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_8_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_8_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_8_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_8_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_8_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_8_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_8_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_8_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_8_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_8_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_8_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_8_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_8_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_8_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_8_reg[9]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_8_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_8_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_8_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_8_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_8_reg[4]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_8_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_8_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_8_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_8_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_8_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disy_8_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[4]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_7_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_7_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_7_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_7_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_7_reg[9]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_7_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_7_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_7_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_7_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_7_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_7_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_7_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_7_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_7_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_7_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_7_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_7_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_7_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disx_7_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_6_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_6_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_6_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[4]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_6_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_6_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_6_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_6_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_6_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_6_reg[9]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_6_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_6_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_6_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_6_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_6_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_6_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_6_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_6_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_6_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_6_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_6_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_6_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_6_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_6_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_6_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disx_6_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_5_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_5_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_5_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_5_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_5_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_5_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_5_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_5_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disx_5_reg[9]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_5_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_5_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_5_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_5_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_5_reg[4]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_5_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_5_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_5_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_5_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_5_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disy_5_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[0]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[1]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[2]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_4_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[3]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_4_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[4]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_4_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[5]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_4_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[6]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_4_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[7]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_4_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[8]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disy_4_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_VGA_Dispay/u_scoreboard/disy_4_reg[9]' (FDE) to 'u_VGA_Dispay/u_scoreboard/disx_4_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disx_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disy_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disx_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disx_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\disy_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_scoreboard/\y_loc_n_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\y_loc_n_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_scoreboard/\x_loc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\x_loc_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/y_g_inferred/\y_g_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_application/\x_g_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_application/\x_loc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\x_loc_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_VGA_Dispay/u_scaling/\x_loc_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scaling/\disx_g_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/\x_center_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scaling/\lcd_scaling_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_application/\lcd_block_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_VGA_Dispay/u_scoreboard/\lcd_scoreboard_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\btn_debounce/c_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIC/mI2C_CLK_DIV_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\btn_debounce/o_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1222.207 ; gain = 458.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-------------------------------------+---------------+----------------+
|Module Name              | RTL Object                          | Depth x Width | Implemented As | 
+-------------------------+-------------------------------------+---------------+----------------+
|I2C_OV7670_RGB565_Config | LUT_DATA                            | 256x16        | LUT            | 
|I2C_Controller           | I2C_BIT                             | 64x1          | LUT            | 
|I2C_AV_Config            | u_I2C_Controller/I2C_BIT            | 64x1          | LUT            | 
|I2C_AV_Config            | u_I2C_OV7725_RGB565_Config/LUT_DATA | 256x16        | LUT            | 
+-------------------------+-------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1222.207 ; gain = 458.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1237.734 ; gain = 474.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1239.727 ; gain = 476.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1242.527 ; gain = 479.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1242.527 ; gain = 479.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1242.527 ; gain = 479.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1242.527 ; gain = 479.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1242.527 ; gain = 479.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1242.527 ; gain = 479.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clock              |         1|
|2     |frame_buffer       |         1|
|3     |rgb2dvi_0          |         1|
|4     |Shift_RAM_3X3_8bit |         4|
+------+-------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |Shift_RAM_3X3_8bit    |     1|
|2     |Shift_RAM_3X3_8bit__4 |     1|
|3     |Shift_RAM_3X3_8bit__5 |     1|
|4     |Shift_RAM_3X3_8bit__6 |     1|
|5     |clock                 |     1|
|6     |frame_buffer          |     1|
|7     |rgb2dvi_0             |     1|
|8     |BUFG                  |     1|
|9     |CARRY4                |   883|
|10    |LUT1                  |   288|
|11    |LUT2                  |  2722|
|12    |LUT3                  |   707|
|13    |LUT4                  |   188|
|14    |LUT5                  |   121|
|15    |LUT6                  |   336|
|16    |MUXF7                 |    10|
|17    |MUXF8                 |     4|
|18    |FDCE                  |   401|
|19    |FDPE                  |     7|
|20    |FDRE                  |   194|
|21    |IBUF                  |    16|
|22    |IOBUF                 |     1|
|23    |OBUF                  |     5|
+------+----------------------+------+

Report Instance Areas: 
+------+---------------------------------------+----------------------------------------+------+
|      |Instance                               |Module                                  |Cells |
+------+---------------------------------------+----------------------------------------+------+
|1     |top                                    |                                        |  5941|
|2     |  IIC                                  |I2C_AV_Config                           |   246|
|3     |    u_I2C_Controller                   |I2C_Controller                          |    95|
|4     |    u_I2C_OV7725_RGB565_Config         |I2C_OV7670_RGB565_Config                |    81|
|5     |  capture                              |ov7670_capture                          |   625|
|6     |    u_Video_Image_Processor            |Video_Image_Processor                   |   444|
|7     |      Face_Posion_inst                 |Face_Posion                             |   313|
|8     |      VIP_Bit_Dilation_Detector_inst   |VIP_Bit_Erosion_Detector                |    72|
|9     |        u_VIP_Matrix_Generate_3X3_1Bit |VIP_Matrix_Generate_3X3_1Bit__xdcDup__1 |    42|
|10    |      VIP_Bit_Erosion_Detector_inst    |VIP_Bit_Dilation_Detector               |    59|
|11    |        u_VIP_Matrix_Generate_3X3_1Bit |VIP_Matrix_Generate_3X3_1Bit            |    40|
|12    |  u_VGA_Dispay                         |VGA_Dispay                              |  4998|
|13    |    u_application                      |application                             |   933|
|14    |    u_scaling                          |scaling                                 |   286|
|15    |    u_scoreboard                       |scoreboard                              |  1111|
|16    |      u_bin_dec                        |bin_dec                                 |    94|
+------+---------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1242.527 ; gain = 479.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1242.527 ; gain = 357.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1242.527 ; gain = 479.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1253.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1254.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
288 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1254.527 ; gain = 790.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1254.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/ov7670_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov7670_top_utilization_synth.rpt -pb ov7670_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 21:59:10 2020...
