// Seed: 55045676
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6
);
  id_8 :
  assert property (@(-1) 1)
  else id_8 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    input tri1 id_3,
    output wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input uwire id_7,
    output wor id_8,
    input tri id_9,
    output wor id_10,
    input wire id_11,
    input tri1 id_12,
    output uwire id_13,
    output uwire id_14,
    input uwire id_15,
    input wand id_16,
    output wire id_17
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_6,
      id_3,
      id_15,
      id_3,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
