# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2_jiajianfaqi.srcs/sources_1/new/addsub_param.v" \
"../../../../project_2_jiajianfaqi.srcs/sources_1/new/digit_mux.v" \
"../../../../project_2_jiajianfaqi.srcs/sources_1/new/full_adder.v" \
"../../../../project_2_jiajianfaqi.srcs/sources_1/new/hex7seg.v" \
"../../../../project_2_jiajianfaqi.srcs/sources_1/new/top32.v" \
"../../../../project_2_jiajianfaqi.srcs/sim_1/new/tp_addsub32.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
