{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 23:30:40 2013 " "Info: Processing started: Mon Apr 08 23:30:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Info: Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/system_memory.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Info: Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/system_memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALUa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUa-description " "Info: Found design unit 1: ALUa-description" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALUa " "Info: Found entity 1: ALUa" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Info: Found design unit 1: control-description" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_TEST_Sim.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_TEST_Sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Info: Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Info: Found entity 1: CPU_TEST_Sim" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-behavior " "Info: Found design unit 1: cpu1-behavior" {  } { { "cpu1.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/cpu1.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Info: Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/cpu1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DPandMMD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DPandMMD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DPandMMD-description " "Info: Found design unit 1: DPandMMD-description" {  } { { "DPandMMD.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DPandMMD " "Info: Found entity 1: DPandMMD" {  } { { "DPandMMD.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lze.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lze-description " "Info: Found design unit 1: lze-description" {  } { { "lze.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/lze.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lze " "Info: Found entity 1: lze" {  } { { "lze.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/lze.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Description " "Info: Found design unit 1: memory-Description" {  } { { "memory.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/memory.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/memory.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Info: Found design unit 1: pc-description" {  } { { "pc.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/pc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/pc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reducer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reducer-description " "Info: Found design unit 1: reducer-description" {  } { { "reducer.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/reducer.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reducer " "Info: Found entity 1: reducer" {  } { { "reducer.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/reducer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-description " "Info: Found design unit 1: register32-description" {  } { { "register32.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/register32.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Info: Found entity 1: register32" {  } { { "register32.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/register32.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset-description " "Info: Found design unit 1: reset-description" {  } { { "reset.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/reset.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reset " "Info: Found entity 1: reset" {  } { { "reset.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/reset.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threeto1mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file threeto1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeto1mux-sigh " "Info: Found design unit 1: threeto1mux-sigh" {  } { { "threeto1mux.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/threeto1mux.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 threeto1mux " "Info: Found entity 1: threeto1mux" {  } { { "threeto1mux.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/threeto1mux.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoto1Mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file twoto1Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoto1Mux-description " "Info: Found design unit 1: twoto1Mux-description" {  } { { "twoto1Mux.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/twoto1Mux.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 twoto1Mux " "Info: Found entity 1: twoto1Mux" {  } { { "twoto1Mux.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/twoto1Mux.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uze.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uze-description " "Info: Found design unit 1: uze-description" {  } { { "uze.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/uze.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uze " "Info: Found entity 1: uze" {  } { { "uze.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/uze.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TEST_Sim " "Info: Elaborating entity \"CPU_TEST_Sim\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Info: Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "CPU_TEST_Sim.vhd" "main_memory" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "C:/Users/michael/Desktop/lab6final/system_memory.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/system_memory.vhd" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_TEST_Sim.mif " "Info: Parameter \"init_file\" = \"CPU_TEST_Sim.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "system_memory.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/system_memory.vhd" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ped1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ped1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ped1 " "Info: Found entity 1: altsyncram_ped1" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ped1 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated " "Info: Elaborating entity \"altsyncram_ped1\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Info: Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "CPU_TEST_Sim.vhd" "main_processor" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wEn cpu1.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at cpu1.vhd(14): used implicit default value for signal \"wEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/cpu1.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sclr_pcout cpu1.vhd(93) " "Warning (10036): Verilog HDL or VHDL warning at cpu1.vhd(93): object \"sclr_pcout\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/cpu1.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sclr_pc cpu1.vhd(104) " "Warning (10541): VHDL Signal Declaration warning at cpu1.vhd(104): used implicit default value for signal \"sclr_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/cpu1.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset cpu1:main_processor\|reset:thereset " "Info: Elaborating entity \"reset\" for hierarchy \"cpu1:main_processor\|reset:thereset\"" {  } { { "cpu1.vhd" "thereset" { Text "C:/Users/michael/Desktop/lab6final/cpu1.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu1:main_processor\|control:thecontrol " "Info: Elaborating entity \"control\" for hierarchy \"cpu1:main_processor\|control:thecontrol\"" {  } { { "cpu1.vhd" "thecontrol" { Text "C:/Users/michael/Desktop/lab6final/cpu1.vhd" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Mux control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"PC_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z control.vhd(28) " "Info (10041): Inferred latch for \"ld_Z\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C control.vhd(28) " "Info (10041): Inferred latch for \"ld_C\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B control.vhd(28) " "Info (10041): Inferred latch for \"ld_B\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A control.vhd(28) " "Info (10041): Inferred latch for \"ld_A\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z control.vhd(28) " "Info (10041): Inferred latch for \"clr_Z\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C control.vhd(28) " "Info (10041): Inferred latch for \"clr_C\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B control.vhd(28) " "Info (10041): Inferred latch for \"clr_B\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A control.vhd(28) " "Info (10041): Inferred latch for \"clr_A\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR control.vhd(28) " "Info (10041): Inferred latch for \"ld_IR\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR control.vhd(28) " "Info (10041): Inferred latch for \"clr_IR\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] control.vhd(28) " "Info (10041): Inferred latch for \"ALU_op\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] control.vhd(28) " "Info (10041): Inferred latch for \"ALU_op\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] control.vhd(28) " "Info (10041): Inferred latch for \"ALU_op\[2\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] control.vhd(28) " "Info (10041): Inferred latch for \"DATA_Mux\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] control.vhd(28) " "Info (10041): Inferred latch for \"DATA_Mux\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] control.vhd(28) " "Info (10041): Inferred latch for \"IM_MUX2\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] control.vhd(28) " "Info (10041): Inferred latch for \"IM_MUX2\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux control.vhd(28) " "Info (10041): Inferred latch for \"REG_Mux\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 control.vhd(28) " "Info (10041): Inferred latch for \"IM_MUX1\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Mux control.vhd(28) " "Info (10041): Inferred latch for \"PC_Mux\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPandMMD cpu1:main_processor\|DPandMMD:thedatapath " "Info: Elaborating entity \"DPandMMD\" for hierarchy \"cpu1:main_processor\|DPandMMD:thedatapath\"" {  } { { "cpu1.vhd" "thedatapath" { Text "C:/Users/michael/Desktop/lab6final/cpu1.vhd" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "derek DPandMMD.vhd(117) " "Warning (10541): VHDL Signal Declaration warning at DPandMMD.vhd(117): used implicit default value for signal \"derek\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DPandMMD.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "erin DPandMMD.vhd(118) " "Warning (10541): VHDL Signal Declaration warning at DPandMMD.vhd(118): used implicit default value for signal \"erin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DPandMMD.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "frank DPandMMD.vhd(119) " "Warning (10541): VHDL Signal Declaration warning at DPandMMD.vhd(119): used implicit default value for signal \"frank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DPandMMD.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kevin DPandMMD.vhd(124) " "Warning (10036): Verilog HDL or VHDL warning at DPandMMD.vhd(124): object \"kevin\" assigned a value but never read" {  } { { "DPandMMD.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory cpu1:main_processor\|DPandMMD:thedatapath\|memory:datamem " "Info: Elaborating entity \"memory\" for hierarchy \"cpu1:main_processor\|DPandMMD:thedatapath\|memory:datamem\"" {  } { { "DPandMMD.vhd" "datamem" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out memory.vhd(11) " "Warning (10541): VHDL Signal Declaration warning at memory.vhd(11): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/memory.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp memory.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at memory.vhd(16): object \"temp\" assigned a value but never read" {  } { { "memory.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/memory.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoto1Mux cpu1:main_processor\|DPandMMD:thedatapath\|twoto1Mux:regmux " "Info: Elaborating entity \"twoto1Mux\" for hierarchy \"cpu1:main_processor\|DPandMMD:thedatapath\|twoto1Mux:regmux\"" {  } { { "DPandMMD.vhd" "regmux" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reducer cpu1:main_processor\|DPandMMD:thedatapath\|reducer:reducer1 " "Info: Elaborating entity \"reducer\" for hierarchy \"cpu1:main_processor\|DPandMMD:thedatapath\|reducer:reducer1\"" {  } { { "DPandMMD.vhd" "reducer1" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|DPandMMD:thedatapath\|pc:dapc " "Info: Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|DPandMMD:thedatapath\|pc:dapc\"" {  } { { "DPandMMD.vhd" "dapc" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lze cpu1:main_processor\|DPandMMD:thedatapath\|lze:lze1 " "Info: Elaborating entity \"lze\" for hierarchy \"cpu1:main_processor\|DPandMMD:thedatapath\|lze:lze1\"" {  } { { "DPandMMD.vhd" "lze1" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeto1mux cpu1:main_processor\|DPandMMD:thedatapath\|threeto1mux:datamux " "Info: Elaborating entity \"threeto1mux\" for hierarchy \"cpu1:main_processor\|DPandMMD:thedatapath\|threeto1mux:datamux\"" {  } { { "DPandMMD.vhd" "datamux" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUa cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman " "Info: Elaborating entity \"ALUa\" for hierarchy \"cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\"" {  } { { "DPandMMD.vhd" "aluman" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(23) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(23): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(26) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(26): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(28): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(29) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(29): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(37) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(37): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(40) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(40): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(42) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(42): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(43) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(43): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(51) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(51): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(54) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(54): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(55) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(55): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(56) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(56): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(58) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(58): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(59) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(59): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(74) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(74): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(75) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(75): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(76) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(76): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(78) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(78): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(82) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(82): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(85) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(85): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(86) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(86): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(87) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(87): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(89) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(89): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(90) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(90): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(98) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(98): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(106) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(106): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(109) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(109): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(111) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(111): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(112) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(112): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(120) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(120): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(123) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(123): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALUa.vhd(125) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(125): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tresult ALUa.vhd(126) " "Warning (10492): VHDL Process Statement warning at ALUa.vhd(126): signal \"tresult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tresult ALUa.vhd(18) " "Warning (10631): VHDL Process Statement warning at ALUa.vhd(18): inferring latch(es) for signal or variable \"tresult\", which holds its previous value in one or more paths through the process" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALUa.vhd(18) " "Warning (10631): VHDL Process Statement warning at ALUa.vhd(18): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALUa.vhd(18) " "Warning (10631): VHDL Process Statement warning at ALUa.vhd(18): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[0\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[1\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[2\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[3\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[4\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[5\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[6\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[7\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[8\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[9\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[10\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[11\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[12\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[13\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[14\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[15\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[16\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[17\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[18\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[19\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[20\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[21\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[22\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[23\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[24\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[25\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[26\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[27\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[28\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[29\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[30\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"temp\[31\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[0\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[1\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[2\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[3\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[4\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[5\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[6\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[7\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[8\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[9\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[10\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[11\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[12\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[13\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[14\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[15\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[16\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[17\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[18\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[19\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[20\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[21\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[22\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[23\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[24\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[25\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[26\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[27\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[28\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[29\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[30\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"result\[31\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[0\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[0\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[1\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[1\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[2\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[2\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[3\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[3\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[4\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[4\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[5\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[5\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[6\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[6\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[7\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[7\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[8\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[8\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[9\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[9\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[10\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[10\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[11\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[11\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[12\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[12\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[13\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[13\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[14\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[14\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[15\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[15\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[16\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[16\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[17\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[17\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[18\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[18\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[19\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[19\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[20\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[20\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[21\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[21\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[22\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[22\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[23\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[23\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[24\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[24\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[25\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[25\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[26\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[26\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[27\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[27\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[28\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[28\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[29\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[29\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[30\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[30\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tresult\[31\] ALUa.vhd(18) " "Info (10041): Inferred latch for \"tresult\[31\]\" at ALUa.vhd(18)" {  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uze cpu1:main_processor\|DPandMMD:thedatapath\|uze:uze1 " "Info: Elaborating entity \"uze\" for hierarchy \"cpu1:main_processor\|DPandMMD:thedatapath\|uze:uze1\"" {  } { { "DPandMMD.vhd" "uze1" { Text "C:/Users/michael/Desktop/lab6final/DPandMMD.vhd" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[31\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Latch cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Latch cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|ALU_op\[0\] " "Warning: Latch cpu1:main_processor\|control:thecontrol\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[0\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[1\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[2\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[3\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[4\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[5\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[6\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[7\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[8\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[9\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[10\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[11\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[12\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[13\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[14\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[15\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[16\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[17\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[18\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[19\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[20\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[21\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[22\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[23\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[24\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[25\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[26\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[27\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[28\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[29\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[30\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[31\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|tresult\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|IM_MUX2\[0\] " "Warning: Latch cpu1:main_processor\|control:thecontrol\|IM_MUX2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[30\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[0\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[1\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[2\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[3\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[4\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[5\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[6\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[7\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[8\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[9\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[10\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[11\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[12\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[13\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[14\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[15\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[16\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[17\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[18\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[19\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[20\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[21\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[22\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[23\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[24\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[25\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[26\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[27\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[28\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[29\] " "Warning: Latch cpu1:main_processor\|DPandMMD:thedatapath\|ALUa:aluman\|temp\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:thecontrol\|ALU_op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:thecontrol\|ALU_op\[2\]" {  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALUa.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/ALUa.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:thecontrol\|PC_Mux " "Warning: Latch cpu1:main_processor\|control:thecontrol\|PC_Mux has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_ped1:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_ped1.tdf" "" { Text "C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf" 33 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/control.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[0\] GND " "Warning (13410): Pin \"outA\[0\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[1\] GND " "Warning (13410): Pin \"outA\[1\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[2\] GND " "Warning (13410): Pin \"outA\[2\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[3\] GND " "Warning (13410): Pin \"outA\[3\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[4\] GND " "Warning (13410): Pin \"outA\[4\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[5\] GND " "Warning (13410): Pin \"outA\[5\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[6\] GND " "Warning (13410): Pin \"outA\[6\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[7\] GND " "Warning (13410): Pin \"outA\[7\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[8\] GND " "Warning (13410): Pin \"outA\[8\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[9\] GND " "Warning (13410): Pin \"outA\[9\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[10\] GND " "Warning (13410): Pin \"outA\[10\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[11\] GND " "Warning (13410): Pin \"outA\[11\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[12\] GND " "Warning (13410): Pin \"outA\[12\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[13\] GND " "Warning (13410): Pin \"outA\[13\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[14\] GND " "Warning (13410): Pin \"outA\[14\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[15\] GND " "Warning (13410): Pin \"outA\[15\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[16\] GND " "Warning (13410): Pin \"outA\[16\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[17\] GND " "Warning (13410): Pin \"outA\[17\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[18\] GND " "Warning (13410): Pin \"outA\[18\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[19\] GND " "Warning (13410): Pin \"outA\[19\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[20\] GND " "Warning (13410): Pin \"outA\[20\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[21\] GND " "Warning (13410): Pin \"outA\[21\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[22\] GND " "Warning (13410): Pin \"outA\[22\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[23\] GND " "Warning (13410): Pin \"outA\[23\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[24\] GND " "Warning (13410): Pin \"outA\[24\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[25\] GND " "Warning (13410): Pin \"outA\[25\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[26\] GND " "Warning (13410): Pin \"outA\[26\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[27\] GND " "Warning (13410): Pin \"outA\[27\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[28\] GND " "Warning (13410): Pin \"outA\[28\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[29\] GND " "Warning (13410): Pin \"outA\[29\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[30\] GND " "Warning (13410): Pin \"outA\[30\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[31\] GND " "Warning (13410): Pin \"outA\[31\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[0\] GND " "Warning (13410): Pin \"outB\[0\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[1\] GND " "Warning (13410): Pin \"outB\[1\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[2\] GND " "Warning (13410): Pin \"outB\[2\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[3\] GND " "Warning (13410): Pin \"outB\[3\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[4\] GND " "Warning (13410): Pin \"outB\[4\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[5\] GND " "Warning (13410): Pin \"outB\[5\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[6\] GND " "Warning (13410): Pin \"outB\[6\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[7\] GND " "Warning (13410): Pin \"outB\[7\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[8\] GND " "Warning (13410): Pin \"outB\[8\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[9\] GND " "Warning (13410): Pin \"outB\[9\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[10\] GND " "Warning (13410): Pin \"outB\[10\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[11\] GND " "Warning (13410): Pin \"outB\[11\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[12\] GND " "Warning (13410): Pin \"outB\[12\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[13\] GND " "Warning (13410): Pin \"outB\[13\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[14\] GND " "Warning (13410): Pin \"outB\[14\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[15\] GND " "Warning (13410): Pin \"outB\[15\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[16\] GND " "Warning (13410): Pin \"outB\[16\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[17\] GND " "Warning (13410): Pin \"outB\[17\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[18\] GND " "Warning (13410): Pin \"outB\[18\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[19\] GND " "Warning (13410): Pin \"outB\[19\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[20\] GND " "Warning (13410): Pin \"outB\[20\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[21\] GND " "Warning (13410): Pin \"outB\[21\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[22\] GND " "Warning (13410): Pin \"outB\[22\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[23\] GND " "Warning (13410): Pin \"outB\[23\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[24\] GND " "Warning (13410): Pin \"outB\[24\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[25\] GND " "Warning (13410): Pin \"outB\[25\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[26\] GND " "Warning (13410): Pin \"outB\[26\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[27\] GND " "Warning (13410): Pin \"outB\[27\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[28\] GND " "Warning (13410): Pin \"outB\[28\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[29\] GND " "Warning (13410): Pin \"outB\[29\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[30\] GND " "Warning (13410): Pin \"outB\[30\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[31\] GND " "Warning (13410): Pin \"outB\[31\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[0\] GND " "Warning (13410): Pin \"outIR\[0\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[1\] GND " "Warning (13410): Pin \"outIR\[1\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[2\] GND " "Warning (13410): Pin \"outIR\[2\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[3\] GND " "Warning (13410): Pin \"outIR\[3\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[4\] GND " "Warning (13410): Pin \"outIR\[4\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[5\] GND " "Warning (13410): Pin \"outIR\[5\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[6\] GND " "Warning (13410): Pin \"outIR\[6\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[7\] GND " "Warning (13410): Pin \"outIR\[7\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[8\] GND " "Warning (13410): Pin \"outIR\[8\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[9\] GND " "Warning (13410): Pin \"outIR\[9\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[10\] GND " "Warning (13410): Pin \"outIR\[10\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[11\] GND " "Warning (13410): Pin \"outIR\[11\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[12\] GND " "Warning (13410): Pin \"outIR\[12\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[13\] GND " "Warning (13410): Pin \"outIR\[13\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[14\] GND " "Warning (13410): Pin \"outIR\[14\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[15\] GND " "Warning (13410): Pin \"outIR\[15\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[16\] GND " "Warning (13410): Pin \"outIR\[16\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[17\] GND " "Warning (13410): Pin \"outIR\[17\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[18\] GND " "Warning (13410): Pin \"outIR\[18\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[19\] GND " "Warning (13410): Pin \"outIR\[19\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[20\] GND " "Warning (13410): Pin \"outIR\[20\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[21\] GND " "Warning (13410): Pin \"outIR\[21\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[22\] GND " "Warning (13410): Pin \"outIR\[22\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[23\] GND " "Warning (13410): Pin \"outIR\[23\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[24\] GND " "Warning (13410): Pin \"outIR\[24\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[25\] GND " "Warning (13410): Pin \"outIR\[25\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[26\] GND " "Warning (13410): Pin \"outIR\[26\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[27\] GND " "Warning (13410): Pin \"outIR\[27\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[28\] GND " "Warning (13410): Pin \"outIR\[28\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[29\] GND " "Warning (13410): Pin \"outIR\[29\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[30\] GND " "Warning (13410): Pin \"outIR\[30\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outIR\[31\] GND " "Warning (13410): Pin \"outIR\[31\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "wEn GND " "Warning (13410): Pin \"wEn\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[0\] GND " "Warning (13410): Pin \"memDataIn\[0\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[1\] GND " "Warning (13410): Pin \"memDataIn\[1\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[2\] GND " "Warning (13410): Pin \"memDataIn\[2\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[3\] GND " "Warning (13410): Pin \"memDataIn\[3\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[4\] GND " "Warning (13410): Pin \"memDataIn\[4\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[5\] GND " "Warning (13410): Pin \"memDataIn\[5\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[6\] GND " "Warning (13410): Pin \"memDataIn\[6\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[7\] GND " "Warning (13410): Pin \"memDataIn\[7\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[8\] GND " "Warning (13410): Pin \"memDataIn\[8\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[9\] GND " "Warning (13410): Pin \"memDataIn\[9\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[10\] GND " "Warning (13410): Pin \"memDataIn\[10\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[11\] GND " "Warning (13410): Pin \"memDataIn\[11\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[12\] GND " "Warning (13410): Pin \"memDataIn\[12\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[13\] GND " "Warning (13410): Pin \"memDataIn\[13\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[14\] GND " "Warning (13410): Pin \"memDataIn\[14\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[15\] GND " "Warning (13410): Pin \"memDataIn\[15\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[16\] GND " "Warning (13410): Pin \"memDataIn\[16\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[17\] GND " "Warning (13410): Pin \"memDataIn\[17\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[18\] GND " "Warning (13410): Pin \"memDataIn\[18\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[19\] GND " "Warning (13410): Pin \"memDataIn\[19\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[20\] GND " "Warning (13410): Pin \"memDataIn\[20\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[21\] GND " "Warning (13410): Pin \"memDataIn\[21\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[22\] GND " "Warning (13410): Pin \"memDataIn\[22\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[23\] GND " "Warning (13410): Pin \"memDataIn\[23\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[24\] GND " "Warning (13410): Pin \"memDataIn\[24\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[25\] GND " "Warning (13410): Pin \"memDataIn\[25\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[26\] GND " "Warning (13410): Pin \"memDataIn\[26\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[27\] GND " "Warning (13410): Pin \"memDataIn\[27\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[28\] GND " "Warning (13410): Pin \"memDataIn\[28\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[29\] GND " "Warning (13410): Pin \"memDataIn\[29\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[30\] GND " "Warning (13410): Pin \"memDataIn\[30\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memDataIn\[31\] GND " "Warning (13410): Pin \"memDataIn\[31\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "T_Info\[0\] GND " "Warning (13410): Pin \"T_Info\[0\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "544 " "Info: Implemented 544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Info: Implemented 206 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Info: Implemented 303 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 336 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 336 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 23:30:42 2013 " "Info: Processing ended: Mon Apr 08 23:30:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
