22:37:15 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
22:37:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
22:37:28 INFO  : Registering command handlers for Vitis TCF services
22:37:30 INFO  : Platform repository initialization has completed.
22:37:32 INFO  : XSCT server has started successfully.
22:37:33 INFO  : Successfully done setting XSCT server connection channel  
22:37:33 INFO  : plnx-install-location is set to ''
22:37:33 INFO  : Successfully done query RDI_DATADIR 
22:37:33 INFO  : Successfully done setting workspace for the tool. 
22:39:52 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper
22:39:52 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:39:54 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:39:57 INFO  : Platform 'Shrinking_Layer_DDR_Test_wrapper' is added to custom repositories.
22:40:14 INFO  : Platform 'Shrinking_Layer_DDR_Test_wrapper' is added to custom repositories.
22:48:01 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper
22:48:01 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/Shrinking_Layer_DDR_Test_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:48:04 INFO  : Checking for BSP changes to sync application flags for project 'Shrinking_Layer_DDR_Test'...
22:48:43 INFO  : Checking for BSP changes to sync application flags for project 'Shrinking_Layer_DDR_Test'...
22:49:17 INFO  : Result from executing command 'removePlatformRepo': 
22:50:55 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper
22:50:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:50:57 INFO  : Checking for BSP changes to sync application flags for project 'Shrinking_Layer_DDR_Test'...
22:51:45 INFO  : Result from executing command 'removePlatformRepo': 
22:53:36 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper
22:53:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:53:39 INFO  : Checking for BSP changes to sync application flags for project 'Shrinking_Layer_DDR_Test'...
23:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:40 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
23:00:40 INFO  : 'jtag frequency' command is executed.
23:00:40 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:00:40 INFO  : Context for 'APU' is selected.
23:00:41 INFO  : System reset is completed.
23:00:44 INFO  : 'after 3000' command is executed.
23:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
23:01:00 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit"
23:01:00 INFO  : Context for 'APU' is selected.
23:01:01 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa'.
23:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:01 INFO  : Context for 'APU' is selected.
23:01:01 INFO  : Boot mode is read from the target.
23:01:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:01:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:01:03 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:01:04 INFO  : 'set bp_1_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:01:05 INFO  : 'con -block -timeout 60' command is executed.
23:01:05 INFO  : 'bpremove $bp_1_3_fsbl_bp' command is executed.
23:01:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:01:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:01:18 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
23:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_1_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:01:19 INFO  : 'con' command is executed.
23:01:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:01:19 INFO  : Disconnected from the channel tcfchan#6.
23:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:16 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
23:03:16 INFO  : 'jtag frequency' command is executed.
23:03:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:03:16 INFO  : Context for 'APU' is selected.
23:03:16 INFO  : System reset is completed.
23:03:19 INFO  : 'after 3000' command is executed.
23:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
23:03:35 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit"
23:03:35 INFO  : Context for 'APU' is selected.
23:03:36 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa'.
23:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:36 INFO  : Context for 'APU' is selected.
23:03:36 INFO  : Boot mode is read from the target.
23:03:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:03:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:03:37 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:03:37 INFO  : 'set bp_3_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:03:39 INFO  : 'con -block -timeout 60' command is executed.
23:03:39 INFO  : 'bpremove $bp_3_37_fsbl_bp' command is executed.
23:03:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:03:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:03:52 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
23:03:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_3_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:03:52 INFO  : 'con' command is executed.
23:03:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:03:52 INFO  : Disconnected from the channel tcfchan#7.
23:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:27 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
23:07:27 INFO  : 'jtag frequency' command is executed.
23:07:27 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:07:27 INFO  : Context for 'APU' is selected.
23:07:28 INFO  : System reset is completed.
23:07:31 INFO  : 'after 3000' command is executed.
23:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
23:07:47 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit"
23:07:47 INFO  : Context for 'APU' is selected.
23:07:48 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa'.
23:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:48 INFO  : Context for 'APU' is selected.
23:07:48 INFO  : Boot mode is read from the target.
23:07:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:07:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:07:49 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:07:49 INFO  : 'set bp_7_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:07:51 INFO  : 'con -block -timeout 60' command is executed.
23:07:51 INFO  : 'bpremove $bp_7_49_fsbl_bp' command is executed.
23:07:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:07:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:08:05 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
23:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_7_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:08:05 INFO  : 'con' command is executed.
23:08:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:08:06 INFO  : Disconnected from the channel tcfchan#8.
15:02:12 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
15:02:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
15:02:18 INFO  : XSCT server has started successfully.
15:02:18 INFO  : plnx-install-location is set to ''
15:02:18 INFO  : Successfully done setting XSCT server connection channel  
15:02:18 INFO  : Successfully done setting workspace for the tool. 
15:02:19 INFO  : Registering command handlers for Vitis TCF services
15:02:19 INFO  : Successfully done query RDI_DATADIR 
15:02:21 INFO  : Platform repository initialization has completed.
16:21:53 INFO  : Result from executing command 'removePlatformRepo': 
16:25:08 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper
16:25:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:25:13 INFO  : Checking for BSP changes to sync application flags for project 'Shrinking_Layer_DDR_Test'...
16:29:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:29:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:52 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:29:52 INFO  : 'jtag frequency' command is executed.
16:29:52 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:29:52 INFO  : Context for 'APU' is selected.
16:29:52 INFO  : System reset is completed.
16:29:55 INFO  : 'after 3000' command is executed.
16:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:30:11 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit"
16:30:11 INFO  : Context for 'APU' is selected.
16:30:12 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa'.
16:30:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:12 INFO  : Context for 'APU' is selected.
16:30:12 INFO  : Boot mode is read from the target.
16:30:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:14 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:15 INFO  : 'set bp_30_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:30:16 INFO  : 'con -block -timeout 60' command is executed.
16:30:16 INFO  : 'bpremove $bp_30_14_fsbl_bp' command is executed.
16:30:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:28 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_30_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:28 INFO  : 'con' command is executed.
16:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:30:28 INFO  : Disconnected from the channel tcfchan#3.
15:17:04 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
15:17:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
15:17:09 INFO  : XSCT server has started successfully.
15:17:09 INFO  : plnx-install-location is set to ''
15:17:09 INFO  : Successfully done setting XSCT server connection channel  
15:17:09 INFO  : Successfully done setting workspace for the tool. 
15:17:11 INFO  : Platform repository initialization has completed.
15:17:13 INFO  : Registering command handlers for Vitis TCF services
15:17:14 INFO  : Successfully done query RDI_DATADIR 
15:22:31 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper;Shrinking_Layer_DDR_Test_wrapper_1
15:22:31 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/Shrinking_Layer_DDR_Test_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:22:33 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:22:36 INFO  : Platform 'Shrinking_Layer_DDR_Test_wrapper_1' is added to custom repositories.
15:22:57 INFO  : Platform 'Shrinking_Layer_DDR_Test_wrapper_1' is added to custom repositories.
22:21:16 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper;Shrinking_Layer_DDR_Test_wrapper_1
22:21:16 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper_1|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/Shrinking_Layer_DDR_Test_wrapper_1.xpfm;Shrinking_Layer_DDR_Test_wrapper|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/Shrinking_Layer_DDR_Test_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:21:22 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:17:59 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
15:18:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
15:18:04 INFO  : XSCT server has started successfully.
15:18:04 INFO  : plnx-install-location is set to ''
15:18:04 INFO  : Successfully done setting XSCT server connection channel  
15:18:04 INFO  : Successfully done setting workspace for the tool. 
15:18:05 INFO  : Registering command handlers for Vitis TCF services
15:18:06 INFO  : Successfully done query RDI_DATADIR 
15:18:06 INFO  : Platform repository initialization has completed.
20:11:31 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
20:11:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
20:11:36 INFO  : XSCT server has started successfully.
20:11:36 INFO  : Successfully done setting XSCT server connection channel  
20:11:36 INFO  : plnx-install-location is set to ''
20:11:36 INFO  : Successfully done setting workspace for the tool. 
20:11:37 INFO  : Registering command handlers for Vitis TCF services
20:11:38 INFO  : Successfully done query RDI_DATADIR 
20:11:39 INFO  : Platform repository initialization has completed.
20:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:54 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:14:54 INFO  : 'jtag frequency' command is executed.
20:14:54 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:14:54 INFO  : Context for 'APU' is selected.
20:14:55 INFO  : System reset is completed.
20:14:58 INFO  : 'after 3000' command is executed.
20:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:15:13 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit"
20:15:13 INFO  : Context for 'APU' is selected.
20:15:14 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa'.
20:15:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:14 INFO  : Context for 'APU' is selected.
20:15:14 INFO  : Boot mode is read from the target.
20:15:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:15:15 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:15:15 INFO  : 'set bp_15_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:15:16 INFO  : 'con -block -timeout 60' command is executed.
20:15:16 INFO  : 'bpremove $bp_15_15_fsbl_bp' command is executed.
20:15:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:15:26 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:15:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/_ide/bitstream/Shrinking_Layer_DDR_Test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/hw/Shrinking_Layer_DDR_Test_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_15_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:26 INFO  : 'con' command is executed.
20:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:15:26 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Shrinking_Layer_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
20:17:18 INFO  : Disconnected from the channel tcfchan#1.
20:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:19 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:17:19 INFO  : 'jtag frequency' command is executed.
20:17:19 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:17:19 INFO  : Context for 'APU' is selected.
20:17:20 INFO  : System reset is completed.
20:17:23 INFO  : 'after 3000' command is executed.
20:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:17:38 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
20:17:38 INFO  : Context for 'APU' is selected.
20:17:39 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
20:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:39 INFO  : Context for 'APU' is selected.
20:17:39 INFO  : Boot mode is read from the target.
20:17:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:17:40 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:17:40 INFO  : 'set bp_17_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:17:41 INFO  : 'con -block -timeout 60' command is executed.
20:17:41 INFO  : 'bpremove $bp_17_40_fsbl_bp' command is executed.
20:17:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:17:51 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:17:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_17_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:51 INFO  : 'con' command is executed.
20:17:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:17:51 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Shrinking_Layer_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
20:20:45 INFO  : Disconnected from the channel tcfchan#2.
20:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:21:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:06 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:22:06 INFO  : 'jtag frequency' command is executed.
20:22:06 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:22:06 INFO  : Context for 'APU' is selected.
20:22:07 INFO  : System reset is completed.
20:22:10 INFO  : 'after 3000' command is executed.
20:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:22:25 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
20:22:40 INFO  : Context for 'APU' is selected.
20:22:57 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
20:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:57 INFO  : Context for 'APU' is selected.
20:22:57 INFO  : Boot mode is read from the target.
20:22:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:22:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:22:58 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:22:58 INFO  : 'set bp_22_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:22:59 INFO  : 'con -block -timeout 60' command is executed.
20:22:59 INFO  : 'bpremove $bp_22_58_fsbl_bp' command is executed.
20:22:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:22:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:23:09 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:23:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_22_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:09 INFO  : 'con' command is executed.
20:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:23:09 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Shrinking_Layer_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
20:28:50 INFO  : Disconnected from the channel tcfchan#3.
20:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:50 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:28:50 INFO  : 'jtag frequency' command is executed.
20:28:50 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:28:50 INFO  : Context for 'APU' is selected.
20:28:51 INFO  : System reset is completed.
20:28:54 INFO  : 'after 3000' command is executed.
20:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:29:09 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
20:29:24 INFO  : Context for 'APU' is selected.
20:29:56 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
20:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:56 INFO  : Context for 'APU' is selected.
20:29:56 INFO  : Boot mode is read from the target.
20:29:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:29:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:29:57 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:29:57 INFO  : 'set bp_29_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:29:58 INFO  : 'con -block -timeout 60' command is executed.
20:29:58 INFO  : 'bpremove $bp_29_57_fsbl_bp' command is executed.
20:29:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:29:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:30:08 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_29_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:30:08 INFO  : 'con' command is executed.
20:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:30:08 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Shrinking_Layer_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
20:31:56 INFO  : Disconnected from the channel tcfchan#4.
20:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:56 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:31:56 INFO  : 'jtag frequency' command is executed.
20:31:56 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:31:56 INFO  : Context for 'APU' is selected.
20:31:56 INFO  : System reset is completed.
20:31:59 INFO  : 'after 3000' command is executed.
20:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:32:15 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
20:32:15 INFO  : Context for 'APU' is selected.
20:32:36 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
20:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:36 INFO  : Context for 'APU' is selected.
20:32:36 INFO  : Boot mode is read from the target.
20:32:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:32:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:32:37 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:32:37 INFO  : 'set bp_32_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:33:42 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
20:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:52 INFO  : 'bpremove $bp_32_37_fsbl_bp' command is executed.
20:33:56 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:33:56 INFO  : 'jtag frequency' command is executed.
20:33:56 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:33:56 INFO  : Context for 'APU' is selected.
20:33:57 INFO  : System reset is completed.
20:34:00 INFO  : 'after 3000' command is executed.
20:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:34:02 ERROR : could not find configuration request.
20:34:02 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: could not find configuration request.
20:34:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:34:02 ERROR : could not find configuration request.
20:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_32_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_37_fsbl_bp
----------------End of Script----------------

20:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:28 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:34:28 INFO  : 'jtag frequency' command is executed.
20:34:28 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:34:28 INFO  : Context for 'APU' is selected.
20:34:29 INFO  : System reset is completed.
20:34:32 INFO  : 'after 3000' command is executed.
20:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:34:48 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
20:35:03 INFO  : Context for 'APU' is selected.
20:35:03 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
20:35:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:03 INFO  : Context for 'APU' is selected.
20:35:03 INFO  : Boot mode is read from the target.
20:35:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:35:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:35:04 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:35:04 INFO  : 'set bp_35_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:35:05 INFO  : 'con -block -timeout 60' command is executed.
20:35:05 INFO  : 'bpremove $bp_35_4_fsbl_bp' command is executed.
20:35:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:35:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:35:33 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_35_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:35:33 INFO  : 'con' command is executed.
20:35:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:35:33 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Shrinking_Layer_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
20:36:13 INFO  : Disconnected from the channel tcfchan#5.
20:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:14 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:36:14 INFO  : 'jtag frequency' command is executed.
20:36:14 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:36:14 INFO  : Context for 'APU' is selected.
20:36:14 INFO  : System reset is completed.
20:36:17 INFO  : 'after 3000' command is executed.
20:36:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:36:32 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
20:36:32 INFO  : Context for 'APU' is selected.
20:37:27 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
20:37:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:27 INFO  : Context for 'APU' is selected.
20:37:27 INFO  : Boot mode is read from the target.
20:37:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:28 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:28 INFO  : 'set bp_37_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:37:29 INFO  : 'con -block -timeout 60' command is executed.
20:37:29 INFO  : 'bpremove $bp_37_28_fsbl_bp' command is executed.
20:37:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:40 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_37_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:41 INFO  : 'con' command is executed.
20:37:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:37:41 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Shrinking_Layer_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
20:38:04 INFO  : Disconnected from the channel tcfchan#6.
20:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:05 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:38:05 INFO  : 'jtag frequency' command is executed.
20:38:05 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:38:05 INFO  : Context for 'APU' is selected.
20:38:05 INFO  : System reset is completed.
20:38:08 INFO  : 'after 3000' command is executed.
20:38:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:38:24 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
20:38:39 INFO  : Context for 'APU' is selected.
20:39:04 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
20:39:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:04 INFO  : Context for 'APU' is selected.
20:39:04 INFO  : Boot mode is read from the target.
20:39:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:39:05 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:39:05 INFO  : 'set bp_39_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:39:06 INFO  : 'con -block -timeout 60' command is executed.
20:39:06 INFO  : 'bpremove $bp_39_5_fsbl_bp' command is executed.
20:39:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:39:17 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_39_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:18 INFO  : 'con' command is executed.
20:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:39:18 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Shrinking_Layer_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
20:41:03 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper;Shrinking_Layer_DDR_Test_wrapper_1
20:41:03 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper_1|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/Shrinking_Layer_DDR_Test_wrapper_1.xpfm;Shrinking_Layer_DDR_Test_wrapper|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/Shrinking_Layer_DDR_Test_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:41:07 INFO  : Checking for BSP changes to sync application flags for project 'Shrinking_Layer_DDR_Test'...
20:41:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:51 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:41:51 INFO  : 'jtag frequency' command is executed.
20:41:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:41:51 INFO  : Context for 'APU' is selected.
20:41:52 INFO  : System reset is completed.
20:41:55 INFO  : 'after 3000' command is executed.
20:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:42:10 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
20:42:10 INFO  : Context for 'APU' is selected.
20:42:11 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
20:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:11 INFO  : Context for 'APU' is selected.
20:42:11 INFO  : Boot mode is read from the target.
20:42:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:42:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:42:12 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:42:12 INFO  : 'set bp_42_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:42:13 INFO  : 'con -block -timeout 60' command is executed.
20:42:13 INFO  : 'bpremove $bp_42_12_fsbl_bp' command is executed.
20:42:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:42:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:42:27 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:42:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_42_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:42:27 INFO  : 'con' command is executed.
20:42:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:42:27 INFO  : Disconnected from the channel tcfchan#7.
20:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:50 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:48:50 INFO  : 'jtag frequency' command is executed.
20:48:50 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:48:50 INFO  : Context for 'APU' is selected.
20:48:50 INFO  : System reset is completed.
20:48:53 INFO  : 'after 3000' command is executed.
20:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:49:09 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
20:49:24 INFO  : Context for 'APU' is selected.
20:50:10 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
20:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:19 INFO  : Context for 'APU' is selected.
20:50:19 INFO  : Boot mode is read from the target.
20:50:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:50:21 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:50:21 INFO  : 'set bp_50_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:50:22 INFO  : 'con -block -timeout 60' command is executed.
20:50:22 INFO  : 'bpremove $bp_50_21_fsbl_bp' command is executed.
20:50:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:50:51 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:50:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_50_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:51 INFO  : 'con' command is executed.
20:50:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:50:51 INFO  : Disconnected from the channel tcfchan#9.
20:54:06 WARN  : channel "tcfchan#7" closed
23:59:12 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
23:59:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
23:59:20 INFO  : XSCT server has started successfully.
23:59:20 INFO  : Successfully done setting XSCT server connection channel  
23:59:20 INFO  : plnx-install-location is set to ''
23:59:20 INFO  : Successfully done setting workspace for the tool. 
23:59:25 INFO  : Registering command handlers for Vitis TCF services
23:59:26 INFO  : Successfully done query RDI_DATADIR 
23:59:27 INFO  : Platform repository initialization has completed.
00:09:33 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper;Shrinking_Layer_DDR_Test_wrapper_1
00:09:33 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper_1|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/Shrinking_Layer_DDR_Test_wrapper_1.xpfm;Shrinking_Layer_DDR_Test_wrapper|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/Shrinking_Layer_DDR_Test_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:09:38 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:15:33 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:16:20 INFO  : Result from executing command 'removePlatformRepo': 
00:19:41 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper;Shrinking_Layer_DDR_Test_wrapper_1
00:19:41 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/Shrinking_Layer_DDR_Test_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:19:53 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:25:05 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:28:09 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:12 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:33:12 INFO  : 'jtag frequency' command is executed.
00:33:12 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:33:12 INFO  : Context for 'APU' is selected.
00:33:12 INFO  : System reset is completed.
00:33:15 INFO  : 'after 3000' command is executed.
00:33:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:33:31 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:33:31 INFO  : Context for 'APU' is selected.
00:33:33 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:33:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:33 INFO  : Context for 'APU' is selected.
00:33:33 INFO  : Boot mode is read from the target.
00:33:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:33:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:33:35 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:33:36 INFO  : 'set bp_33_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:33:37 INFO  : 'con -block -timeout 60' command is executed.
00:33:37 INFO  : 'bpremove $bp_33_35_fsbl_bp' command is executed.
00:33:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:33:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:33:50 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/sw/Shrinking_Layer_DDR_Test_wrapper/boot/fsbl.elf
set bp_33_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test/Debug/Shrinking_Layer_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:33:50 INFO  : 'con' command is executed.
00:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:33:50 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Shrinking_Layer_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
00:39:02 INFO  : Disconnected from the channel tcfchan#5.
00:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:03 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:39:03 INFO  : 'jtag frequency' command is executed.
00:39:03 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:39:03 INFO  : Context for 'APU' is selected.
00:39:03 INFO  : System reset is completed.
00:39:06 INFO  : 'after 3000' command is executed.
00:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:39:23 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:39:23 INFO  : Context for 'APU' is selected.
00:39:23 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:23 INFO  : Context for 'APU' is selected.
00:39:23 INFO  : Boot mode is read from the target.
00:39:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:39:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:39:25 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:39:25 INFO  : 'set bp_39_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:39:26 INFO  : 'con -block -timeout 60' command is executed.
00:39:26 INFO  : 'bpremove $bp_39_25_fsbl_bp' command is executed.
00:39:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:39:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:39:41 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_39_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:39:41 INFO  : 'con' command is executed.
00:39:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:39:41 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
00:44:08 INFO  : Disconnected from the channel tcfchan#6.
00:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:09 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:44:09 INFO  : 'jtag frequency' command is executed.
00:44:09 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:44:09 INFO  : Context for 'APU' is selected.
00:44:10 INFO  : System reset is completed.
00:44:13 INFO  : 'after 3000' command is executed.
00:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:44:29 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:44:29 INFO  : Context for 'APU' is selected.
00:44:29 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:44:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:29 INFO  : Context for 'APU' is selected.
00:44:29 INFO  : Boot mode is read from the target.
00:44:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:44:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:44:31 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:44:31 INFO  : 'set bp_44_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:44:32 INFO  : 'con -block -timeout 60' command is executed.
00:44:32 INFO  : 'bpremove $bp_44_31_fsbl_bp' command is executed.
00:44:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:44:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:44:46 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:44:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_44_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:44:46 INFO  : 'con' command is executed.
00:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:44:46 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
00:47:58 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:48:42 INFO  : Disconnected from the channel tcfchan#7.
00:48:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:49:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:03 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:51:03 INFO  : 'jtag frequency' command is executed.
00:51:03 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:51:03 INFO  : Context for 'APU' is selected.
00:51:03 INFO  : System reset is completed.
00:51:06 INFO  : 'after 3000' command is executed.
00:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:51:22 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:51:22 INFO  : Context for 'APU' is selected.
00:51:22 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:51:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:22 INFO  : Context for 'APU' is selected.
00:51:22 INFO  : Boot mode is read from the target.
00:51:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:51:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:51:23 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:51:23 INFO  : 'set bp_51_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:51:24 INFO  : 'con -block -timeout 60' command is executed.
00:51:24 INFO  : 'bpremove $bp_51_23_fsbl_bp' command is executed.
00:51:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:51:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:51:34 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_51_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:51:34 INFO  : 'con' command is executed.
00:51:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:51:34 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
00:52:24 INFO  : Disconnected from the channel tcfchan#9.
00:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:24 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:52:24 INFO  : 'jtag frequency' command is executed.
00:52:24 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:52:24 INFO  : Context for 'APU' is selected.
00:52:25 INFO  : System reset is completed.
00:52:28 INFO  : 'after 3000' command is executed.
00:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:52:43 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:52:43 INFO  : Context for 'APU' is selected.
00:52:43 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:43 INFO  : Context for 'APU' is selected.
00:52:43 INFO  : Boot mode is read from the target.
00:52:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:52:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:52:44 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:52:44 INFO  : 'set bp_52_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:52:45 INFO  : 'con -block -timeout 60' command is executed.
00:52:45 INFO  : 'bpremove $bp_52_44_fsbl_bp' command is executed.
00:52:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:52:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:52:56 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:52:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_52_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:52:56 INFO  : 'con' command is executed.
00:52:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:52:56 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
00:53:49 INFO  : Disconnected from the channel tcfchan#10.
00:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:50 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:53:50 INFO  : 'jtag frequency' command is executed.
00:53:50 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:53:50 INFO  : Context for 'APU' is selected.
00:53:50 INFO  : System reset is completed.
00:53:53 INFO  : 'after 3000' command is executed.
00:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:54:08 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:54:08 INFO  : Context for 'APU' is selected.
00:54:08 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:08 INFO  : Context for 'APU' is selected.
00:54:08 INFO  : Boot mode is read from the target.
00:54:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:54:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:54:09 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:54:09 INFO  : 'set bp_54_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:54:10 INFO  : 'con -block -timeout 60' command is executed.
00:54:10 INFO  : 'bpremove $bp_54_9_fsbl_bp' command is executed.
00:54:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:54:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:54:20 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:54:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_54_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:54:20 INFO  : 'con' command is executed.
00:54:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:54:20 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
00:56:37 INFO  : Result from executing command 'removePlatformRepo': 
00:58:56 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper;Shrinking_Layer_DDR_Test_wrapper_1
00:58:56 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:58:59 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:59:30 INFO  : Disconnected from the channel tcfchan#11.
00:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:30 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:59:30 INFO  : 'jtag frequency' command is executed.
00:59:30 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:59:30 INFO  : Context for 'APU' is selected.
00:59:31 INFO  : System reset is completed.
00:59:34 INFO  : 'after 3000' command is executed.
00:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:59:49 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:59:49 INFO  : Context for 'APU' is selected.
00:59:49 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:49 INFO  : Context for 'APU' is selected.
00:59:49 INFO  : Boot mode is read from the target.
00:59:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:59:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:59:50 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:59:50 INFO  : 'set bp_59_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:59:51 INFO  : 'con -block -timeout 60' command is executed.
00:59:51 INFO  : 'bpremove $bp_59_50_fsbl_bp' command is executed.
00:59:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:59:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:00:01 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
01:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_59_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:00:01 INFO  : 'con' command is executed.
01:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:00:01 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
01:00:17 INFO  : Disconnected from the channel tcfchan#15.
02:04:06 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
02:04:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
02:04:14 INFO  : XSCT server has started successfully.
02:04:14 INFO  : plnx-install-location is set to ''
02:04:14 INFO  : Successfully done setting XSCT server connection channel  
02:04:14 INFO  : Successfully done setting workspace for the tool. 
02:04:15 INFO  : Registering command handlers for Vitis TCF services
02:04:16 INFO  : Successfully done query RDI_DATADIR 
02:04:18 INFO  : Platform repository initialization has completed.
15:21:53 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
15:21:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
15:22:01 INFO  : XSCT server has started successfully.
15:22:01 INFO  : Successfully done setting XSCT server connection channel  
15:22:01 INFO  : plnx-install-location is set to ''
15:22:01 INFO  : Successfully done setting workspace for the tool. 
15:22:03 INFO  : Platform repository initialization has completed.
15:22:36 INFO  : Registering command handlers for Vitis TCF services
15:22:36 INFO  : Successfully done query RDI_DATADIR 
15:29:26 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper;Shrinking_Layer_DDR_Test_wrapper_1
15:29:26 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper_1|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/Shrinking_Layer_DDR_Test_wrapper_1.xpfm;Shrinking_Layer_DDR_Test_wrapper|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper/export/Shrinking_Layer_DDR_Test_wrapper/Shrinking_Layer_DDR_Test_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:29:30 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:17 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:35:17 INFO  : 'jtag frequency' command is executed.
15:35:17 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:35:17 INFO  : Context for 'APU' is selected.
15:35:17 INFO  : System reset is completed.
15:35:20 INFO  : 'after 3000' command is executed.
15:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:35:37 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:35:37 INFO  : Context for 'APU' is selected.
15:35:39 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:39 INFO  : Context for 'APU' is selected.
15:35:39 INFO  : Boot mode is read from the target.
15:35:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:40 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:41 INFO  : 'set bp_35_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:35:42 INFO  : 'con -block -timeout 60' command is executed.
15:35:42 INFO  : 'bpremove $bp_35_40_fsbl_bp' command is executed.
15:35:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:56 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_35_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:57 INFO  : 'con' command is executed.
15:35:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:35:57 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
15:37:06 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:40:07 INFO  : Disconnected from the channel tcfchan#3.
15:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:07 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:40:07 INFO  : 'jtag frequency' command is executed.
15:40:07 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:40:07 INFO  : Context for 'APU' is selected.
15:40:08 INFO  : System reset is completed.
15:40:11 INFO  : 'after 3000' command is executed.
15:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:40:28 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:40:28 INFO  : Context for 'APU' is selected.
15:40:28 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:28 INFO  : Context for 'APU' is selected.
15:40:28 INFO  : Boot mode is read from the target.
15:40:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:30 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:30 INFO  : 'set bp_40_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:40:31 INFO  : 'con -block -timeout 60' command is executed.
15:40:31 INFO  : 'bpremove $bp_40_30_fsbl_bp' command is executed.
15:40:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:45 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_40_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:45 INFO  : 'con' command is executed.
15:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:40:45 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
15:42:24 INFO  : Disconnected from the channel tcfchan#5.
15:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:43 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:42:43 INFO  : 'jtag frequency' command is executed.
15:42:43 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:42:43 INFO  : Context for 'APU' is selected.
15:42:44 INFO  : System reset is completed.
15:42:47 INFO  : 'after 3000' command is executed.
15:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:43:03 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:43:04 INFO  : Context for 'APU' is selected.
15:43:04 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:43:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:04 INFO  : Context for 'APU' is selected.
15:43:04 INFO  : Boot mode is read from the target.
15:43:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:05 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:05 INFO  : 'set bp_43_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:43:06 INFO  : 'con -block -timeout 60' command is executed.
15:43:06 INFO  : 'bpremove $bp_43_5_fsbl_bp' command is executed.
15:43:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:20 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_43_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:20 INFO  : 'con' command is executed.
15:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:43:20 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
15:48:26 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:49:29 INFO  : Disconnected from the channel tcfchan#6.
15:49:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:30 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
15:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:36 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:49:36 INFO  : 'jtag frequency' command is executed.
15:49:36 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:49:36 INFO  : Context for 'APU' is selected.
15:49:36 INFO  : System reset is completed.
15:49:40 INFO  : 'after 3000' command is executed.
15:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:49:57 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:49:57 INFO  : Context for 'APU' is selected.
15:49:57 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:49:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:57 INFO  : Context for 'APU' is selected.
15:49:57 INFO  : Boot mode is read from the target.
15:49:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:58 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:58 INFO  : 'set bp_49_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:59 INFO  : 'con -block -timeout 60' command is executed.
15:49:59 INFO  : 'bpremove $bp_49_58_fsbl_bp' command is executed.
15:49:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:50:13 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_49_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:50:13 INFO  : 'con' command is executed.
15:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:50:13 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
15:52:02 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:52:58 INFO  : Disconnected from the channel tcfchan#8.
15:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:59 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:52:59 INFO  : 'jtag frequency' command is executed.
15:52:59 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:52:59 INFO  : Context for 'APU' is selected.
15:52:59 INFO  : System reset is completed.
15:53:02 INFO  : 'after 3000' command is executed.
15:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:53:20 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:53:20 INFO  : Context for 'APU' is selected.
15:53:20 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:53:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:20 INFO  : Context for 'APU' is selected.
15:53:20 INFO  : Boot mode is read from the target.
15:53:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:21 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:21 INFO  : 'set bp_53_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:53:22 INFO  : 'con -block -timeout 60' command is executed.
15:53:23 INFO  : 'bpremove $bp_53_21_fsbl_bp' command is executed.
15:53:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:37 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_53_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:38 INFO  : 'con' command is executed.
15:53:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:53:38 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
15:54:51 INFO  : Disconnected from the channel tcfchan#10.
15:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:51 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:54:52 INFO  : 'jtag frequency' command is executed.
15:54:52 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:54:52 INFO  : Context for 'APU' is selected.
15:54:52 INFO  : System reset is completed.
15:54:55 INFO  : 'after 3000' command is executed.
15:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:55:12 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:55:12 INFO  : Context for 'APU' is selected.
15:55:12 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:55:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:12 INFO  : Context for 'APU' is selected.
15:55:12 INFO  : Boot mode is read from the target.
15:55:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:13 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:13 INFO  : 'set bp_55_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:55:15 INFO  : 'con -block -timeout 60' command is executed.
15:55:15 INFO  : 'bpremove $bp_55_13_fsbl_bp' command is executed.
15:55:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:29 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_55_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:30 INFO  : 'con' command is executed.
15:55:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:55:30 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
15:57:36 INFO  : Disconnected from the channel tcfchan#11.
15:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:37 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:57:37 INFO  : 'jtag frequency' command is executed.
15:57:37 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:57:37 INFO  : Context for 'APU' is selected.
15:57:37 INFO  : System reset is completed.
15:57:40 INFO  : 'after 3000' command is executed.
15:57:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:57:58 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:57:58 INFO  : Context for 'APU' is selected.
15:57:58 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:58 INFO  : Context for 'APU' is selected.
15:57:58 INFO  : Boot mode is read from the target.
15:57:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:59 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:59 INFO  : 'set bp_57_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:58:00 INFO  : 'con -block -timeout 60' command is executed.
15:58:01 INFO  : 'bpremove $bp_57_59_fsbl_bp' command is executed.
15:58:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:15 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_57_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:15 INFO  : 'con' command is executed.
15:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:58:15 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
15:59:14 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:59:54 INFO  : Disconnected from the channel tcfchan#12.
15:59:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:55 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:59:55 INFO  : 'jtag frequency' command is executed.
15:59:55 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:59:55 INFO  : Context for 'APU' is selected.
15:59:55 INFO  : System reset is completed.
15:59:58 INFO  : 'after 3000' command is executed.
15:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:00:15 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:00:15 INFO  : Context for 'APU' is selected.
16:00:15 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:15 INFO  : Context for 'APU' is selected.
16:00:15 INFO  : Boot mode is read from the target.
16:00:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:16 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:16 INFO  : 'set bp_0_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:00:18 INFO  : 'con -block -timeout 60' command is executed.
16:00:18 INFO  : 'bpremove $bp_0_16_fsbl_bp' command is executed.
16:00:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:31 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_0_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:31 INFO  : 'con' command is executed.
16:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:00:31 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
16:03:58 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:04:30 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:05:20 INFO  : Disconnected from the channel tcfchan#14.
16:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:21 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:05:21 INFO  : 'jtag frequency' command is executed.
16:05:21 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:05:21 INFO  : Context for 'APU' is selected.
16:05:21 INFO  : System reset is completed.
16:05:24 INFO  : 'after 3000' command is executed.
16:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:05:41 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:05:41 INFO  : Context for 'APU' is selected.
16:05:41 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:41 INFO  : Context for 'APU' is selected.
16:05:41 INFO  : Boot mode is read from the target.
16:05:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:05:42 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:05:42 INFO  : 'set bp_5_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:05:43 INFO  : 'con -block -timeout 60' command is executed.
16:05:43 INFO  : 'bpremove $bp_5_42_fsbl_bp' command is executed.
16:05:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:05:56 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:05:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_5_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:56 INFO  : 'con' command is executed.
16:05:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:05:56 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
16:17:15 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:18:26 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:18:52 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:19:45 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:20:20 INFO  : Disconnected from the channel tcfchan#16.
16:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:20 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:20:20 INFO  : 'jtag frequency' command is executed.
16:20:20 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:20:20 INFO  : Context for 'APU' is selected.
16:20:21 INFO  : System reset is completed.
16:20:24 INFO  : 'after 3000' command is executed.
16:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:20:40 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:20:40 INFO  : Context for 'APU' is selected.
16:20:40 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:41 INFO  : Context for 'APU' is selected.
16:20:41 INFO  : Boot mode is read from the target.
16:20:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:20:42 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:20:42 INFO  : 'set bp_20_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:20:44 INFO  : 'con -block -timeout 60' command is executed.
16:20:44 INFO  : 'bpremove $bp_20_42_fsbl_bp' command is executed.
16:20:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:20:58 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:20:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_20_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:58 INFO  : 'con' command is executed.
16:20:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:20:58 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
16:30:32 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:31:46 INFO  : Disconnected from the channel tcfchan#18.
16:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:46 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:31:46 INFO  : 'jtag frequency' command is executed.
16:31:46 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:31:47 INFO  : Context for 'APU' is selected.
16:31:47 INFO  : System reset is completed.
16:31:50 INFO  : 'after 3000' command is executed.
16:31:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:32:08 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:32:08 INFO  : Context for 'APU' is selected.
16:32:08 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:08 INFO  : Context for 'APU' is selected.
16:32:08 INFO  : Boot mode is read from the target.
16:32:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:09 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:09 INFO  : 'set bp_32_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:11 INFO  : 'con -block -timeout 60' command is executed.
16:32:11 INFO  : 'bpremove $bp_32_9_fsbl_bp' command is executed.
16:32:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:25 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_32_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:25 INFO  : 'con' command is executed.
16:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:32:25 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_shrinking_layer_ddr_test_system_standalone.tcl'
16:33:11 INFO  : Disconnected from the channel tcfchan#20.
20:55:44 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
20:55:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
20:55:49 INFO  : XSCT server has started successfully.
20:55:49 INFO  : Successfully done setting XSCT server connection channel  
20:55:49 INFO  : plnx-install-location is set to ''
20:55:49 INFO  : Successfully done setting workspace for the tool. 
20:55:49 INFO  : Registering command handlers for Vitis TCF services
20:55:50 INFO  : Successfully done query RDI_DATADIR 
20:55:51 INFO  : Platform repository initialization has completed.
20:56:10 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:17:03 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
21:17:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/hw/Shrinking_Layer_DDR_Test_wrapper.xsa is already opened

21:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:09 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
21:20:09 INFO  : 'jtag frequency' command is executed.
21:20:09 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:20:09 INFO  : Context for 'APU' is selected.
21:20:10 INFO  : System reset is completed.
21:20:13 INFO  : 'after 3000' command is executed.
21:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
21:20:28 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
21:20:29 INFO  : Context for 'APU' is selected.
21:20:29 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
21:20:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:29 INFO  : Context for 'APU' is selected.
21:20:29 INFO  : Boot mode is read from the target.
21:20:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:20:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:20:30 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:20:30 INFO  : 'set bp_20_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:20:31 INFO  : 'con -block -timeout 60' command is executed.
21:20:31 INFO  : 'bpremove $bp_20_30_fsbl_bp' command is executed.
21:20:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:20:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:20:41 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
21:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_20_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:20:42 INFO  : 'con' command is executed.
21:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:20:42 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
21:30:43 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
21:32:00 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
21:33:33 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
21:34:18 INFO  : Result from executing command 'removePlatformRepo': 
21:36:16 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
21:36:16 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:36:19 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
21:40:04 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
21:40:35 INFO  : Disconnected from the channel tcfchan#2.
21:40:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:36 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
21:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:40:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:40 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
21:40:40 INFO  : 'jtag frequency' command is executed.
21:40:40 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:40:40 INFO  : Context for 'APU' is selected.
21:40:40 INFO  : System reset is completed.
21:40:43 INFO  : 'after 3000' command is executed.
21:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
21:40:59 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
21:40:59 INFO  : Context for 'APU' is selected.
21:40:59 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
21:40:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:59 INFO  : Context for 'APU' is selected.
21:40:59 INFO  : Boot mode is read from the target.
21:40:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:40:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:41:00 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:41:00 INFO  : 'set bp_41_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:41:01 INFO  : 'con -block -timeout 60' command is executed.
21:41:01 INFO  : 'bpremove $bp_41_0_fsbl_bp' command is executed.
21:41:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:41:11 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
21:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_41_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:11 INFO  : 'con' command is executed.
21:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:41:11 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
21:59:35 INFO  : No changes in MSS file content so sources will not be generated.
22:05:36 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
22:05:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:05:39 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
22:10:22 INFO  : Disconnected from the channel tcfchan#6.
22:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:22 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
22:10:22 INFO  : 'jtag frequency' command is executed.
22:10:22 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:10:22 INFO  : Context for 'APU' is selected.
22:10:23 INFO  : System reset is completed.
22:10:26 INFO  : 'after 3000' command is executed.
22:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
22:10:41 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
22:10:41 INFO  : Context for 'APU' is selected.
22:10:41 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
22:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:41 INFO  : Context for 'APU' is selected.
22:10:41 INFO  : Boot mode is read from the target.
22:10:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:10:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:10:42 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:10:42 INFO  : 'set bp_10_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:10:43 INFO  : 'con -block -timeout 60' command is executed.
22:10:43 INFO  : 'bpremove $bp_10_42_fsbl_bp' command is executed.
22:10:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:10:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:10:54 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
22:10:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_10_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:10:54 INFO  : 'con' command is executed.
22:10:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:10:54 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
14:47:08 INFO  : No changes in MSS file content so sources will not be generated.
14:48:49 INFO  : No changes in MSS file content so sources will not be generated.
14:50:28 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
14:50:28 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:50:31 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
14:50:31 INFO  : Updating application flags with new BSP settings...
14:50:32 INFO  : Successfully updated application flags for project Ethernet_DDR_Test.
14:57:03 INFO  : No changes in MSS file content so sources will not be generated.
14:57:28 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
14:58:29 INFO  : No changes in MSS file content so sources will not be generated.
14:59:01 INFO  : No changes in MSS file content so sources will not be generated.
14:59:24 INFO  : No changes in MSS file content so sources will not be generated.
15:00:00 INFO  : No changes in MSS file content so sources will not be generated.
15:04:30 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
15:04:30 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:04:34 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:04:34 INFO  : Updating application flags with new BSP settings...
15:04:34 INFO  : Successfully updated application flags for project Ethernet_DDR_Test.
15:06:34 INFO  : No changes in MSS file content so sources will not be generated.
15:06:59 INFO  : No changes in MSS file content so sources will not be generated.
15:07:45 INFO  : No changes in MSS file content so sources will not be generated.
15:08:49 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
15:08:49 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:08:53 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:08:53 INFO  : Updating application flags with new BSP settings...
15:08:53 INFO  : Successfully updated application flags for project Ethernet_DDR_Test.
15:11:07 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:11:34 INFO  : No changes in MSS file content so sources will not be generated.
15:12:02 INFO  : Disconnected from the channel tcfchan#9.
15:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:03 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:12:03 INFO  : 'jtag frequency' command is executed.
15:12:03 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:12:03 INFO  : Context for 'APU' is selected.
15:12:03 INFO  : System reset is completed.
15:12:06 INFO  : 'after 3000' command is executed.
15:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:12:21 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:12:21 INFO  : Context for 'APU' is selected.
15:12:21 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:22 INFO  : Context for 'APU' is selected.
15:12:22 INFO  : Boot mode is read from the target.
15:12:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:22 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:23 INFO  : 'set bp_12_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:12:24 INFO  : 'con -block -timeout 60' command is executed.
15:12:24 INFO  : 'bpremove $bp_12_22_fsbl_bp' command is executed.
15:12:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:34 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_12_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:34 INFO  : 'con' command is executed.
15:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:12:34 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
15:17:51 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
15:17:51 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:17:55 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:17:55 INFO  : Updating application flags with new BSP settings...
15:17:55 INFO  : Successfully updated application flags for project Ethernet_DDR_Test.
15:18:48 INFO  : No changes in MSS file content so sources will not be generated.
15:19:49 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
15:19:49 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:19:52 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:20:23 INFO  : No changes in MSS file content so sources will not be generated.
15:20:32 INFO  : No changes in MSS file content so sources will not be generated.
15:22:15 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
15:22:15 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:22:18 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:22:18 INFO  : Updating application flags with new BSP settings...
15:22:19 INFO  : Successfully updated application flags for project Ethernet_DDR_Test.
15:24:27 INFO  : Result from executing command 'removePlatformRepo': 
15:24:44 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:27:12 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
15:27:12 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:27:16 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:27:16 INFO  : Updating application flags with new BSP settings...
15:27:16 INFO  : Successfully updated application flags for project Ethernet_DDR_Test.
15:27:53 INFO  : Disconnected from the channel tcfchan#15.
15:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:55 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:27:55 INFO  : 'jtag frequency' command is executed.
15:27:55 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:27:55 INFO  : Context for 'APU' is selected.
15:27:55 INFO  : System reset is completed.
15:27:58 INFO  : 'after 3000' command is executed.
15:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:28:14 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:28:14 INFO  : Context for 'APU' is selected.
15:28:14 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:28:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:14 INFO  : Context for 'APU' is selected.
15:28:14 INFO  : Boot mode is read from the target.
15:28:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:15 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:15 INFO  : 'set bp_28_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:28:16 INFO  : 'con -block -timeout 60' command is executed.
15:28:16 INFO  : 'bpremove $bp_28_15_fsbl_bp' command is executed.
15:28:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:27 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_28_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:27 INFO  : 'con' command is executed.
15:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:28:27 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
15:34:25 INFO  : No changes in MSS file content so sources will not be generated.
15:34:58 INFO  : No changes in MSS file content so sources will not be generated.
15:35:07 INFO  : Result from executing command 'removePlatformRepo': 
15:35:23 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:35:47 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:38:06 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
15:38:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:38:09 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:38:44 INFO  : Disconnected from the channel tcfchan#23.
15:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:50 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:38:50 INFO  : 'jtag frequency' command is executed.
15:38:50 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:38:50 INFO  : Context for 'APU' is selected.
15:38:51 INFO  : System reset is completed.
15:38:54 INFO  : 'after 3000' command is executed.
15:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:39:09 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:39:09 INFO  : Context for 'APU' is selected.
15:39:09 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:09 INFO  : Context for 'APU' is selected.
15:39:09 INFO  : Boot mode is read from the target.
15:39:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:39:10 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:39:10 INFO  : 'set bp_39_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:39:11 INFO  : 'con -block -timeout 60' command is executed.
15:39:11 INFO  : 'bpremove $bp_39_10_fsbl_bp' command is executed.
15:39:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:39:21 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_39_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:21 INFO  : 'con' command is executed.
15:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:39:21 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
15:59:58 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:00:20 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:04:15 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:05:31 INFO  : Disconnected from the channel tcfchan#29.
16:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:32 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:05:32 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:37 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:05:37 INFO  : 'jtag frequency' command is executed.
16:05:37 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:05:37 INFO  : Context for 'APU' is selected.
16:05:38 INFO  : System reset is completed.
16:05:41 INFO  : 'after 3000' command is executed.
16:05:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:05:56 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:05:56 INFO  : Context for 'APU' is selected.
16:05:56 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:05:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:56 INFO  : Context for 'APU' is selected.
16:05:56 INFO  : Boot mode is read from the target.
16:05:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:05:57 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:05:57 INFO  : 'set bp_5_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:05:58 INFO  : 'con -block -timeout 60' command is executed.
16:05:58 INFO  : 'bpremove $bp_5_57_fsbl_bp' command is executed.
16:05:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:06:08 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_5_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:06:08 INFO  : 'con' command is executed.
16:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:06:08 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
16:18:09 INFO  : Result from executing command 'removePlatformRepo': 
16:20:39 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
16:20:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:20:43 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:20:43 INFO  : Updating application flags with new BSP settings...
16:20:44 INFO  : Successfully updated application flags for project Ethernet_DDR_Test.
16:22:01 INFO  : No changes in MSS file content so sources will not be generated.
16:23:50 INFO  : Result from executing command 'removePlatformRepo': 
16:24:08 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
16:26:42 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
16:26:42 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:26:48 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:28:57 INFO  : Disconnected from the channel tcfchan#32.
16:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:57 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:28:57 INFO  : 'jtag frequency' command is executed.
16:28:57 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:28:57 INFO  : Context for 'APU' is selected.
16:28:58 INFO  : System reset is completed.
16:29:01 INFO  : 'after 3000' command is executed.
16:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:29:17 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:29:17 INFO  : Context for 'APU' is selected.
16:29:17 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:17 INFO  : Context for 'APU' is selected.
16:29:17 INFO  : Boot mode is read from the target.
16:29:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:18 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:18 INFO  : 'set bp_29_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:29:20 INFO  : 'con -block -timeout 60' command is executed.
16:29:20 INFO  : 'bpremove $bp_29_18_fsbl_bp' command is executed.
16:29:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:33 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_29_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:33 INFO  : 'con' command is executed.
16:29:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:29:33 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
16:30:32 INFO  : Disconnected from the channel tcfchan#39.
16:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:33 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:30:33 INFO  : 'jtag frequency' command is executed.
16:30:33 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:30:33 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : System reset is completed.
16:30:36 INFO  : 'after 3000' command is executed.
16:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:30:51 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:30:51 INFO  : Context for 'APU' is selected.
16:30:51 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:30:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:51 INFO  : Context for 'APU' is selected.
16:30:51 INFO  : Boot mode is read from the target.
16:30:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:52 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:52 INFO  : 'set bp_30_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:30:53 INFO  : 'con -block -timeout 60' command is executed.
16:30:53 INFO  : 'bpremove $bp_30_52_fsbl_bp' command is executed.
16:30:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:03 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_30_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:03 INFO  : 'con' command is executed.
16:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:31:03 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
16:32:01 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
16:32:02 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:32:05 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:32:05 INFO  : Updating application flags with new BSP settings...
16:32:05 INFO  : Successfully updated application flags for project Ethernet_DDR_Test.
16:32:54 INFO  : Disconnected from the channel tcfchan#40.
00:11:52 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
00:11:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
00:12:03 INFO  : XSCT server has started successfully.
00:12:03 INFO  : plnx-install-location is set to ''
00:12:03 INFO  : Successfully done setting XSCT server connection channel  
00:12:04 INFO  : Successfully done setting workspace for the tool. 
00:12:04 INFO  : Successfully done query RDI_DATADIR 
00:12:06 INFO  : Registering command handlers for Vitis TCF services
00:12:08 INFO  : Platform repository initialization has completed.
00:12:24 INFO  : Result from executing command 'removePlatformRepo': 
00:13:24 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
00:19:29 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
00:19:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:19:33 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:19:50 INFO  : No changes in MSS file content so sources will not be generated.
00:19:50 INFO  : Updating application flags with new BSP settings...
00:19:51 INFO  : Successfully updated application flags for project Ethernet_DDR_Test.
00:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:10 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:21:10 INFO  : 'jtag frequency' command is executed.
00:21:10 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:21:10 INFO  : Context for 'APU' is selected.
00:21:11 INFO  : System reset is completed.
00:21:14 INFO  : 'after 3000' command is executed.
00:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:21:29 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:21:29 INFO  : Context for 'APU' is selected.
00:21:29 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:29 INFO  : Context for 'APU' is selected.
00:21:29 INFO  : Boot mode is read from the target.
00:21:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:21:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:21:30 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:21:31 INFO  : 'set bp_21_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:21:32 INFO  : 'con -block -timeout 60' command is executed.
00:21:32 INFO  : 'bpremove $bp_21_30_fsbl_bp' command is executed.
00:21:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:21:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:21:41 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:21:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_21_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:21:41 INFO  : 'con' command is executed.
00:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:21:41 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
00:30:37 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:31:03 INFO  : Disconnected from the channel tcfchan#5.
00:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:04 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:31:04 INFO  : 'jtag frequency' command is executed.
00:31:04 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:31:04 INFO  : Context for 'APU' is selected.
00:31:04 INFO  : System reset is completed.
00:31:07 INFO  : 'after 3000' command is executed.
00:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:31:23 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:31:23 INFO  : Context for 'APU' is selected.
00:31:23 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:23 INFO  : Context for 'APU' is selected.
00:31:23 INFO  : Boot mode is read from the target.
00:31:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:31:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:31:24 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:31:24 INFO  : 'set bp_31_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:31:25 INFO  : 'con -block -timeout 60' command is executed.
00:31:25 INFO  : 'bpremove $bp_31_24_fsbl_bp' command is executed.
00:31:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:31:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:31:35 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:31:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_31_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:31:35 INFO  : 'con' command is executed.
00:31:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:31:35 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
00:32:36 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:33:21 INFO  : Disconnected from the channel tcfchan#7.
00:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:21 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:33:21 INFO  : 'jtag frequency' command is executed.
00:33:21 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:33:21 INFO  : Context for 'APU' is selected.
00:33:22 INFO  : System reset is completed.
00:33:25 INFO  : 'after 3000' command is executed.
00:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:33:40 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:33:40 INFO  : Context for 'APU' is selected.
00:33:40 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:33:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:40 INFO  : Context for 'APU' is selected.
00:33:40 INFO  : Boot mode is read from the target.
00:33:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:33:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:33:41 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:33:41 INFO  : 'set bp_33_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:33:42 INFO  : 'con -block -timeout 60' command is executed.
00:33:42 INFO  : 'bpremove $bp_33_41_fsbl_bp' command is executed.
00:33:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:33:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:33:52 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_33_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:33:52 INFO  : 'con' command is executed.
00:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:33:52 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
00:36:49 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:40:21 INFO  : Disconnected from the channel tcfchan#9.
00:40:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:23 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:40:23 INFO  : 'jtag frequency' command is executed.
00:40:23 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:40:23 INFO  : Context for 'APU' is selected.
00:40:23 INFO  : System reset is completed.
00:40:26 INFO  : 'after 3000' command is executed.
00:40:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:40:42 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:40:42 INFO  : Context for 'APU' is selected.
00:40:42 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:42 INFO  : Context for 'APU' is selected.
00:40:42 INFO  : Boot mode is read from the target.
00:40:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:40:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:40:43 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:40:43 INFO  : 'set bp_40_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:40:44 INFO  : 'con -block -timeout 60' command is executed.
00:40:44 INFO  : 'bpremove $bp_40_43_fsbl_bp' command is executed.
00:40:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:40:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:40:56 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:40:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_40_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:40:56 INFO  : 'con' command is executed.
00:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:40:56 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
00:46:21 INFO  : Disconnected from the channel tcfchan#11.
00:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:22 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:46:22 INFO  : 'jtag frequency' command is executed.
00:46:22 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:46:22 INFO  : Context for 'APU' is selected.
00:46:23 INFO  : System reset is completed.
00:46:26 INFO  : 'after 3000' command is executed.
00:46:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:46:41 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:46:41 INFO  : Context for 'APU' is selected.
00:46:41 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:46:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:41 INFO  : Context for 'APU' is selected.
00:46:41 INFO  : Boot mode is read from the target.
00:46:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:46:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:46:42 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:46:42 INFO  : 'set bp_46_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:46:43 INFO  : 'con -block -timeout 60' command is executed.
00:46:43 INFO  : 'bpremove $bp_46_42_fsbl_bp' command is executed.
00:46:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:46:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:46:53 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:46:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_46_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:46:53 INFO  : 'con' command is executed.
00:46:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:46:53 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
00:58:28 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
00:59:16 INFO  : Disconnected from the channel tcfchan#12.
00:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:16 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
00:59:16 INFO  : 'jtag frequency' command is executed.
00:59:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:59:16 INFO  : Context for 'APU' is selected.
00:59:16 INFO  : System reset is completed.
00:59:19 INFO  : 'after 3000' command is executed.
00:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
00:59:35 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
00:59:35 INFO  : Context for 'APU' is selected.
00:59:35 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
00:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:35 INFO  : Context for 'APU' is selected.
00:59:35 INFO  : Boot mode is read from the target.
00:59:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:59:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:59:36 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:59:36 INFO  : 'set bp_59_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:59:37 INFO  : 'con -block -timeout 60' command is executed.
00:59:37 INFO  : 'bpremove $bp_59_36_fsbl_bp' command is executed.
00:59:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:59:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:59:47 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
00:59:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_59_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:59:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:59:47 INFO  : 'con' command is executed.
00:59:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:59:47 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
01:07:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
01:10:48 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
01:10:48 WARN  : xsct server communication channel is not established.
16:07:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
16:07:57 INFO  : XSCT server has started successfully.
16:09:42 ERROR : Failed to execute command 'domain active {zynqmp_pmufw}'. Click on details for more information.
16:17:05 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
16:17:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
16:17:12 INFO  : XSCT server has started successfully.
16:17:12 INFO  : plnx-install-location is set to ''
16:17:13 INFO  : Successfully done setting XSCT server connection channel  
16:17:13 INFO  : Successfully done query RDI_DATADIR 
16:17:13 INFO  : Successfully done setting workspace for the tool. 
16:17:15 INFO  : Registering command handlers for Vitis TCF services
16:17:17 INFO  : Platform repository initialization has completed.
16:18:32 INFO  : No changes in MSS file content so sources will not be generated.
16:19:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:31 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:19:32 INFO  : 'jtag frequency' command is executed.
16:19:32 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:32 INFO  : Context for 'APU' is selected.
16:19:32 INFO  : System reset is completed.
16:19:35 INFO  : 'after 3000' command is executed.
16:19:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:19:51 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:19:51 INFO  : Context for 'APU' is selected.
16:19:52 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:19:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:52 INFO  : Context for 'APU' is selected.
16:19:52 INFO  : Boot mode is read from the target.
16:19:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:53 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:55 INFO  : 'set bp_19_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:56 INFO  : 'con -block -timeout 60' command is executed.
16:19:56 INFO  : 'bpremove $bp_19_53_fsbl_bp' command is executed.
16:19:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:20:09 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:20:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_19_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:10 INFO  : 'con' command is executed.
16:20:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:20:10 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
16:23:34 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
16:23:34 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper_1|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/Shrinking_Layer_DDR_Test_wrapper_1.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:23:40 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:25:08 INFO  : Disconnected from the channel tcfchan#1.
16:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:08 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:25:08 INFO  : 'jtag frequency' command is executed.
16:25:08 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:25:09 INFO  : Context for 'APU' is selected.
16:25:09 INFO  : System reset is completed.
16:25:12 INFO  : 'after 3000' command is executed.
16:25:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:25:28 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:25:28 INFO  : Context for 'APU' is selected.
16:25:28 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:28 INFO  : Context for 'APU' is selected.
16:25:28 INFO  : Boot mode is read from the target.
16:25:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:30 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:30 INFO  : 'set bp_25_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:25:31 INFO  : 'con -block -timeout 60' command is executed.
16:25:31 INFO  : 'bpremove $bp_25_30_fsbl_bp' command is executed.
16:25:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:45 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_25_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:45 INFO  : 'con' command is executed.
16:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:25:45 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
16:27:00 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:27:50 INFO  : Disconnected from the channel tcfchan#4.
16:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:50 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:27:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:55 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:27:55 INFO  : 'jtag frequency' command is executed.
16:27:55 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:27:55 INFO  : Context for 'APU' is selected.
16:27:56 INFO  : System reset is completed.
16:27:59 INFO  : 'after 3000' command is executed.
16:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:28:15 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:28:15 INFO  : Context for 'APU' is selected.
16:28:15 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:15 INFO  : Context for 'APU' is selected.
16:28:15 INFO  : Boot mode is read from the target.
16:28:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:16 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:16 INFO  : 'set bp_28_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:28:17 INFO  : 'con -block -timeout 60' command is executed.
16:28:17 INFO  : 'bpremove $bp_28_16_fsbl_bp' command is executed.
16:28:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:31 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_28_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:31 INFO  : 'con' command is executed.
16:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:28:31 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
16:30:23 INFO  : Disconnected from the channel tcfchan#6.
16:30:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:24 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:30:24 INFO  : 'jtag frequency' command is executed.
16:30:24 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:30:24 INFO  : Context for 'APU' is selected.
16:30:24 INFO  : System reset is completed.
16:30:27 INFO  : 'after 3000' command is executed.
16:30:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:30:43 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:30:44 INFO  : Context for 'APU' is selected.
16:30:44 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:44 INFO  : Context for 'APU' is selected.
16:30:44 INFO  : Boot mode is read from the target.
16:30:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:45 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:45 INFO  : 'set bp_30_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:30:46 INFO  : 'con -block -timeout 60' command is executed.
16:30:46 INFO  : 'bpremove $bp_30_45_fsbl_bp' command is executed.
16:30:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:00 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_30_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:00 INFO  : 'con' command is executed.
16:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:31:00 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
19:39:44 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
22:55:27 INFO  : Disconnected from the channel tcfchan#7.
15:13:56 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
15:13:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
15:14:01 INFO  : XSCT server has started successfully.
15:14:01 INFO  : Successfully done setting XSCT server connection channel  
15:14:01 INFO  : plnx-install-location is set to ''
15:14:01 INFO  : Successfully done setting workspace for the tool. 
15:14:04 INFO  : Registering command handlers for Vitis TCF services
15:14:05 INFO  : Successfully done query RDI_DATADIR 
15:14:06 INFO  : Platform repository initialization has completed.
15:28:56 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:29:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/hw/Shrinking_Layer_DDR_Test_wrapper.xsa is already opened

15:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:27 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:33:27 INFO  : 'jtag frequency' command is executed.
15:33:27 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:27 INFO  : Context for 'APU' is selected.
15:33:28 INFO  : System reset is completed.
15:33:31 INFO  : 'after 3000' command is executed.
15:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:33:46 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:33:46 INFO  : Context for 'APU' is selected.
15:33:47 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:33:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:47 INFO  : Context for 'APU' is selected.
15:33:47 INFO  : Boot mode is read from the target.
15:33:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:48 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:48 INFO  : 'set bp_33_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:33:49 INFO  : 'con -block -timeout 60' command is executed.
15:33:49 INFO  : 'bpremove $bp_33_48_fsbl_bp' command is executed.
15:33:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:59 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_33_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:59 INFO  : 'con' command is executed.
15:33:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:33:59 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
15:37:28 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:37:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/hw/Shrinking_Layer_DDR_Test_wrapper.xsa is already opened

15:37:54 INFO  : Disconnected from the channel tcfchan#2.
15:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:55 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:37:55 INFO  : 'jtag frequency' command is executed.
15:37:55 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:37:55 INFO  : Context for 'APU' is selected.
15:37:55 INFO  : System reset is completed.
15:37:58 INFO  : 'after 3000' command is executed.
15:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:38:14 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:38:14 INFO  : Context for 'APU' is selected.
15:38:14 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:38:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:14 INFO  : Context for 'APU' is selected.
15:38:14 INFO  : Boot mode is read from the target.
15:38:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:15 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:15 INFO  : 'set bp_38_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:38:16 INFO  : 'con -block -timeout 60' command is executed.
15:38:16 INFO  : 'bpremove $bp_38_15_fsbl_bp' command is executed.
15:38:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:27 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_38_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:27 INFO  : 'con' command is executed.
15:38:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:38:27 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
15:39:51 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:39:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/hw/Shrinking_Layer_DDR_Test_wrapper.xsa is already opened

15:40:17 INFO  : Disconnected from the channel tcfchan#4.
15:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:17 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:40:17 INFO  : 'jtag frequency' command is executed.
15:40:17 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:40:17 INFO  : Context for 'APU' is selected.
15:40:18 INFO  : System reset is completed.
15:40:21 INFO  : 'after 3000' command is executed.
15:40:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:40:36 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:40:36 INFO  : Context for 'APU' is selected.
15:40:36 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:36 INFO  : Context for 'APU' is selected.
15:40:36 INFO  : Boot mode is read from the target.
15:40:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:37 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:37 INFO  : 'set bp_40_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:40:38 INFO  : 'con -block -timeout 60' command is executed.
15:40:38 INFO  : 'bpremove $bp_40_37_fsbl_bp' command is executed.
15:40:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:48 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_40_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:48 INFO  : 'con' command is executed.
15:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:40:48 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
15:41:33 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
15:41:33 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper_1|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/Shrinking_Layer_DDR_Test_wrapper_1.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:41:36 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:42:02 INFO  : Disconnected from the channel tcfchan#6.
15:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:04 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
15:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:42:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:42:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:07 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:42:07 INFO  : 'jtag frequency' command is executed.
15:42:07 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:42:07 INFO  : Context for 'APU' is selected.
15:42:08 INFO  : System reset is completed.
15:42:11 INFO  : 'after 3000' command is executed.
15:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:42:26 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:42:26 INFO  : Context for 'APU' is selected.
15:42:26 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:26 INFO  : Context for 'APU' is selected.
15:42:26 INFO  : Boot mode is read from the target.
15:42:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:42:27 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:42:27 INFO  : 'set bp_42_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:42:28 INFO  : 'con -block -timeout 60' command is executed.
15:42:28 INFO  : 'bpremove $bp_42_27_fsbl_bp' command is executed.
15:42:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:42:38 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_42_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:38 INFO  : 'con' command is executed.
15:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:42:38 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
15:43:42 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
15:44:12 INFO  : Disconnected from the channel tcfchan#9.
15:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:13 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
15:44:13 INFO  : 'jtag frequency' command is executed.
15:44:13 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:44:13 INFO  : Context for 'APU' is selected.
15:44:14 INFO  : System reset is completed.
15:44:17 INFO  : 'after 3000' command is executed.
15:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
15:44:32 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
15:44:32 INFO  : Context for 'APU' is selected.
15:44:32 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
15:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:32 INFO  : Context for 'APU' is selected.
15:44:32 INFO  : Boot mode is read from the target.
15:44:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:44:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:44:33 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:44:33 INFO  : 'set bp_44_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:44:34 INFO  : 'con -block -timeout 60' command is executed.
15:44:34 INFO  : 'bpremove $bp_44_33_fsbl_bp' command is executed.
15:44:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:44:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:44:45 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:44:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_44_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:44:45 INFO  : 'con' command is executed.
15:44:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:44:45 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
15:45:27 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
16:30:45 INFO  : Disconnected from the channel tcfchan#11.
16:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:46 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:30:46 INFO  : 'jtag frequency' command is executed.
16:30:46 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:30:46 INFO  : Context for 'APU' is selected.
16:30:47 INFO  : System reset is completed.
16:30:50 INFO  : 'after 3000' command is executed.
16:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:31:05 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:31:05 INFO  : Context for 'APU' is selected.
16:31:05 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:31:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:05 INFO  : Context for 'APU' is selected.
16:31:05 INFO  : Boot mode is read from the target.
16:31:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:06 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:06 INFO  : 'set bp_31_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:31:07 INFO  : 'con -block -timeout 60' command is executed.
16:31:07 INFO  : 'bpremove $bp_31_6_fsbl_bp' command is executed.
16:31:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:18 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_31_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:19 INFO  : 'con' command is executed.
16:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:31:19 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
16:41:35 INFO  : Disconnected from the channel tcfchan#13.
16:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:35 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:41:35 INFO  : 'jtag frequency' command is executed.
16:41:35 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:41:35 INFO  : Context for 'APU' is selected.
16:41:36 INFO  : System reset is completed.
16:41:39 INFO  : 'after 3000' command is executed.
16:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
16:41:54 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
16:41:54 INFO  : Context for 'APU' is selected.
16:41:54 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
16:41:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:54 INFO  : Context for 'APU' is selected.
16:41:54 INFO  : Boot mode is read from the target.
16:41:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:55 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:55 INFO  : 'set bp_41_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:41:56 INFO  : 'con -block -timeout 60' command is executed.
16:41:56 INFO  : 'bpremove $bp_41_55_fsbl_bp' command is executed.
16:41:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:07 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_41_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:07 INFO  : 'con' command is executed.
16:42:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:42:07 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
16:42:46 INFO  : Disconnected from the channel tcfchan#14.
16:56:42 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
16:56:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
16:56:48 INFO  : XSCT server has started successfully.
16:56:48 INFO  : Successfully done setting XSCT server connection channel  
16:56:48 INFO  : plnx-install-location is set to ''
16:56:48 INFO  : Successfully done setting workspace for the tool. 
16:56:50 INFO  : Platform repository initialization has completed.
16:58:28 INFO  : Registering command handlers for Vitis TCF services
16:58:28 INFO  : Successfully done query RDI_DATADIR 
16:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:51 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
16:59:51 INFO  : 'jtag frequency' command is executed.
16:59:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:59:51 INFO  : Context for 'APU' is selected.
16:59:52 INFO  : System reset is completed.
16:59:55 INFO  : 'after 3000' command is executed.
16:59:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:00:10 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:00:10 INFO  : Context for 'APU' is selected.
17:00:11 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:11 INFO  : Context for 'APU' is selected.
17:00:11 INFO  : Boot mode is read from the target.
17:00:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:12 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:12 INFO  : 'set bp_0_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:00:13 INFO  : 'con -block -timeout 60' command is executed.
17:00:13 INFO  : 'bpremove $bp_0_12_fsbl_bp' command is executed.
17:00:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:23 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_0_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:23 INFO  : 'con' command is executed.
17:00:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:00:23 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:07:12 INFO  : Disconnected from the channel tcfchan#1.
17:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:07:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:50 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:08:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/hw/Shrinking_Layer_DDR_Test_wrapper.xsa is already opened

17:09:27 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:09:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/hw/Shrinking_Layer_DDR_Test_wrapper.xsa is already opened

17:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:01 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:10:01 INFO  : 'jtag frequency' command is executed.
17:10:01 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:10:01 INFO  : Context for 'APU' is selected.
17:10:02 INFO  : System reset is completed.
17:10:05 INFO  : 'after 3000' command is executed.
17:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:10:20 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:10:20 INFO  : Context for 'APU' is selected.
17:10:39 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:39 INFO  : Context for 'APU' is selected.
17:10:39 INFO  : Boot mode is read from the target.
17:10:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:40 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:40 INFO  : 'set bp_10_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:10:41 INFO  : 'con -block -timeout 60' command is executed.
17:10:41 INFO  : 'bpremove $bp_10_40_fsbl_bp' command is executed.
17:10:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:51 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_10_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:51 INFO  : 'con' command is executed.
17:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:10:51 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:12:22 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:12:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/hw/Shrinking_Layer_DDR_Test_wrapper.xsa is already opened

17:12:45 INFO  : Disconnected from the channel tcfchan#2.
17:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:45 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:12:45 INFO  : 'jtag frequency' command is executed.
17:12:45 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:12:45 INFO  : Context for 'APU' is selected.
17:12:46 INFO  : System reset is completed.
17:12:49 INFO  : 'after 3000' command is executed.
17:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:13:04 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:13:04 INFO  : Context for 'APU' is selected.
17:13:04 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:05 INFO  : Context for 'APU' is selected.
17:13:05 INFO  : Boot mode is read from the target.
17:13:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:05 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:06 INFO  : 'set bp_13_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:13:07 INFO  : 'con -block -timeout 60' command is executed.
17:13:07 INFO  : 'bpremove $bp_13_5_fsbl_bp' command is executed.
17:13:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:17 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_13_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:17 INFO  : 'con' command is executed.
17:13:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:13:17 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:14:15 INFO  : Disconnected from the channel tcfchan#6.
17:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:16 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:14:16 INFO  : 'jtag frequency' command is executed.
17:14:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:14:17 INFO  : Context for 'APU' is selected.
17:14:17 INFO  : System reset is completed.
17:14:20 INFO  : 'after 3000' command is executed.
17:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:14:35 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:14:36 INFO  : Context for 'APU' is selected.
17:14:36 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:14:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:36 INFO  : Context for 'APU' is selected.
17:14:36 INFO  : Boot mode is read from the target.
17:14:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:37 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:37 INFO  : 'set bp_14_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:14:38 INFO  : 'con -block -timeout 60' command is executed.
17:14:38 INFO  : 'bpremove $bp_14_37_fsbl_bp' command is executed.
17:14:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:48 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_14_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:48 INFO  : 'con' command is executed.
17:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:14:48 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:15:35 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:15:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/hw/Shrinking_Layer_DDR_Test_wrapper.xsa is already opened

17:16:23 INFO  : Disconnected from the channel tcfchan#7.
17:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:23 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:16:23 INFO  : 'jtag frequency' command is executed.
17:16:23 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:16:23 INFO  : Context for 'APU' is selected.
17:16:24 INFO  : System reset is completed.
17:16:27 INFO  : 'after 3000' command is executed.
17:16:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:16:42 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:16:42 INFO  : Context for 'APU' is selected.
17:16:42 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:42 INFO  : Context for 'APU' is selected.
17:16:42 INFO  : Boot mode is read from the target.
17:16:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:43 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:43 INFO  : 'set bp_16_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:16:44 INFO  : 'con -block -timeout 60' command is executed.
17:16:45 INFO  : 'bpremove $bp_16_43_fsbl_bp' command is executed.
17:16:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:55 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_16_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:55 INFO  : 'con' command is executed.
17:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:16:55 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:18:38 INFO  : Result from executing command 'getProjects': Shrinking_Layer_DDR_Test_wrapper_1
17:18:38 INFO  : Result from executing command 'getPlatforms': Shrinking_Layer_DDR_Test_wrapper_1|D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/Shrinking_Layer_DDR_Test_wrapper_1.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:18:42 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:19:41 INFO  : Disconnected from the channel tcfchan#9.
17:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:41 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:19:41 INFO  : 'jtag frequency' command is executed.
17:19:41 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:19:41 INFO  : Context for 'APU' is selected.
17:19:42 INFO  : System reset is completed.
17:19:45 INFO  : 'after 3000' command is executed.
17:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:20:00 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:20:00 INFO  : Context for 'APU' is selected.
17:20:00 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:00 INFO  : Context for 'APU' is selected.
17:20:00 INFO  : Boot mode is read from the target.
17:20:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:20:01 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:20:01 INFO  : 'set bp_20_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:20:02 INFO  : 'con -block -timeout 60' command is executed.
17:20:02 INFO  : 'bpremove $bp_20_1_fsbl_bp' command is executed.
17:20:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:20:13 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:20:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_20_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:13 INFO  : 'con' command is executed.
17:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:20:13 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:32:43 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:34:19 INFO  : Disconnected from the channel tcfchan#12.
17:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:19 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:34:19 INFO  : 'jtag frequency' command is executed.
17:34:19 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:34:19 INFO  : Context for 'APU' is selected.
17:34:20 INFO  : System reset is completed.
17:34:23 INFO  : 'after 3000' command is executed.
17:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:34:38 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:34:38 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:38 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : Boot mode is read from the target.
17:34:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:39 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:39 INFO  : 'set bp_34_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:34:41 INFO  : 'con -block -timeout 60' command is executed.
17:34:41 INFO  : 'bpremove $bp_34_39_fsbl_bp' command is executed.
17:34:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:51 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_34_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:51 INFO  : 'con' command is executed.
17:34:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:34:51 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:36:11 INFO  : Disconnected from the channel tcfchan#14.
17:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:11 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:36:11 INFO  : 'jtag frequency' command is executed.
17:36:11 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:36:11 INFO  : Context for 'APU' is selected.
17:36:12 INFO  : System reset is completed.
17:36:15 INFO  : 'after 3000' command is executed.
17:36:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:36:30 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:36:30 INFO  : Context for 'APU' is selected.
17:36:30 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:36:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:30 INFO  : Context for 'APU' is selected.
17:36:30 INFO  : Boot mode is read from the target.
17:36:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:36:31 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:36:31 INFO  : 'set bp_36_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:36:32 INFO  : 'con -block -timeout 60' command is executed.
17:36:33 INFO  : 'bpremove $bp_36_31_fsbl_bp' command is executed.
17:36:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:36:43 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:36:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_36_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:43 INFO  : 'con' command is executed.
17:36:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:36:43 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:37:25 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:37:47 INFO  : Disconnected from the channel tcfchan#15.
17:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:47 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:37:48 INFO  : 'jtag frequency' command is executed.
17:37:48 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:48 INFO  : Context for 'APU' is selected.
17:37:48 INFO  : System reset is completed.
17:37:51 INFO  : 'after 3000' command is executed.
17:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:38:06 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:38:06 INFO  : Context for 'APU' is selected.
17:38:06 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:07 INFO  : Context for 'APU' is selected.
17:38:07 INFO  : Boot mode is read from the target.
17:38:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:38:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:38:07 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:38:08 INFO  : 'set bp_38_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:38:09 INFO  : 'con -block -timeout 60' command is executed.
17:38:09 INFO  : 'bpremove $bp_38_7_fsbl_bp' command is executed.
17:38:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:38:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:38:19 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:38:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_38_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:38:19 INFO  : 'con' command is executed.
17:38:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:38:19 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:40:41 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:41:05 INFO  : Disconnected from the channel tcfchan#17.
17:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:06 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:41:06 INFO  : 'jtag frequency' command is executed.
17:41:06 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:41:06 INFO  : Context for 'APU' is selected.
17:41:06 INFO  : System reset is completed.
17:41:09 INFO  : 'after 3000' command is executed.
17:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:41:25 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:41:25 INFO  : Context for 'APU' is selected.
17:41:25 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:41:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:25 INFO  : Context for 'APU' is selected.
17:41:25 INFO  : Boot mode is read from the target.
17:41:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:41:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:41:26 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:41:26 INFO  : 'set bp_41_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:41:27 INFO  : 'con -block -timeout 60' command is executed.
17:41:27 INFO  : 'bpremove $bp_41_26_fsbl_bp' command is executed.
17:41:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:41:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:41:38 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_41_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:41:38 INFO  : 'con' command is executed.
17:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:41:38 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:43:02 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:43:36 INFO  : Disconnected from the channel tcfchan#19.
17:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:36 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:43:36 INFO  : 'jtag frequency' command is executed.
17:43:36 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:43:36 INFO  : Context for 'APU' is selected.
17:43:37 INFO  : System reset is completed.
17:43:40 INFO  : 'after 3000' command is executed.
17:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:43:55 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:43:55 INFO  : Context for 'APU' is selected.
17:43:55 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:55 INFO  : Context for 'APU' is selected.
17:43:55 INFO  : Boot mode is read from the target.
17:43:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:43:56 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:43:56 INFO  : 'set bp_43_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:43:57 INFO  : 'con -block -timeout 60' command is executed.
17:43:57 INFO  : 'bpremove $bp_43_56_fsbl_bp' command is executed.
17:43:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:44:08 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_43_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:44:08 INFO  : 'con' command is executed.
17:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:44:08 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:45:23 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:45:46 INFO  : Disconnected from the channel tcfchan#21.
17:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:46 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:45:46 INFO  : 'jtag frequency' command is executed.
17:45:46 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:45:46 INFO  : Context for 'APU' is selected.
17:45:47 INFO  : System reset is completed.
17:45:50 INFO  : 'after 3000' command is executed.
17:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:46:05 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:46:05 INFO  : Context for 'APU' is selected.
17:46:05 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:05 INFO  : Context for 'APU' is selected.
17:46:05 INFO  : Boot mode is read from the target.
17:46:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:06 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:06 INFO  : 'set bp_46_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:46:07 INFO  : 'con -block -timeout 60' command is executed.
17:46:07 INFO  : 'bpremove $bp_46_6_fsbl_bp' command is executed.
17:46:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:17 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_46_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:17 INFO  : 'con' command is executed.
17:46:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:46:17 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:47:08 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:47:48 INFO  : Disconnected from the channel tcfchan#23.
17:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:51 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:47:51 INFO  : 'jtag frequency' command is executed.
17:47:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:47:51 INFO  : Context for 'APU' is selected.
17:47:51 INFO  : System reset is completed.
17:47:54 INFO  : 'after 3000' command is executed.
17:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:48:09 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:48:10 INFO  : Context for 'APU' is selected.
17:48:10 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:10 INFO  : Context for 'APU' is selected.
17:48:10 INFO  : Boot mode is read from the target.
17:48:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:11 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:11 INFO  : 'set bp_48_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:48:12 INFO  : 'con -block -timeout 60' command is executed.
17:48:12 INFO  : 'bpremove $bp_48_11_fsbl_bp' command is executed.
17:48:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:22 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_48_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:22 INFO  : 'con' command is executed.
17:48:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:48:22 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
17:53:51 INFO  : Checking for BSP changes to sync application flags for project 'Ethernet_DDR_Test'...
17:54:28 INFO  : Disconnected from the channel tcfchan#25.
17:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:29 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
17:54:29 INFO  : 'jtag frequency' command is executed.
17:54:29 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:54:29 INFO  : Context for 'APU' is selected.
17:54:29 INFO  : System reset is completed.
17:54:32 INFO  : 'after 3000' command is executed.
17:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
17:54:48 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit"
17:54:48 INFO  : Context for 'APU' is selected.
17:54:48 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa'.
17:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:48 INFO  : Context for 'APU' is selected.
17:54:48 INFO  : Boot mode is read from the target.
17:54:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:54:49 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:54:49 INFO  : 'set bp_54_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:54:50 INFO  : 'con -block -timeout 60' command is executed.
17:54:50 INFO  : 'bpremove $bp_54_49_fsbl_bp' command is executed.
17:54:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:00 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_54_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:00 INFO  : 'con' command is executed.
17:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:55:00 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
18:00:29 INFO  : Disconnected from the channel tcfchan#27.
23:42:32 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
23:42:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
23:42:39 INFO  : XSCT server has started successfully.
23:42:39 INFO  : plnx-install-location is set to ''
23:42:39 INFO  : Successfully done setting XSCT server connection channel  
23:42:39 INFO  : Successfully done setting workspace for the tool. 
23:42:40 INFO  : Registering command handlers for Vitis TCF services
23:42:41 INFO  : Successfully done query RDI_DATADIR 
23:42:42 INFO  : Platform repository initialization has completed.
00:09:49 INFO  : No changes in MSS file content so sources will not be generated.
00:27:33 INFO  : No changes in MSS file content so sources will not be generated.
20:51:22 DEBUG : Logs will be stored at 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/IDE.log'.
20:51:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
20:51:27 INFO  : XSCT server has started successfully.
20:51:27 INFO  : Successfully done setting XSCT server connection channel  
20:51:27 INFO  : plnx-install-location is set to ''
20:51:28 INFO  : Successfully done setting workspace for the tool. 
20:51:28 INFO  : Successfully done query RDI_DATADIR 
20:51:47 INFO  : Registering command handlers for Vitis TCF services
20:51:49 INFO  : Platform repository initialization has completed.
20:54:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:10 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A56C' is selected.
20:54:10 INFO  : 'jtag frequency' command is executed.
20:54:10 INFO  : Sourcing of 'D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:54:10 INFO  : Context for 'APU' is selected.
20:54:11 INFO  : System reset is completed.
20:54:14 INFO  : 'after 3000' command is executed.
20:54:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}' command is executed.
20:54:29 INFO  : Device configured successfully with "D:/FSRCNN/Shrinking_Layer_DDR_Test/mid_part.bit"
20:54:29 INFO  : Context for 'APU' is selected.
20:54:30 INFO  : Hardware design and registers information is loaded from 'D:/FSRCNN/Shrinking_Layer_DDR_Test/mid_part.xsa'.
20:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:30 INFO  : Context for 'APU' is selected.
20:54:30 INFO  : Boot mode is read from the target.
20:54:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:54:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:54:31 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:54:31 INFO  : 'set bp_54_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:54:32 INFO  : 'con -block -timeout 60' command is executed.
20:54:32 INFO  : 'bpremove $bp_54_31_fsbl_bp' command is executed.
20:54:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:54:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:54:42 INFO  : The application 'D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A56C" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A56C-24738093-0"}
fpga -file D:/FSRCNN/Shrinking_Layer_DDR_Test/mid_part.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FSRCNN/Shrinking_Layer_DDR_Test/mid_part.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Shrinking_Layer_DDR_Test_wrapper_1/export/Shrinking_Layer_DDR_Test_wrapper_1/sw/Shrinking_Layer_DDR_Test_wrapper_1/boot/fsbl.elf
set bp_54_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/FSRCNN/Shrinking_Layer_DDR_Test/workspace/Ethernet_DDR_Test/Debug/Ethernet_DDR_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:54:42 INFO  : 'con' command is executed.
20:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:54:42 INFO  : Launch script is exported to file 'D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\Ethernet_DDR_Test_system\_ide\scripts\systemdebugger_ethernet_ddr_test_system_standalone.tcl'
21:36:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FSRCNN\Shrinking_Layer_DDR_Test\workspace\temp_xsdb_launch_script.tcl
