// Seed: 1012145300
module module_0 (
    input wor id_0
);
  logic id_2;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri1 id_2,
    input  wire id_3
    , id_7,
    input  wand id_4,
    output tri0 id_5
);
  wire [1 : 1] id_8;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    output tri1 id_0,
    output tri0 id_1,
    input  wire id_2
);
  logic [7:0] id_4;
  localparam id_5 = -1;
  assign id_1 = id_4[-1*1];
  assign id_0 = 1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
