#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd77d9170 .scope module, "Ej2Mealy_TB" "Ej2Mealy_TB" 2 2;
 .timescale -4 -4;
v0x7fffd77fa450_0 .net "Clock", 0 0, v0x7fffd77d9640_0;  1 drivers
v0x7fffd77fa510_0 .var "R", 0 0;
v0x7fffd77fa5d0_0 .net "Z", 0 0, v0x7fffd77f9a30_0;  1 drivers
v0x7fffd77fa6a0_0 .var "w", 0 0;
S_0x7fffd77d92f0 .scope module, "Clk" "clock_gen" 2 8, 2 56 0, S_0x7fffd77d9170;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x7fffd77d4310 .param/l "PERIOD" 0 2 58, +C4<00000000000000000000000000000010>;
v0x7fffd77d9640_0 .var "clk", 0 0;
S_0x7fffd77d9470 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 63, 2 63 0, S_0x7fffd77d92f0;
 .timescale -4 -4;
S_0x7fffd77f93e0 .scope module, "Ej" "Ej2Mealy" 2 9, 2 74 0, S_0x7fffd77d9170;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /INPUT 1 "w"
    .port_info 3 /OUTPUT 1 "Z"
L_0x7fffd77fa770 .functor NOT 1, v0x7fffd77fa310_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd77fa840 .functor AND 1, v0x7fffd77fa250_0, L_0x7fffd77fa770, C4<1>, C4<1>;
L_0x7fffd77fa960 .functor AND 1, v0x7fffd77fa6a0_0, L_0x7fffd77fa840, C4<1>, C4<1>;
L_0x7fffd77faa70 .functor NOT 1, v0x7fffd77fa250_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd77fab60 .functor AND 1, v0x7fffd77fa310_0, L_0x7fffd77faa70, C4<1>, C4<1>;
L_0x7fffd77fac70 .functor OR 1, L_0x7fffd77fa960, L_0x7fffd77fab60, C4<0>, C4<0>;
L_0x7fffd77fadc0 .functor NOT 1, v0x7fffd77fa250_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd77fae30 .functor XOR 1, v0x7fffd77fa310_0, v0x7fffd77fa6a0_0, C4<0>, C4<0>;
L_0x7fffd77faef0 .functor AND 1, L_0x7fffd77fadc0, L_0x7fffd77fae30, C4<1>, C4<1>;
L_0x7fffd77fb000 .functor AND 1, v0x7fffd77fa310_0, v0x7fffd77fa250_0, C4<1>, C4<1>;
L_0x7fffd77fb0d0 .functor AND 1, L_0x7fffd77fb000, v0x7fffd77fa6a0_0, C4<1>, C4<1>;
v0x7fffd77f9600_0 .net "Clock", 0 0, v0x7fffd77d9640_0;  alias, 1 drivers
v0x7fffd77f96f0_0 .net "R", 0 0, v0x7fffd77fa510_0;  1 drivers
v0x7fffd77f9790_0 .net "S", 0 0, L_0x7fffd77fb0d0;  1 drivers
v0x7fffd77f9860_0 .net "Y1", 0 0, L_0x7fffd77faef0;  1 drivers
v0x7fffd77f9920_0 .net "Y2", 0 0, L_0x7fffd77fac70;  1 drivers
v0x7fffd77f9a30_0 .var "Z", 0 0;
v0x7fffd77f9af0_0 .net *"_s0", 0 0, L_0x7fffd77fa770;  1 drivers
v0x7fffd77f9bd0_0 .net *"_s12", 0 0, L_0x7fffd77fadc0;  1 drivers
v0x7fffd77f9cb0_0 .net *"_s14", 0 0, L_0x7fffd77fae30;  1 drivers
v0x7fffd77f9d90_0 .net *"_s18", 0 0, L_0x7fffd77fb000;  1 drivers
v0x7fffd77f9e50_0 .net *"_s2", 0 0, L_0x7fffd77fa840;  1 drivers
v0x7fffd77f9f30_0 .net *"_s4", 0 0, L_0x7fffd77fa960;  1 drivers
v0x7fffd77f9ff0_0 .net *"_s6", 0 0, L_0x7fffd77faa70;  1 drivers
v0x7fffd77fa0d0_0 .net *"_s8", 0 0, L_0x7fffd77fab60;  1 drivers
v0x7fffd77fa190_0 .net "w", 0 0, v0x7fffd77fa6a0_0;  1 drivers
v0x7fffd77fa250_0 .var "y1", 0 0;
v0x7fffd77fa310_0 .var "y2", 0 0;
E_0x7fffd77cbe60 .event edge, v0x7fffd77f96f0_0, v0x7fffd77fa190_0, v0x7fffd77fa250_0, v0x7fffd77fa310_0;
E_0x7fffd77cbd50 .event posedge, v0x7fffd77f96f0_0, v0x7fffd77d9640_0;
    .scope S_0x7fffd77d92f0;
T_0 ;
    %fork t_1, S_0x7fffd77d9470;
    %jmp t_0;
    .scope S_0x7fffd77d9470;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd77d9640_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd77d9640_0, 0;
    %delay 1, 0;
    %end;
    .scope S_0x7fffd77d92f0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd77f93e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa310_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fffd77f93e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa250_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fffd77f93e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77f9a30_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fffd77f93e0;
T_4 ;
    %wait E_0x7fffd77cbd50;
    %load/vec4 v0x7fffd77f96f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd77fa250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd77fa310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd77f9a30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffd77f9860_0;
    %assign/vec4 v0x7fffd77fa250_0, 0;
    %load/vec4 v0x7fffd77f9920_0;
    %assign/vec4 v0x7fffd77fa310_0, 0;
    %load/vec4 v0x7fffd77f9a30_0;
    %assign/vec4 v0x7fffd77f9a30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd77f93e0;
T_5 ;
    %wait E_0x7fffd77cbe60;
    %load/vec4 v0x7fffd77f9790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd77f9a30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffd77f96f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd77f9a30_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fffd77f9a30_0;
    %assign/vec4 v0x7fffd77f9a30_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd77d9170;
T_6 ;
    %vpi_call 2 12 "$display", "Clock R w Z" {0 0 0};
    %vpi_call 2 13 "$monitor", "%b %b %b %b", v0x7fffd77fa450_0, v0x7fffd77fa510_0, v0x7fffd77fa6a0_0, v0x7fffd77fa5d0_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 13, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa510_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa510_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd77fa6a0_0, 0, 1;
    %delay 60, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "src/Ej2Mealy_TB.v";
