{
	"version": "1.0",
	"modules": {
		"ulp": {
			"proto_instances": {
				"/SLR0/axi_gpio_null/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR0/axi_vip_ctrl_userpf/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR0/axi_vip_ctrl_userpf/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR0/interconnect_axilite_user/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[8:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[8:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/SLR0/interconnect_axilite_user/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/SLR0/interconnect_axilite_user/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[8:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[8:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/SLR0/interconnect_axilite_user/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/SLR0/interconnect_axilite_user/s00_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[8:0]"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR0/interconnect_axilite_user/s00_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[8:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR0/m_axi_sdx_memory": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
					}
				},
				"/SLR0/regslice_control_userpf/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR0/regslice_control_userpf/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR0/s_axi_ctrl_user": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk_pcie"},
						"ARADDR": { "actual": "s_axi_ctrl_user_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn_pcie"},
						"ARPROT": { "actual": "s_axi_ctrl_user_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_ctrl_user_arready"},
						"ARVALID": { "actual": "s_axi_ctrl_user_arvalid"},
						"AWADDR": { "actual": "s_axi_ctrl_user_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_ctrl_user_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_ctrl_user_awready"},
						"AWVALID": { "actual": "s_axi_ctrl_user_awvalid"},
						"BREADY": { "actual": "s_axi_ctrl_user_bready"},
						"BRESP": { "actual": "s_axi_ctrl_user_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_ctrl_user_bvalid"},
						"RDATA": { "actual": "s_axi_ctrl_user_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_ctrl_user_rready"},
						"RRESP": { "actual": "s_axi_ctrl_user_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_ctrl_user_rvalid"},
						"WDATA": { "actual": "s_axi_ctrl_user_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_ctrl_user_wready"},
						"WSTRB": { "actual": "s_axi_ctrl_user_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_ctrl_user_wvalid"}
					}
				},
				"/SLR0/s_axi_data": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
					}
				},
				"/SLR1/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "kernel_clk_1"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARESETN": { "actual": "M01_ARESETN"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/SLR1/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "kernel_clk_1"},
						"ARADDR": { "actual": "M02_AXI_araddr[15:0]"},
						"ARESETN": { "actual": "M01_ARESETN"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[15:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/SLR1/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "kernel_clk_1"},
						"ARADDR": { "actual": "M03_AXI_araddr[5:0]"},
						"ARESETN": { "actual": "M01_ARESETN"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[5:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/SLR1/axi_gpio_null/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/axi_vip_ctrl_userpf/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/axi_vip_ctrl_userpf/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[8:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[8:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M01_ACLK"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M02_ACLK"},
						"ARADDR": { "actual": "M02_AXI_araddr[15:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[15:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M03_ACLK"},
						"ARADDR": { "actual": "M03_AXI_araddr[5:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[5:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[8:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[8:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[8:0]"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[8:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[12:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[12:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[12:0]"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[12:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[12:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[12:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[15:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[15:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m02_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[15:0]"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[15:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m02_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[15:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[15:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m02_couplers/m02_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[15:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[15:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m02_couplers/m02_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[15:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[15:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[5:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[5:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m03_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[5:0]"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[5:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m03_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[5:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[5:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m03_couplers/m03_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[5:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[5:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/m03_couplers/m03_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[5:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[5:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/interconnect_axilite_user/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/SLR1/interconnect_axilite_user/xbar/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[49:25]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_arready[1:1]"},
						"ARVALID": { "actual": "m_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "m_axi_awaddr[49:25]"},
						"AWPROT": { "actual": "m_axi_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_awready[1:1]"},
						"AWVALID": { "actual": "m_axi_awvalid[1:1]"},
						"BREADY": { "actual": "m_axi_bready[1:1]"},
						"BRESP": { "actual": "m_axi_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_bvalid[1:1]"},
						"RDATA": { "actual": "m_axi_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_rready[1:1]"},
						"RRESP": { "actual": "m_axi_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_rvalid[1:1]"},
						"WDATA": { "actual": "m_axi_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_wready[1:1]"},
						"WSTRB": { "actual": "m_axi_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_wvalid[1:1]"}
					}
				},
				"/SLR1/interconnect_axilite_user/xbar/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[74:50]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[8:6]"},
						"ARREADY": { "actual": "m_axi_arready[2:2]"},
						"ARVALID": { "actual": "m_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "m_axi_awaddr[74:50]"},
						"AWPROT": { "actual": "m_axi_awprot[8:6]"},
						"AWREADY": { "actual": "m_axi_awready[2:2]"},
						"AWVALID": { "actual": "m_axi_awvalid[2:2]"},
						"BREADY": { "actual": "m_axi_bready[2:2]"},
						"BRESP": { "actual": "m_axi_bresp[5:4]"},
						"BVALID": { "actual": "m_axi_bvalid[2:2]"},
						"RDATA": { "actual": "m_axi_rdata[95:64]"},
						"RREADY": { "actual": "m_axi_rready[2:2]"},
						"RRESP": { "actual": "m_axi_rresp[5:4]"},
						"RVALID": { "actual": "m_axi_rvalid[2:2]"},
						"WDATA": { "actual": "m_axi_wdata[95:64]"},
						"WREADY": { "actual": "m_axi_wready[2:2]"},
						"WSTRB": { "actual": "m_axi_wstrb[11:8]"},
						"WVALID": { "actual": "m_axi_wvalid[2:2]"}
					}
				},
				"/SLR1/interconnect_axilite_user/xbar/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[99:75]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[11:9]"},
						"ARREADY": { "actual": "m_axi_arready[3:3]"},
						"ARVALID": { "actual": "m_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "m_axi_awaddr[99:75]"},
						"AWPROT": { "actual": "m_axi_awprot[11:9]"},
						"AWREADY": { "actual": "m_axi_awready[3:3]"},
						"AWVALID": { "actual": "m_axi_awvalid[3:3]"},
						"BREADY": { "actual": "m_axi_bready[3:3]"},
						"BRESP": { "actual": "m_axi_bresp[7:6]"},
						"BVALID": { "actual": "m_axi_bvalid[3:3]"},
						"RDATA": { "actual": "m_axi_rdata[127:96]"},
						"RREADY": { "actual": "m_axi_rready[3:3]"},
						"RRESP": { "actual": "m_axi_rresp[7:6]"},
						"RVALID": { "actual": "m_axi_rvalid[3:3]"},
						"WDATA": { "actual": "m_axi_wdata[127:96]"},
						"WREADY": { "actual": "m_axi_wready[3:3]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:12]"},
						"WVALID": { "actual": "m_axi_wvalid[3:3]"}
					}
				},
				"/SLR1/interconnect_axilite_user/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/SLR1/m_axi_sdx_memory": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
					}
				},
				"/SLR1/regslice_control_userpf/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR1/regslice_control_userpf/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR1/s_axi_ctrl_user": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk_pcie"},
						"ARADDR": { "actual": "s_axi_ctrl_user_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn_pcie"},
						"ARPROT": { "actual": "s_axi_ctrl_user_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_ctrl_user_arready"},
						"ARVALID": { "actual": "s_axi_ctrl_user_arvalid"},
						"AWADDR": { "actual": "s_axi_ctrl_user_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_ctrl_user_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_ctrl_user_awready"},
						"AWVALID": { "actual": "s_axi_ctrl_user_awvalid"},
						"BREADY": { "actual": "s_axi_ctrl_user_bready"},
						"BRESP": { "actual": "s_axi_ctrl_user_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_ctrl_user_bvalid"},
						"RDATA": { "actual": "s_axi_ctrl_user_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_ctrl_user_rready"},
						"RRESP": { "actual": "s_axi_ctrl_user_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_ctrl_user_rvalid"},
						"WDATA": { "actual": "s_axi_ctrl_user_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_ctrl_user_wready"},
						"WSTRB": { "actual": "s_axi_ctrl_user_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_ctrl_user_wvalid"}
					}
				},
				"/SLR1/s_axi_data": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
					}
				},
				"/SLR2/axi_gpio_null/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR2/axi_vip_ctrl_userpf/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR2/axi_vip_ctrl_userpf/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR2/interconnect_axilite_user/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[8:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[8:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/SLR2/interconnect_axilite_user/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/SLR2/interconnect_axilite_user/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[8:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[8:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/SLR2/interconnect_axilite_user/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[24:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[24:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[8:0]"},
						"ARESETN": { "actual": "m_axi_aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[8:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR2/m_axi_sdx_memory": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
					}
				},
				"/SLR2/regslice_control_userpf/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/SLR2/regslice_control_userpf/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/SLR2/s_axi_ctrl_user": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk_pcie"},
						"ARADDR": { "actual": "s_axi_ctrl_user_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn_pcie"},
						"ARPROT": { "actual": "s_axi_ctrl_user_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_ctrl_user_arready"},
						"ARVALID": { "actual": "s_axi_ctrl_user_arvalid"},
						"AWADDR": { "actual": "s_axi_ctrl_user_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_ctrl_user_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_ctrl_user_awready"},
						"AWVALID": { "actual": "s_axi_ctrl_user_awvalid"},
						"BREADY": { "actual": "s_axi_ctrl_user_bready"},
						"BRESP": { "actual": "s_axi_ctrl_user_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_ctrl_user_bvalid"},
						"RDATA": { "actual": "s_axi_ctrl_user_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_ctrl_user_rready"},
						"RRESP": { "actual": "s_axi_ctrl_user_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_ctrl_user_rvalid"},
						"WDATA": { "actual": "s_axi_ctrl_user_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_ctrl_user_wready"},
						"WSTRB": { "actual": "s_axi_ctrl_user_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_ctrl_user_wvalid"}
					}
				},
				"/SLR2/s_axi_data": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M01_ACLK"},
						"ARADDR": { "actual": "M01_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M01_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M01_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M01_AXI_awaddr[63:32]"},
						"AWREADY": { "actual": "M01_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M01_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M01_AXI_bready[1:1]"},
						"BRESP": { "actual": "M01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M01_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M01_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M01_AXI_rready[1:1]"},
						"RRESP": { "actual": "M01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M01_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M01_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M01_AXI_wready[1:1]"},
						"WSTRB": { "actual": "M01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M01_AXI_wvalid[1:1]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready[0:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S00_AXI_awready[0:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "S00_AXI_bready[0:0]"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S00_AXI_rready[0:0]"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid[0:0]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/m01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWREADY": { "actual": "M_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M_AXI_bready[1:1]"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M_AXI_rready[1:1]"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M_AXI_wready[1:1]"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid[1:1]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/m01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready[1:1]"},
						"ARVALID": { "actual": "S_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWREADY": { "actual": "S_AXI_awready[1:1]"},
						"AWVALID": { "actual": "S_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "S_AXI_bready[1:1]"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RREADY": { "actual": "S_AXI_rready[1:1]"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WREADY": { "actual": "S_AXI_wready[1:1]"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid[1:1]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/xbar/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[49:25]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_arready[1:1]"},
						"ARVALID": { "actual": "m_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "m_axi_awaddr[49:25]"},
						"AWPROT": { "actual": "m_axi_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_awready[1:1]"},
						"AWVALID": { "actual": "m_axi_awvalid[1:1]"},
						"BREADY": { "actual": "m_axi_bready[1:1]"},
						"BRESP": { "actual": "m_axi_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_bvalid[1:1]"},
						"RDATA": { "actual": "m_axi_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_rready[1:1]"},
						"RRESP": { "actual": "m_axi_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_rvalid[1:1]"},
						"WDATA": { "actual": "m_axi_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_wready[1:1]"},
						"WSTRB": { "actual": "m_axi_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_wvalid[1:1]"}
					}
				},
				"/axi_ic_ctrl_mgmt_slr1/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/axi_vip_data/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[38:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[3:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr[38:0]"},
						"AWID": { "actual": "m_axi_awid[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BID": { "actual": "m_axi_bid[3:0]"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata[511:0]"},
						"RID": { "actual": "m_axi_rid[3:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata[511:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[63:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_vip_data/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[38:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[38:0]"},
						"AWID": { "actual": "s_axi_awid[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid[3:0]"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[511:0]"},
						"RID": { "actual": "s_axi_rid[3:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[511:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[63:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/cmac_0/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "M_AXIS_tdata[511:0]"},
						"TKEEP": { "actual": "M_AXIS_tkeep[63:0]"},
						"TLAST": { "actual": "M_AXIS_tlast"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/cmac_0/S_AXILITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "S_AXILITE_araddr[12:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "S_AXILITE_arready"},
						"ARVALID": { "actual": "S_AXILITE_arvalid"},
						"AWADDR": { "actual": "S_AXILITE_awaddr[12:0]"},
						"AWREADY": { "actual": "S_AXILITE_awready"},
						"AWVALID": { "actual": "S_AXILITE_awvalid"},
						"BREADY": { "actual": "S_AXILITE_bready"},
						"BRESP": { "actual": "S_AXILITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXILITE_bvalid"},
						"RDATA": { "actual": "S_AXILITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXILITE_rready"},
						"RRESP": { "actual": "S_AXILITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXILITE_rvalid"},
						"WDATA": { "actual": "S_AXILITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXILITE_wready"},
						"WSTRB": { "actual": "S_AXILITE_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXILITE_wvalid"}
					}
				},
				"/cmac_0/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "S_AXIS_tdata[511:0]"},
						"TKEEP": { "actual": "S_AXIS_tkeep[63:0]"},
						"TLAST": { "actual": "S_AXIS_tlast"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/hmss_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[38:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S00_AXI_awaddr[38:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid[0:0]"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready[0:0]"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S00_AXI_rdata[511:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S00_AXI_rready[0:0]"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S00_AXI_wdata[511:0]"},
						"WLAST": { "actual": "S00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S00_AXI_wstrb[63:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid[0:0]"}
					}
				},
				"/hmss_0/S_AXI_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ctrl_aclk"},
						"ARADDR": { "actual": "S_AXI_CTRL_araddr[22:0]"},
						"ARESETN": { "actual": "ctrl_aresetn"},
						"ARREADY": { "actual": "S_AXI_CTRL_arready[0:0]"},
						"ARVALID": { "actual": "S_AXI_CTRL_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_CTRL_awaddr[22:0]"},
						"AWREADY": { "actual": "S_AXI_CTRL_awready[0:0]"},
						"AWVALID": { "actual": "S_AXI_CTRL_awvalid[0:0]"},
						"BREADY": { "actual": "S_AXI_CTRL_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_CTRL_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_CTRL_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_CTRL_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_CTRL_wready[0:0]"},
						"WVALID": { "actual": "S_AXI_CTRL_wvalid[0:0]"}
					}
				},
				"/ii_level0_wire/BLP_M_AXI_DATA_C2H_00": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "blp_s_aclk_pcie_00"},
						"ARADDR": { "actual": "BLP_M_AXI_DATA_C2H_00_araddr[38:0]"},
						"ARBURST": { "actual": "BLP_M_AXI_DATA_C2H_00_arburst[1:0]"},
						"ARESETN": { "actual": "blp_s_aresetn_pcie_00"},
						"ARID": { "actual": "BLP_M_AXI_DATA_C2H_00_arid[1:0]"},
						"ARLEN": { "actual": "BLP_M_AXI_DATA_C2H_00_arlen[7:0]"},
						"ARREADY": { "actual": "BLP_M_AXI_DATA_C2H_00_arready"},
						"ARVALID": { "actual": "BLP_M_AXI_DATA_C2H_00_arvalid"},
						"AWADDR": { "actual": "BLP_M_AXI_DATA_C2H_00_awaddr[38:0]"},
						"AWBURST": { "actual": "BLP_M_AXI_DATA_C2H_00_awburst[1:0]"},
						"AWID": { "actual": "BLP_M_AXI_DATA_C2H_00_awid[1:0]"},
						"AWLEN": { "actual": "BLP_M_AXI_DATA_C2H_00_awlen[7:0]"},
						"AWREADY": { "actual": "BLP_M_AXI_DATA_C2H_00_awready"},
						"AWVALID": { "actual": "BLP_M_AXI_DATA_C2H_00_awvalid"},
						"BID": { "actual": "BLP_M_AXI_DATA_C2H_00_bid[1:0]"},
						"BREADY": { "actual": "BLP_M_AXI_DATA_C2H_00_bready"},
						"BRESP": { "actual": "BLP_M_AXI_DATA_C2H_00_bresp[1:0]"},
						"BVALID": { "actual": "BLP_M_AXI_DATA_C2H_00_bvalid"},
						"RDATA": { "actual": "BLP_M_AXI_DATA_C2H_00_rdata[511:0]"},
						"RID": { "actual": "BLP_M_AXI_DATA_C2H_00_rid[1:0]"},
						"RLAST": { "actual": "BLP_M_AXI_DATA_C2H_00_rlast"},
						"RREADY": { "actual": "BLP_M_AXI_DATA_C2H_00_rready"},
						"RRESP": { "actual": "BLP_M_AXI_DATA_C2H_00_rresp[1:0]"},
						"RVALID": { "actual": "BLP_M_AXI_DATA_C2H_00_rvalid"},
						"WDATA": { "actual": "BLP_M_AXI_DATA_C2H_00_wdata[511:0]"},
						"WLAST": { "actual": "BLP_M_AXI_DATA_C2H_00_wlast"},
						"WREADY": { "actual": "BLP_M_AXI_DATA_C2H_00_wready"},
						"WSTRB": { "actual": "BLP_M_AXI_DATA_C2H_00_wstrb[63:0]"},
						"WVALID": { "actual": "BLP_M_AXI_DATA_C2H_00_wvalid"}
					}
				},
				"/ii_level0_wire/BLP_S_AXI_CTRL_MGMT_00": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "blp_s_aclk_ctrl_00"},
						"ARADDR": { "actual": "BLP_S_AXI_CTRL_MGMT_00_araddr[24:0]"},
						"ARESETN": { "actual": "blp_s_aresetn_ctrl_00"},
						"ARPROT": { "actual": "BLP_S_AXI_CTRL_MGMT_00_arprot[2:0]"},
						"ARREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_00_arready"},
						"ARVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_00_arvalid"},
						"AWADDR": { "actual": "BLP_S_AXI_CTRL_MGMT_00_awaddr[24:0]"},
						"AWPROT": { "actual": "BLP_S_AXI_CTRL_MGMT_00_awprot[2:0]"},
						"AWREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_00_awready"},
						"AWVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_00_awvalid"},
						"BREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_00_bready"},
						"BRESP": { "actual": "BLP_S_AXI_CTRL_MGMT_00_bresp[1:0]"},
						"BVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_00_bvalid"},
						"RDATA": { "actual": "BLP_S_AXI_CTRL_MGMT_00_rdata[31:0]"},
						"RREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_00_rready"},
						"RRESP": { "actual": "BLP_S_AXI_CTRL_MGMT_00_rresp[1:0]"},
						"RVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_00_rvalid"},
						"WDATA": { "actual": "BLP_S_AXI_CTRL_MGMT_00_wdata[31:0]"},
						"WREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_00_wready"},
						"WSTRB": { "actual": "BLP_S_AXI_CTRL_MGMT_00_wstrb[3:0]"},
						"WVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_00_wvalid"}
					}
				},
				"/ii_level0_wire/BLP_S_AXI_CTRL_MGMT_01": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "blp_s_aclk_ctrl_00"},
						"ARADDR": { "actual": "BLP_S_AXI_CTRL_MGMT_01_araddr[24:0]"},
						"ARESETN": { "actual": "blp_s_aresetn_ctrl_00"},
						"ARPROT": { "actual": "BLP_S_AXI_CTRL_MGMT_01_arprot[2:0]"},
						"ARREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_01_arready"},
						"ARVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_01_arvalid"},
						"AWADDR": { "actual": "BLP_S_AXI_CTRL_MGMT_01_awaddr[24:0]"},
						"AWPROT": { "actual": "BLP_S_AXI_CTRL_MGMT_01_awprot[2:0]"},
						"AWREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_01_awready"},
						"AWVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_01_awvalid"},
						"BREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_01_bready"},
						"BRESP": { "actual": "BLP_S_AXI_CTRL_MGMT_01_bresp[1:0]"},
						"BVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_01_bvalid"},
						"RDATA": { "actual": "BLP_S_AXI_CTRL_MGMT_01_rdata[31:0]"},
						"RREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_01_rready"},
						"RRESP": { "actual": "BLP_S_AXI_CTRL_MGMT_01_rresp[1:0]"},
						"RVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_01_rvalid"},
						"WDATA": { "actual": "BLP_S_AXI_CTRL_MGMT_01_wdata[31:0]"},
						"WREADY": { "actual": "BLP_S_AXI_CTRL_MGMT_01_wready"},
						"WSTRB": { "actual": "BLP_S_AXI_CTRL_MGMT_01_wstrb[3:0]"},
						"WVALID": { "actual": "BLP_S_AXI_CTRL_MGMT_01_wvalid"}
					}
				},
				"/ii_level0_wire/BLP_S_AXI_CTRL_USER_00": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "blp_s_aclk_pcie_00"},
						"ARADDR": { "actual": "BLP_S_AXI_CTRL_USER_00_araddr[24:0]"},
						"ARESETN": { "actual": "blp_s_aresetn_pcie_00"},
						"ARPROT": { "actual": "BLP_S_AXI_CTRL_USER_00_arprot[2:0]"},
						"ARREADY": { "actual": "BLP_S_AXI_CTRL_USER_00_arready"},
						"ARVALID": { "actual": "BLP_S_AXI_CTRL_USER_00_arvalid"},
						"AWADDR": { "actual": "BLP_S_AXI_CTRL_USER_00_awaddr[24:0]"},
						"AWPROT": { "actual": "BLP_S_AXI_CTRL_USER_00_awprot[2:0]"},
						"AWREADY": { "actual": "BLP_S_AXI_CTRL_USER_00_awready"},
						"AWVALID": { "actual": "BLP_S_AXI_CTRL_USER_00_awvalid"},
						"BREADY": { "actual": "BLP_S_AXI_CTRL_USER_00_bready"},
						"BRESP": { "actual": "BLP_S_AXI_CTRL_USER_00_bresp[1:0]"},
						"BVALID": { "actual": "BLP_S_AXI_CTRL_USER_00_bvalid"},
						"RDATA": { "actual": "BLP_S_AXI_CTRL_USER_00_rdata[31:0]"},
						"RREADY": { "actual": "BLP_S_AXI_CTRL_USER_00_rready"},
						"RRESP": { "actual": "BLP_S_AXI_CTRL_USER_00_rresp[1:0]"},
						"RVALID": { "actual": "BLP_S_AXI_CTRL_USER_00_rvalid"},
						"WDATA": { "actual": "BLP_S_AXI_CTRL_USER_00_wdata[31:0]"},
						"WREADY": { "actual": "BLP_S_AXI_CTRL_USER_00_wready"},
						"WSTRB": { "actual": "BLP_S_AXI_CTRL_USER_00_wstrb[3:0]"},
						"WVALID": { "actual": "BLP_S_AXI_CTRL_USER_00_wvalid"}
					}
				},
				"/ii_level0_wire/BLP_S_AXI_CTRL_USER_01": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "blp_s_aclk_pcie_00"},
						"ARADDR": { "actual": "BLP_S_AXI_CTRL_USER_01_araddr[24:0]"},
						"ARESETN": { "actual": "blp_s_aresetn_pcie_00"},
						"ARPROT": { "actual": "BLP_S_AXI_CTRL_USER_01_arprot[2:0]"},
						"ARREADY": { "actual": "BLP_S_AXI_CTRL_USER_01_arready"},
						"ARVALID": { "actual": "BLP_S_AXI_CTRL_USER_01_arvalid"},
						"AWADDR": { "actual": "BLP_S_AXI_CTRL_USER_01_awaddr[24:0]"},
						"AWPROT": { "actual": "BLP_S_AXI_CTRL_USER_01_awprot[2:0]"},
						"AWREADY": { "actual": "BLP_S_AXI_CTRL_USER_01_awready"},
						"AWVALID": { "actual": "BLP_S_AXI_CTRL_USER_01_awvalid"},
						"BREADY": { "actual": "BLP_S_AXI_CTRL_USER_01_bready"},
						"BRESP": { "actual": "BLP_S_AXI_CTRL_USER_01_bresp[1:0]"},
						"BVALID": { "actual": "BLP_S_AXI_CTRL_USER_01_bvalid"},
						"RDATA": { "actual": "BLP_S_AXI_CTRL_USER_01_rdata[31:0]"},
						"RREADY": { "actual": "BLP_S_AXI_CTRL_USER_01_rready"},
						"RRESP": { "actual": "BLP_S_AXI_CTRL_USER_01_rresp[1:0]"},
						"RVALID": { "actual": "BLP_S_AXI_CTRL_USER_01_rvalid"},
						"WDATA": { "actual": "BLP_S_AXI_CTRL_USER_01_wdata[31:0]"},
						"WREADY": { "actual": "BLP_S_AXI_CTRL_USER_01_wready"},
						"WSTRB": { "actual": "BLP_S_AXI_CTRL_USER_01_wstrb[3:0]"},
						"WVALID": { "actual": "BLP_S_AXI_CTRL_USER_01_wvalid"}
					}
				},
				"/ii_level0_wire/BLP_S_AXI_CTRL_USER_02": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "blp_s_aclk_pcie_00"},
						"ARADDR": { "actual": "BLP_S_AXI_CTRL_USER_02_araddr[24:0]"},
						"ARESETN": { "actual": "blp_s_aresetn_pcie_00"},
						"ARPROT": { "actual": "BLP_S_AXI_CTRL_USER_02_arprot[2:0]"},
						"ARREADY": { "actual": "BLP_S_AXI_CTRL_USER_02_arready"},
						"ARVALID": { "actual": "BLP_S_AXI_CTRL_USER_02_arvalid"},
						"AWADDR": { "actual": "BLP_S_AXI_CTRL_USER_02_awaddr[24:0]"},
						"AWPROT": { "actual": "BLP_S_AXI_CTRL_USER_02_awprot[2:0]"},
						"AWREADY": { "actual": "BLP_S_AXI_CTRL_USER_02_awready"},
						"AWVALID": { "actual": "BLP_S_AXI_CTRL_USER_02_awvalid"},
						"BREADY": { "actual": "BLP_S_AXI_CTRL_USER_02_bready"},
						"BRESP": { "actual": "BLP_S_AXI_CTRL_USER_02_bresp[1:0]"},
						"BVALID": { "actual": "BLP_S_AXI_CTRL_USER_02_bvalid"},
						"RDATA": { "actual": "BLP_S_AXI_CTRL_USER_02_rdata[31:0]"},
						"RREADY": { "actual": "BLP_S_AXI_CTRL_USER_02_rready"},
						"RRESP": { "actual": "BLP_S_AXI_CTRL_USER_02_rresp[1:0]"},
						"RVALID": { "actual": "BLP_S_AXI_CTRL_USER_02_rvalid"},
						"WDATA": { "actual": "BLP_S_AXI_CTRL_USER_02_wdata[31:0]"},
						"WREADY": { "actual": "BLP_S_AXI_CTRL_USER_02_wready"},
						"WSTRB": { "actual": "BLP_S_AXI_CTRL_USER_02_wstrb[3:0]"},
						"WVALID": { "actual": "BLP_S_AXI_CTRL_USER_02_wvalid"}
					}
				},
				"/ii_level0_wire/BLP_S_AXI_CTRL_USER_03": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "blp_s_aclk_ctrl_00"},
						"ARADDR": { "actual": "BLP_S_AXI_CTRL_USER_03_araddr[24:0]"},
						"ARESETN": { "actual": "blp_s_aresetn_ctrl_00"},
						"ARPROT": { "actual": "BLP_S_AXI_CTRL_USER_03_arprot[2:0]"},
						"ARREADY": { "actual": "BLP_S_AXI_CTRL_USER_03_arready"},
						"ARVALID": { "actual": "BLP_S_AXI_CTRL_USER_03_arvalid"},
						"AWADDR": { "actual": "BLP_S_AXI_CTRL_USER_03_awaddr[24:0]"},
						"AWPROT": { "actual": "BLP_S_AXI_CTRL_USER_03_awprot[2:0]"},
						"AWREADY": { "actual": "BLP_S_AXI_CTRL_USER_03_awready"},
						"AWVALID": { "actual": "BLP_S_AXI_CTRL_USER_03_awvalid"},
						"BREADY": { "actual": "BLP_S_AXI_CTRL_USER_03_bready"},
						"BRESP": { "actual": "BLP_S_AXI_CTRL_USER_03_bresp[1:0]"},
						"BVALID": { "actual": "BLP_S_AXI_CTRL_USER_03_bvalid"},
						"RDATA": { "actual": "BLP_S_AXI_CTRL_USER_03_rdata[31:0]"},
						"RREADY": { "actual": "BLP_S_AXI_CTRL_USER_03_rready"},
						"RRESP": { "actual": "BLP_S_AXI_CTRL_USER_03_rresp[1:0]"},
						"RVALID": { "actual": "BLP_S_AXI_CTRL_USER_03_rvalid"},
						"WDATA": { "actual": "BLP_S_AXI_CTRL_USER_03_wdata[31:0]"},
						"WREADY": { "actual": "BLP_S_AXI_CTRL_USER_03_wready"},
						"WSTRB": { "actual": "BLP_S_AXI_CTRL_USER_03_wstrb[3:0]"},
						"WVALID": { "actual": "BLP_S_AXI_CTRL_USER_03_wvalid"}
					}
				},
				"/ii_level0_wire/BLP_S_AXI_DATA_H2C_00": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "blp_s_aclk_pcie_00"},
						"ARADDR": { "actual": "BLP_S_AXI_DATA_H2C_00_araddr[38:0]"},
						"ARESETN": { "actual": "blp_s_aresetn_pcie_00"},
						"ARID": { "actual": "BLP_S_AXI_DATA_H2C_00_arid[3:0]"},
						"ARLEN": { "actual": "BLP_S_AXI_DATA_H2C_00_arlen[7:0]"},
						"ARREADY": { "actual": "BLP_S_AXI_DATA_H2C_00_arready"},
						"ARVALID": { "actual": "BLP_S_AXI_DATA_H2C_00_arvalid"},
						"AWADDR": { "actual": "BLP_S_AXI_DATA_H2C_00_awaddr[38:0]"},
						"AWID": { "actual": "BLP_S_AXI_DATA_H2C_00_awid[3:0]"},
						"AWLEN": { "actual": "BLP_S_AXI_DATA_H2C_00_awlen[7:0]"},
						"AWREADY": { "actual": "BLP_S_AXI_DATA_H2C_00_awready"},
						"AWVALID": { "actual": "BLP_S_AXI_DATA_H2C_00_awvalid"},
						"BID": { "actual": "BLP_S_AXI_DATA_H2C_00_bid[3:0]"},
						"BREADY": { "actual": "BLP_S_AXI_DATA_H2C_00_bready"},
						"BRESP": { "actual": "BLP_S_AXI_DATA_H2C_00_bresp[1:0]"},
						"BVALID": { "actual": "BLP_S_AXI_DATA_H2C_00_bvalid"},
						"RDATA": { "actual": "BLP_S_AXI_DATA_H2C_00_rdata[511:0]"},
						"RID": { "actual": "BLP_S_AXI_DATA_H2C_00_rid[3:0]"},
						"RLAST": { "actual": "BLP_S_AXI_DATA_H2C_00_rlast"},
						"RREADY": { "actual": "BLP_S_AXI_DATA_H2C_00_rready"},
						"RRESP": { "actual": "BLP_S_AXI_DATA_H2C_00_rresp[1:0]"},
						"RVALID": { "actual": "BLP_S_AXI_DATA_H2C_00_rvalid"},
						"WDATA": { "actual": "BLP_S_AXI_DATA_H2C_00_wdata[511:0]"},
						"WLAST": { "actual": "BLP_S_AXI_DATA_H2C_00_wlast"},
						"WREADY": { "actual": "BLP_S_AXI_DATA_H2C_00_wready"},
						"WSTRB": { "actual": "BLP_S_AXI_DATA_H2C_00_wstrb[63:0]"},
						"WVALID": { "actual": "BLP_S_AXI_DATA_H2C_00_wvalid"}
					}
				},
				"/ii_level0_wire/ULP_M_AXI_CTRL_MGMT_00": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ulp_m_aclk_ctrl_00"},
						"ARADDR": { "actual": "ULP_M_AXI_CTRL_MGMT_00_araddr[24:0]"},
						"ARESETN": { "actual": "ulp_m_aresetn_ctrl_00"},
						"ARPROT": { "actual": "ULP_M_AXI_CTRL_MGMT_00_arprot[2:0]"},
						"ARREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_00_arready"},
						"ARVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_00_arvalid"},
						"AWADDR": { "actual": "ULP_M_AXI_CTRL_MGMT_00_awaddr[24:0]"},
						"AWPROT": { "actual": "ULP_M_AXI_CTRL_MGMT_00_awprot[2:0]"},
						"AWREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_00_awready"},
						"AWVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_00_awvalid"},
						"BREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_00_bready"},
						"BRESP": { "actual": "ULP_M_AXI_CTRL_MGMT_00_bresp[1:0]"},
						"BVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_00_bvalid"},
						"RDATA": { "actual": "ULP_M_AXI_CTRL_MGMT_00_rdata[31:0]"},
						"RREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_00_rready"},
						"RRESP": { "actual": "ULP_M_AXI_CTRL_MGMT_00_rresp[1:0]"},
						"RVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_00_rvalid"},
						"WDATA": { "actual": "ULP_M_AXI_CTRL_MGMT_00_wdata[31:0]"},
						"WREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_00_wready"},
						"WSTRB": { "actual": "ULP_M_AXI_CTRL_MGMT_00_wstrb[3:0]"},
						"WVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_00_wvalid"}
					}
				},
				"/ii_level0_wire/ULP_M_AXI_CTRL_MGMT_01": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ulp_m_aclk_ctrl_00"},
						"ARADDR": { "actual": "ULP_M_AXI_CTRL_MGMT_01_araddr[24:0]"},
						"ARESETN": { "actual": "ulp_m_aresetn_ctrl_00"},
						"ARPROT": { "actual": "ULP_M_AXI_CTRL_MGMT_01_arprot[2:0]"},
						"ARREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_01_arready"},
						"ARVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_01_arvalid"},
						"AWADDR": { "actual": "ULP_M_AXI_CTRL_MGMT_01_awaddr[24:0]"},
						"AWPROT": { "actual": "ULP_M_AXI_CTRL_MGMT_01_awprot[2:0]"},
						"AWREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_01_awready"},
						"AWVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_01_awvalid"},
						"BREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_01_bready"},
						"BRESP": { "actual": "ULP_M_AXI_CTRL_MGMT_01_bresp[1:0]"},
						"BVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_01_bvalid"},
						"RDATA": { "actual": "ULP_M_AXI_CTRL_MGMT_01_rdata[31:0]"},
						"RREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_01_rready"},
						"RRESP": { "actual": "ULP_M_AXI_CTRL_MGMT_01_rresp[1:0]"},
						"RVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_01_rvalid"},
						"WDATA": { "actual": "ULP_M_AXI_CTRL_MGMT_01_wdata[31:0]"},
						"WREADY": { "actual": "ULP_M_AXI_CTRL_MGMT_01_wready"},
						"WSTRB": { "actual": "ULP_M_AXI_CTRL_MGMT_01_wstrb[3:0]"},
						"WVALID": { "actual": "ULP_M_AXI_CTRL_MGMT_01_wvalid"}
					}
				},
				"/ii_level0_wire/ULP_M_AXI_CTRL_USER_00": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ulp_m_aclk_pcie_00"},
						"ARADDR": { "actual": "ULP_M_AXI_CTRL_USER_00_araddr[24:0]"},
						"ARESETN": { "actual": "ulp_m_aresetn_pcie_00"},
						"ARPROT": { "actual": "ULP_M_AXI_CTRL_USER_00_arprot[2:0]"},
						"ARREADY": { "actual": "ULP_M_AXI_CTRL_USER_00_arready"},
						"ARVALID": { "actual": "ULP_M_AXI_CTRL_USER_00_arvalid"},
						"AWADDR": { "actual": "ULP_M_AXI_CTRL_USER_00_awaddr[24:0]"},
						"AWPROT": { "actual": "ULP_M_AXI_CTRL_USER_00_awprot[2:0]"},
						"AWREADY": { "actual": "ULP_M_AXI_CTRL_USER_00_awready"},
						"AWVALID": { "actual": "ULP_M_AXI_CTRL_USER_00_awvalid"},
						"BREADY": { "actual": "ULP_M_AXI_CTRL_USER_00_bready"},
						"BRESP": { "actual": "ULP_M_AXI_CTRL_USER_00_bresp[1:0]"},
						"BVALID": { "actual": "ULP_M_AXI_CTRL_USER_00_bvalid"},
						"RDATA": { "actual": "ULP_M_AXI_CTRL_USER_00_rdata[31:0]"},
						"RREADY": { "actual": "ULP_M_AXI_CTRL_USER_00_rready"},
						"RRESP": { "actual": "ULP_M_AXI_CTRL_USER_00_rresp[1:0]"},
						"RVALID": { "actual": "ULP_M_AXI_CTRL_USER_00_rvalid"},
						"WDATA": { "actual": "ULP_M_AXI_CTRL_USER_00_wdata[31:0]"},
						"WREADY": { "actual": "ULP_M_AXI_CTRL_USER_00_wready"},
						"WSTRB": { "actual": "ULP_M_AXI_CTRL_USER_00_wstrb[3:0]"},
						"WVALID": { "actual": "ULP_M_AXI_CTRL_USER_00_wvalid"}
					}
				},
				"/ii_level0_wire/ULP_M_AXI_CTRL_USER_01": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ulp_m_aclk_pcie_00"},
						"ARADDR": { "actual": "ULP_M_AXI_CTRL_USER_01_araddr[24:0]"},
						"ARESETN": { "actual": "ulp_m_aresetn_pcie_00"},
						"ARPROT": { "actual": "ULP_M_AXI_CTRL_USER_01_arprot[2:0]"},
						"ARREADY": { "actual": "ULP_M_AXI_CTRL_USER_01_arready"},
						"ARVALID": { "actual": "ULP_M_AXI_CTRL_USER_01_arvalid"},
						"AWADDR": { "actual": "ULP_M_AXI_CTRL_USER_01_awaddr[24:0]"},
						"AWPROT": { "actual": "ULP_M_AXI_CTRL_USER_01_awprot[2:0]"},
						"AWREADY": { "actual": "ULP_M_AXI_CTRL_USER_01_awready"},
						"AWVALID": { "actual": "ULP_M_AXI_CTRL_USER_01_awvalid"},
						"BREADY": { "actual": "ULP_M_AXI_CTRL_USER_01_bready"},
						"BRESP": { "actual": "ULP_M_AXI_CTRL_USER_01_bresp[1:0]"},
						"BVALID": { "actual": "ULP_M_AXI_CTRL_USER_01_bvalid"},
						"RDATA": { "actual": "ULP_M_AXI_CTRL_USER_01_rdata[31:0]"},
						"RREADY": { "actual": "ULP_M_AXI_CTRL_USER_01_rready"},
						"RRESP": { "actual": "ULP_M_AXI_CTRL_USER_01_rresp[1:0]"},
						"RVALID": { "actual": "ULP_M_AXI_CTRL_USER_01_rvalid"},
						"WDATA": { "actual": "ULP_M_AXI_CTRL_USER_01_wdata[31:0]"},
						"WREADY": { "actual": "ULP_M_AXI_CTRL_USER_01_wready"},
						"WSTRB": { "actual": "ULP_M_AXI_CTRL_USER_01_wstrb[3:0]"},
						"WVALID": { "actual": "ULP_M_AXI_CTRL_USER_01_wvalid"}
					}
				},
				"/ii_level0_wire/ULP_M_AXI_CTRL_USER_02": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ulp_m_aclk_pcie_00"},
						"ARADDR": { "actual": "ULP_M_AXI_CTRL_USER_02_araddr[24:0]"},
						"ARESETN": { "actual": "ulp_m_aresetn_pcie_00"},
						"ARPROT": { "actual": "ULP_M_AXI_CTRL_USER_02_arprot[2:0]"},
						"ARREADY": { "actual": "ULP_M_AXI_CTRL_USER_02_arready"},
						"ARVALID": { "actual": "ULP_M_AXI_CTRL_USER_02_arvalid"},
						"AWADDR": { "actual": "ULP_M_AXI_CTRL_USER_02_awaddr[24:0]"},
						"AWPROT": { "actual": "ULP_M_AXI_CTRL_USER_02_awprot[2:0]"},
						"AWREADY": { "actual": "ULP_M_AXI_CTRL_USER_02_awready"},
						"AWVALID": { "actual": "ULP_M_AXI_CTRL_USER_02_awvalid"},
						"BREADY": { "actual": "ULP_M_AXI_CTRL_USER_02_bready"},
						"BRESP": { "actual": "ULP_M_AXI_CTRL_USER_02_bresp[1:0]"},
						"BVALID": { "actual": "ULP_M_AXI_CTRL_USER_02_bvalid"},
						"RDATA": { "actual": "ULP_M_AXI_CTRL_USER_02_rdata[31:0]"},
						"RREADY": { "actual": "ULP_M_AXI_CTRL_USER_02_rready"},
						"RRESP": { "actual": "ULP_M_AXI_CTRL_USER_02_rresp[1:0]"},
						"RVALID": { "actual": "ULP_M_AXI_CTRL_USER_02_rvalid"},
						"WDATA": { "actual": "ULP_M_AXI_CTRL_USER_02_wdata[31:0]"},
						"WREADY": { "actual": "ULP_M_AXI_CTRL_USER_02_wready"},
						"WSTRB": { "actual": "ULP_M_AXI_CTRL_USER_02_wstrb[3:0]"},
						"WVALID": { "actual": "ULP_M_AXI_CTRL_USER_02_wvalid"}
					}
				},
				"/ii_level0_wire/ULP_M_AXI_CTRL_USER_03": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ulp_m_aclk_ctrl_00"},
						"ARADDR": { "actual": "ULP_M_AXI_CTRL_USER_03_araddr[24:0]"},
						"ARESETN": { "actual": "ulp_m_aresetn_ctrl_00"},
						"ARPROT": { "actual": "ULP_M_AXI_CTRL_USER_03_arprot[2:0]"},
						"ARREADY": { "actual": "ULP_M_AXI_CTRL_USER_03_arready"},
						"ARVALID": { "actual": "ULP_M_AXI_CTRL_USER_03_arvalid"},
						"AWADDR": { "actual": "ULP_M_AXI_CTRL_USER_03_awaddr[24:0]"},
						"AWPROT": { "actual": "ULP_M_AXI_CTRL_USER_03_awprot[2:0]"},
						"AWREADY": { "actual": "ULP_M_AXI_CTRL_USER_03_awready"},
						"AWVALID": { "actual": "ULP_M_AXI_CTRL_USER_03_awvalid"},
						"BREADY": { "actual": "ULP_M_AXI_CTRL_USER_03_bready"},
						"BRESP": { "actual": "ULP_M_AXI_CTRL_USER_03_bresp[1:0]"},
						"BVALID": { "actual": "ULP_M_AXI_CTRL_USER_03_bvalid"},
						"RDATA": { "actual": "ULP_M_AXI_CTRL_USER_03_rdata[31:0]"},
						"RREADY": { "actual": "ULP_M_AXI_CTRL_USER_03_rready"},
						"RRESP": { "actual": "ULP_M_AXI_CTRL_USER_03_rresp[1:0]"},
						"RVALID": { "actual": "ULP_M_AXI_CTRL_USER_03_rvalid"},
						"WDATA": { "actual": "ULP_M_AXI_CTRL_USER_03_wdata[31:0]"},
						"WREADY": { "actual": "ULP_M_AXI_CTRL_USER_03_wready"},
						"WSTRB": { "actual": "ULP_M_AXI_CTRL_USER_03_wstrb[3:0]"},
						"WVALID": { "actual": "ULP_M_AXI_CTRL_USER_03_wvalid"}
					}
				},
				"/ii_level0_wire/ULP_M_AXI_DATA_H2C_00": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ulp_m_aclk_pcie_00"},
						"ARADDR": { "actual": "ULP_M_AXI_DATA_H2C_00_araddr[38:0]"},
						"ARESETN": { "actual": "ulp_m_aresetn_pcie_00"},
						"ARID": { "actual": "ULP_M_AXI_DATA_H2C_00_arid[3:0]"},
						"ARLEN": { "actual": "ULP_M_AXI_DATA_H2C_00_arlen[7:0]"},
						"ARREADY": { "actual": "ULP_M_AXI_DATA_H2C_00_arready"},
						"ARVALID": { "actual": "ULP_M_AXI_DATA_H2C_00_arvalid"},
						"AWADDR": { "actual": "ULP_M_AXI_DATA_H2C_00_awaddr[38:0]"},
						"AWID": { "actual": "ULP_M_AXI_DATA_H2C_00_awid[3:0]"},
						"AWLEN": { "actual": "ULP_M_AXI_DATA_H2C_00_awlen[7:0]"},
						"AWREADY": { "actual": "ULP_M_AXI_DATA_H2C_00_awready"},
						"AWVALID": { "actual": "ULP_M_AXI_DATA_H2C_00_awvalid"},
						"BID": { "actual": "ULP_M_AXI_DATA_H2C_00_bid[3:0]"},
						"BREADY": { "actual": "ULP_M_AXI_DATA_H2C_00_bready"},
						"BRESP": { "actual": "ULP_M_AXI_DATA_H2C_00_bresp[1:0]"},
						"BVALID": { "actual": "ULP_M_AXI_DATA_H2C_00_bvalid"},
						"RDATA": { "actual": "ULP_M_AXI_DATA_H2C_00_rdata[511:0]"},
						"RID": { "actual": "ULP_M_AXI_DATA_H2C_00_rid[3:0]"},
						"RLAST": { "actual": "ULP_M_AXI_DATA_H2C_00_rlast"},
						"RREADY": { "actual": "ULP_M_AXI_DATA_H2C_00_rready"},
						"RRESP": { "actual": "ULP_M_AXI_DATA_H2C_00_rresp[1:0]"},
						"RVALID": { "actual": "ULP_M_AXI_DATA_H2C_00_rvalid"},
						"WDATA": { "actual": "ULP_M_AXI_DATA_H2C_00_wdata[511:0]"},
						"WLAST": { "actual": "ULP_M_AXI_DATA_H2C_00_wlast"},
						"WREADY": { "actual": "ULP_M_AXI_DATA_H2C_00_wready"},
						"WSTRB": { "actual": "ULP_M_AXI_DATA_H2C_00_wstrb[63:0]"},
						"WVALID": { "actual": "ULP_M_AXI_DATA_H2C_00_wvalid"}
					}
				},
				"/ii_level0_wire/ULP_S_AXI_DATA_C2H_00": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ulp_m_aclk_pcie_00"},
						"ARADDR": { "actual": "ULP_S_AXI_DATA_C2H_00_araddr[38:0]"},
						"ARBURST": { "actual": "ULP_S_AXI_DATA_C2H_00_arburst[1:0]"},
						"ARESETN": { "actual": "ulp_m_aresetn_pcie_00"},
						"ARID": { "actual": "ULP_S_AXI_DATA_C2H_00_arid[1:0]"},
						"ARLEN": { "actual": "ULP_S_AXI_DATA_C2H_00_arlen[7:0]"},
						"ARREADY": { "actual": "ULP_S_AXI_DATA_C2H_00_arready"},
						"ARVALID": { "actual": "ULP_S_AXI_DATA_C2H_00_arvalid"},
						"AWADDR": { "actual": "ULP_S_AXI_DATA_C2H_00_awaddr[38:0]"},
						"AWBURST": { "actual": "ULP_S_AXI_DATA_C2H_00_awburst[1:0]"},
						"AWID": { "actual": "ULP_S_AXI_DATA_C2H_00_awid[1:0]"},
						"AWLEN": { "actual": "ULP_S_AXI_DATA_C2H_00_awlen[7:0]"},
						"AWREADY": { "actual": "ULP_S_AXI_DATA_C2H_00_awready"},
						"AWVALID": { "actual": "ULP_S_AXI_DATA_C2H_00_awvalid"},
						"BID": { "actual": "ULP_S_AXI_DATA_C2H_00_bid[1:0]"},
						"BREADY": { "actual": "ULP_S_AXI_DATA_C2H_00_bready"},
						"BRESP": { "actual": "ULP_S_AXI_DATA_C2H_00_bresp[1:0]"},
						"BVALID": { "actual": "ULP_S_AXI_DATA_C2H_00_bvalid"},
						"RDATA": { "actual": "ULP_S_AXI_DATA_C2H_00_rdata[511:0]"},
						"RID": { "actual": "ULP_S_AXI_DATA_C2H_00_rid[1:0]"},
						"RLAST": { "actual": "ULP_S_AXI_DATA_C2H_00_rlast"},
						"RREADY": { "actual": "ULP_S_AXI_DATA_C2H_00_rready"},
						"RRESP": { "actual": "ULP_S_AXI_DATA_C2H_00_rresp[1:0]"},
						"RVALID": { "actual": "ULP_S_AXI_DATA_C2H_00_rvalid"},
						"WDATA": { "actual": "ULP_S_AXI_DATA_C2H_00_wdata[511:0]"},
						"WLAST": { "actual": "ULP_S_AXI_DATA_C2H_00_wlast"},
						"WREADY": { "actual": "ULP_S_AXI_DATA_C2H_00_wready"},
						"WSTRB": { "actual": "ULP_S_AXI_DATA_C2H_00_wstrb[63:0]"},
						"WVALID": { "actual": "ULP_S_AXI_DATA_C2H_00_wvalid"}
					}
				},
				"/krnl_proj_split_0/input_stream": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_stream_TDATA[511:0]"},
						"TDEST": { "actual": "input_stream_TDEST[15:0]"},
						"TID": { "actual": "input_stream_TID[0:0]"},
						"TKEEP": { "actual": "input_stream_TKEEP[63:0]"},
						"TLAST": { "actual": "input_stream_TLAST[0:0]"},
						"TREADY": { "actual": "input_stream_TREADY"},
						"TSTRB": { "actual": "input_stream_TSTRB[63:0]"},
						"TUSER": { "actual": "input_stream_TUSER[0:0]"},
						"TVALID": { "actual": "input_stream_TVALID"}
					}
				},
				"/krnl_proj_split_0/output_stream": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "output_stream_TDATA[511:0]"},
						"TDEST": { "actual": "output_stream_TDEST[15:0]"},
						"TID": { "actual": "output_stream_TID[0:0]"},
						"TKEEP": { "actual": "output_stream_TKEEP[63:0]"},
						"TLAST": { "actual": "output_stream_TLAST[0:0]"},
						"TREADY": { "actual": "output_stream_TREADY"},
						"TSTRB": { "actual": "output_stream_TSTRB[63:0]"},
						"TUSER": { "actual": "output_stream_TUSER[0:0]"},
						"TVALID": { "actual": "output_stream_TVALID"}
					}
				},
				"/krnl_proj_split_0/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR[5:0]"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/networklayer_0/M_AXIS_nl2eth": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "M_AXIS_nl2eth_tdata[511:0]"},
						"TKEEP": { "actual": "M_AXIS_nl2eth_tkeep[63:0]"},
						"TLAST": { "actual": "M_AXIS_nl2eth_tlast"},
						"TREADY": { "actual": "M_AXIS_nl2eth_tready"},
						"TVALID": { "actual": "M_AXIS_nl2eth_tvalid"}
					}
				},
				"/networklayer_0/M_AXIS_nl2sk": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "M_AXIS_nl2sk_tdata[511:0]"},
						"TDEST": { "actual": "M_AXIS_nl2sk_tdest[15:0]"},
						"TKEEP": { "actual": "M_AXIS_nl2sk_tkeep[63:0]"},
						"TLAST": { "actual": "M_AXIS_nl2sk_tlast"},
						"TREADY": { "actual": "M_AXIS_nl2sk_tready"},
						"TUSER": { "actual": "M_AXIS_nl2sk_tuser[95:0]"},
						"TVALID": { "actual": "M_AXIS_nl2sk_tvalid"}
					}
				},
				"/networklayer_0/S_AXIL_nl": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "S_AXIL_nl_araddr[15:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "S_AXIL_nl_arready"},
						"ARVALID": { "actual": "S_AXIL_nl_arvalid"},
						"AWADDR": { "actual": "S_AXIL_nl_awaddr[15:0]"},
						"AWREADY": { "actual": "S_AXIL_nl_awready"},
						"AWVALID": { "actual": "S_AXIL_nl_awvalid"},
						"BREADY": { "actual": "S_AXIL_nl_bready"},
						"BRESP": { "actual": "S_AXIL_nl_bresp[1:0]"},
						"BVALID": { "actual": "S_AXIL_nl_bvalid"},
						"RDATA": { "actual": "S_AXIL_nl_rdata[31:0]"},
						"RREADY": { "actual": "S_AXIL_nl_rready"},
						"RRESP": { "actual": "S_AXIL_nl_rresp[1:0]"},
						"RVALID": { "actual": "S_AXIL_nl_rvalid"},
						"WDATA": { "actual": "S_AXIL_nl_wdata[31:0]"},
						"WREADY": { "actual": "S_AXIL_nl_wready"},
						"WSTRB": { "actual": "S_AXIL_nl_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXIL_nl_wvalid"}
					}
				},
				"/networklayer_0/S_AXIS_eth2nl": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "S_AXIS_eth2nl_tdata[511:0]"},
						"TKEEP": { "actual": "S_AXIS_eth2nl_tkeep[63:0]"},
						"TLAST": { "actual": "S_AXIS_eth2nl_tlast"},
						"TREADY": { "actual": "S_AXIS_eth2nl_tready"},
						"TVALID": { "actual": "S_AXIS_eth2nl_tvalid"}
					}
				},
				"/networklayer_0/S_AXIS_sk2nl": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "S_AXIS_sk2nl_tdata[511:0]"},
						"TDEST": { "actual": "S_AXIS_sk2nl_tdest[15:0]"},
						"TKEEP": { "actual": "S_AXIS_sk2nl_tkeep[63:0]"},
						"TLAST": { "actual": "S_AXIS_sk2nl_tlast"},
						"TREADY": { "actual": "S_AXIS_sk2nl_tready"},
						"TVALID": { "actual": "S_AXIS_sk2nl_tvalid"}
					}
				},
				"/ulp_cmp/s_axi_ctrl_mgmt": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk_ctrl"},
						"ARADDR": { "actual": "s_axi_ctrl_mgmt_araddr[4:0]"},
						"ARESETN": { "actual": "aresetn_ctrl"},
						"ARREADY": { "actual": "s_axi_ctrl_mgmt_arready"},
						"ARVALID": { "actual": "s_axi_ctrl_mgmt_arvalid"},
						"AWADDR": { "actual": "s_axi_ctrl_mgmt_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_ctrl_mgmt_awready"},
						"AWVALID": { "actual": "s_axi_ctrl_mgmt_awvalid"},
						"BREADY": { "actual": "s_axi_ctrl_mgmt_bready"},
						"BRESP": { "actual": "s_axi_ctrl_mgmt_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_ctrl_mgmt_bvalid"},
						"RDATA": { "actual": "s_axi_ctrl_mgmt_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_ctrl_mgmt_rready"},
						"RRESP": { "actual": "s_axi_ctrl_mgmt_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_ctrl_mgmt_rvalid"},
						"WDATA": { "actual": "s_axi_ctrl_mgmt_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_ctrl_mgmt_wready"},
						"WSTRB": { "actual": "s_axi_ctrl_mgmt_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_ctrl_mgmt_wvalid"}
					}
				},
				"/ulp_cmp/s_axi_ctrl_user_debug": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk_ctrl"},
						"ARADDR": { "actual": "s_axi_ctrl_user_debug_araddr[4:0]"},
						"ARESETN": { "actual": "aresetn_ctrl"},
						"ARPROT": { "actual": "s_axi_ctrl_user_debug_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_ctrl_user_debug_arready"},
						"ARVALID": { "actual": "s_axi_ctrl_user_debug_arvalid"},
						"AWADDR": { "actual": "s_axi_ctrl_user_debug_awaddr[4:0]"},
						"AWPROT": { "actual": "s_axi_ctrl_user_debug_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_ctrl_user_debug_awready"},
						"AWVALID": { "actual": "s_axi_ctrl_user_debug_awvalid"},
						"BREADY": { "actual": "s_axi_ctrl_user_debug_bready"},
						"BRESP": { "actual": "s_axi_ctrl_user_debug_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_ctrl_user_debug_bvalid"},
						"RDATA": { "actual": "s_axi_ctrl_user_debug_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_ctrl_user_debug_rready"},
						"RRESP": { "actual": "s_axi_ctrl_user_debug_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_ctrl_user_debug_rvalid"},
						"WDATA": { "actual": "s_axi_ctrl_user_debug_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_ctrl_user_debug_wready"},
						"WSTRB": { "actual": "s_axi_ctrl_user_debug_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_ctrl_user_debug_wvalid"}
					}
				},
				"/ulp_ucs/s_axi_ctrl_mgmt": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk_ctrl"},
						"ARADDR": { "actual": "s_axi_ctrl_mgmt_araddr[24:0]"},
						"ARESETN": { "actual": "aresetn_ctrl"},
						"ARPROT": { "actual": "s_axi_ctrl_mgmt_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_ctrl_mgmt_arready[0:0]"},
						"ARVALID": { "actual": "s_axi_ctrl_mgmt_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_ctrl_mgmt_awaddr[24:0]"},
						"AWPROT": { "actual": "s_axi_ctrl_mgmt_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_ctrl_mgmt_awready[0:0]"},
						"AWVALID": { "actual": "s_axi_ctrl_mgmt_awvalid[0:0]"},
						"BREADY": { "actual": "s_axi_ctrl_mgmt_bready[0:0]"},
						"BRESP": { "actual": "s_axi_ctrl_mgmt_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_ctrl_mgmt_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_ctrl_mgmt_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_ctrl_mgmt_rready[0:0]"},
						"RRESP": { "actual": "s_axi_ctrl_mgmt_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_ctrl_mgmt_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_ctrl_mgmt_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_ctrl_mgmt_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_ctrl_mgmt_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_ctrl_mgmt_wvalid[0:0]"}
					}
				}
			}
		}
	}
}
