

================================================================
== Vivado HLS Report for 'CMFteste1'
================================================================
* Date:           Mon Aug 17 15:01:48 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMFteste1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%Entrada2_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Entrada2_V)" [CMFteste1.cpp:4]   --->   Operation 3 'read' 'Entrada2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = sext i32 %Entrada2_V_read to i33" [CMFteste1.cpp:9]   --->   Operation 4 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (2.70ns)   --->   "%ret_V = add nsw i33 %lhs_V, 25501368" [CMFteste1.cpp:9]   --->   Operation 5 'add' 'ret_V' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.47>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Entrada1_V), !map !67"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Entrada2_V), !map !73"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Saida1_V), !map !77"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Saida2_V), !map !83"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @CMFteste1_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%Entrada1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Entrada1_V)" [CMFteste1.cpp:4]   --->   Operation 11 'read' 'Entrada1_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_cast = sext i32 %Entrada1_V_read to i56" [CMFteste1.cpp:8]   --->   Operation 12 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_cast = sext i32 %Entrada2_V_read to i56" [CMFteste1.cpp:8]   --->   Operation 13 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (8.47ns)   --->   "%r_V = mul i56 %tmp_cast, %r_V_cast" [CMFteste1.cpp:8]   --->   Operation 14 'mul' 'r_V' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i56.i32.i32(i56 %r_V, i32 24, i32 55)" [CMFteste1.cpp:8]   --->   Operation 15 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %Saida1_V, i32 %tmp_2)" [CMFteste1.cpp:8]   --->   Operation 16 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i33 %ret_V to i56" [CMFteste1.cpp:9]   --->   Operation 17 'sext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (8.46ns)   --->   "%r_V_1 = mul i56 %tmp_6_cast, %tmp_cast" [CMFteste1.cpp:9]   --->   Operation 18 'mul' 'r_V_1' <Predicate = true> <Delay = 8.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i56.i32.i32(i56 %r_V_1, i32 24, i32 55)" [CMFteste1.cpp:9]   --->   Operation 19 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %Saida2_V, i32 %tmp_9)" [CMFteste1.cpp:9]   --->   Operation 20 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [CMFteste1.cpp:13]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.7ns
The critical path consists of the following:
	wire read on port 'Entrada2_V' (CMFteste1.cpp:4) [10]  (0 ns)
	'add' operation ('ret.V', CMFteste1.cpp:9) [18]  (2.7 ns)

 <State 2>: 8.47ns
The critical path consists of the following:
	wire read on port 'Entrada1_V' (CMFteste1.cpp:4) [11]  (0 ns)
	'mul' operation ('r.V', CMFteste1.cpp:8) [14]  (8.47 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
