
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'111000111011111011000111010010111100111111000111010101010010 0'
T'111001110111110001100001100110000000111111000100010010100101 1'
T'011110001111000100010000001001101111011011111100101101111010 0'
T'011111011010001111001100011101011011111010110001101010011001 1'
T'000110111000010100000101011000011111101101101001000010010101 0'
T'110110101001001011010000101001110011101111011010111100010111 1'
T'111111110111101000011000000110110100101000101110001010100000 1'
T'111101100010110100100101001101101100010101110110101011111111 1'
T'111000101000110111101101011011001110111011100101011010111111 1'
T'100101010000110001000001101110011000100000000011001010000001 0'
T'101011010111001100100000110011001001010001111101101101111011 1'
T'111110011110100111000010100101000011110010000011000001010001 1'
T'101111000000100000100100110110111010100111101100100010011101 1'
T'011111001000111000100100100110011001101000001101000010100110 1'
T'100000101101111101110010001111100100100001101111000010010101 1'
T'111111011000101000101000010110011110000110100101101101101111 1'
T'110101111100011111100110101110000010111000011101001010000101 1'
T'111101110100111110000110000101000011001011001111100010100001 1'
T'010110111101011100110110011001010101101010010000101110000111 1'
T'011111011111011110101101000100000111101101001010100010000110 1'
T'100111010100001011000110000101100100001100000001001111000100 1'
T'001111110111011000001001100011010100011111000011101011101101 1'
T'111000000100111001001000100011011000000010001001100000110101 1'
T'010011101001010011011101001101001001000100100101011101001110 0'
T'111110011001101111100110001001010100100001000010000011101110 1'
T'100111000000100100010010101000011011001010011110111110010110 0'
T'110011101101010011001010110111000010010100101111111011000010 0'
T'000011100100101100011101010010000110110000010110111110011000 1'
T'011111111101111101010111001111110011110001110000000011101111 1'
T'000111110100101011111111110011100100111100110010101011000010 0'
T'111100111110101111011111100001110001001010010001001111010100 1'
T'101101010111111010001000111101100001111101010100001000010011 0'
T'111001100111101100011010000011000101110110001010000000100101 1'
T'101101010101001000000110111011000001111000011111101011100101 1'
T'011101111110010110010000000110000100001011111011000110100001 1'
T'101111010000101101111010000000100000001100000001010010100001 1'
T'001110011010111101000101000000111000001010000001001011101101 1'
T'111101110111111010000101110001011111000111000011001001110010 0'
T'011001110110110110101001100111010000000010101110100001111001 1'
T'011111110011001111101000100111110110001011100101101011101000 1'
T'101101110111110100000010001011001100000111000011011001111001 1'
T'001100110111111100000001101101100110011101011110001001101100 1'
T'101110110100000101100110010011010110000000001011010010111011 1'
T'011110110111111111110000000001110110000010011000110110101111 1'
T'000001110100111100100101001101111111101011011001011001001100 0'
T'101111011111101001011100001010100010101011000111001010001110 1'
T'101101100110101111000000110111111010101100000001111011000111 1'
T'110000111101101010001111101111111010111100000110100111101001 1'
T'100010011100100101111010001110011011011101111011100001101000 0'
T'000100110000111111001110011011000011100101011110100000000110 1'
T'111011100110110001110100010001110111111000011111100001110000 0'
T'011101010110110110100111010011101000111100111001101101010001 1'
T'111100010100101110001101110011011010001101011101100100011000 1'
T'011110110100100000010101001001101010011111000101000101000101 1'
T'011100110110110110000001001001000001001000010100100101101100 1'
T'101110010110111100101101000100000100011010001010000101101001 1'
T'101101011110011110000010001101110110111101011010000111101001 1'
T'111100110110110100101101001000000011011101100011101101001001 1'
T'101111110100111000101101000011110100100101000111101111110001 1'
T'111010101011011110010100100100010101000011011100001100100001 0'
T'011001000000100111111100110010001111011000100101101000110101 1'
T'101001110100111101101111010110001010001110100000100001000111 0'
T'101110010101011110001110000101100001010110100100001100110101 1'
T'010000000100001100000010000000011011100100111011001100010100 0'
T'001001010110101110101110001000010001100010110011001100001001 0'
T'000111010100110111010100100111011011110001111101000001101100 0'
T'101010000110111100111010100100110001001101110011010001111000 1'
T'100100101000011100111000000001010010101110010111000001101100 1'
T'111110111110000010100100000000000000001001110001101001101001 0'
T'000100010010011111010001100110111100110100010100011001001001 0'
T'111111110110111111111111110011111101111111111111101001011100 1'
T'111111110110111111111111111001111110111111111111101001101100 1'
T'110100000000110110100010000000101111100000010010101000110001 1'
T'001001110010101011010100000010101001010001011100110101101111 0'
T'001010110010100111010111100100001100101010001010000000100100 0'
T'000000000000100000000000000000000000000000000010000001000101 0'
T'110101000100111111111101111100101110001011100010100000110011 0'
T'001101111110101011001000010100011111100111001111001101100000 1'
T'111111111111111111111111111111110111110011111111101111111101 1'
T'101100011111111100010111100000000011011010101010100110000101 1'
T'111111111111111011111111001111110111101111011111111111111111 1'
T'111111111100001110001010001110110001111000000010001010000101 1'
T'101111110111111110010011110110000001111011110111001011001101 1'
T'111111011111111111111111111111110011111011111111101111111101 1'
T'111011001110111100000100011011011111110000000011110111010110 0'
T'111111101111111111111111101111111111111111101111101111111101 1'
T'111111101111111111111111111111110111111011111111001111111111 1'
T'011011000011010101101100011110100110001001101111100111100001 1'
T'110111111111111111111110111111111111110110111111101111111110 1'
T'111111111111110111111111111111110111110111011111001111111111 1'
T'001110011010101101100010100000110010101010011011101101001001 1'
T'000000000000100000000000000000000000000000000010000100000000 0'
T'001111111010111100101111010000011100011011110110001100001001 1'
T'111111110110111111111111111001111110111111111111101101101101 1'
T'111111110110111111111111110011111101111111111111101101011101 1'
T'111111111110111111111111110111111111111111111111111101011100 0'
T'101111110110101001101011011010111001100011010111111101000001 0'
T'111111111110111111111111111101111111111111111111101101111001 0'
T'100111010111001110011110010001111000001110000011000110011101 1'
T'111111111110110111111111111011111111111111111111111101101100 0'
T'111111111111011111111101111111110011111111111111101101111100 1'
T'111111111111011111111110011111110110111111111111101101111100 1'
T'011101001010001111110001101011110011101110010001110101110001 1'
T'000000000000100000000000000000000000000000000110010000001001 0'
T'010110010110101111110011100000001000101010101101110101001010 0'
T'011100010010111010001101000010001100100010111110010001000101 0'
T'100100110000111001010100000001000000110010001000110001000101 1'
T'111111111111011111111111001111110111101111101111110001111100 1'
T'110100111001010001000100011001100101100110000010110000101000 1'
T'111110111110001010011001000001100011110101010111110000011101 0'
T'100011000100110111010000001110101011110011110100010110000010 1'
T'111111110110111111111111111101111111111111111111110001110010 1'
T'111011111111111111111101111111110111111101111111111111111110 1'
First try detect: 70
Random    detect: 21
All 0 / 1 detect: 22
Bit flip  detect: 0
Total   patterns: 113

#FAULT COVERAGE RESULTS :
#number of test vectors = 113
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1060
#total gate fault coverage = 50.38%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 1054
#equivalent gate fault coverage = 52.65%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 1.8s 1.8s
