#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 24 19:15:26 2024
# Process ID: 16748
# Current directory: C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1
# Command line: vivado.exe -log Test_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Test_1_wrapper.tcl
# Log file: C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/Test_1_wrapper.vds
# Journal file: C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1\vivado.jou
# Running On        :TUF-F15
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16781 MB
# Swap memory       :10737 MB
# Total Virtual     :27519 MB
# Available Virtual :5466 MB
#-----------------------------------------------------------
source Test_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 592.867 ; gain = 263.797
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.srcs/utils_1/imports/synth_1/gpio_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.srcs/utils_1/imports/synth_1/gpio_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Test_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 2061.352 ; gain = 398.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Test_1_wrapper' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/hdl/Test_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'Test_1' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'Test_1_DataBufferAxi_0_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_DataBufferAxi_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_DataBufferAxi_0_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_DataBufferAxi_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'output_data' of module 'Test_1_DataBufferAxi_0_1' is unconnected for instance 'DataBufferAxi_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:245]
WARNING: [Synth 8-7023] instance 'DataBufferAxi_0' of module 'Test_1_DataBufferAxi_0_1' has 25 connections declared, but only 24 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:245]
INFO: [Synth 8-6157] synthesizing module 'Test_1_al_ultra96v2_0_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_al_ultra96v2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_al_ultra96v2_0_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_al_ultra96v2_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'ser_tx' of module 'Test_1_al_ultra96v2_0_1' is unconnected for instance 'al_ultra96v2_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:270]
WARNING: [Synth 8-7071] port 'leds' of module 'Test_1_al_ultra96v2_0_1' is unconnected for instance 'al_ultra96v2_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:270]
WARNING: [Synth 8-7071] port 'ifm_waddr' of module 'Test_1_al_ultra96v2_0_1' is unconnected for instance 'al_ultra96v2_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:270]
WARNING: [Synth 8-7071] port 'ifm_write_rdy' of module 'Test_1_al_ultra96v2_0_1' is unconnected for instance 'al_ultra96v2_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:270]
WARNING: [Synth 8-7023] instance 'al_ultra96v2_0' of module 'Test_1_al_ultra96v2_0_1' has 15 connections declared, but only 11 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:270]
INFO: [Synth 8-6157] synthesizing module 'Test_1_axi_gpio_0_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_axi_gpio_0_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'Test_1_axi_gpio_0_1' is unconnected for instance 'axi_gpio_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:282]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'Test_1_axi_gpio_0_1' has 22 connections declared, but only 21 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:282]
INFO: [Synth 8-6157] synthesizing module 'Test_1_axi_gpio_1_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_axi_gpio_1_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_1_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'Test_1_axi_gpio_1_1' is unconnected for instance 'axi_gpio_1' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:304]
WARNING: [Synth 8-7023] instance 'axi_gpio_1' of module 'Test_1_axi_gpio_1_1' has 22 connections declared, but only 21 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:304]
INFO: [Synth 8-6157] synthesizing module 'Test_1_axi_gpio_2_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_axi_gpio_2_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'Test_1_axi_gpio_2_1' is unconnected for instance 'axi_gpio_2' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:326]
WARNING: [Synth 8-7023] instance 'axi_gpio_2' of module 'Test_1_axi_gpio_2_1' has 22 connections declared, but only 21 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:326]
INFO: [Synth 8-6157] synthesizing module 'Test_1_axi_gpio_3_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_axi_gpio_3_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_3_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'Test_1_axi_gpio_3_1' is unconnected for instance 'axi_gpio_3' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:348]
WARNING: [Synth 8-7023] instance 'axi_gpio_3' of module 'Test_1_axi_gpio_3_1' has 22 connections declared, but only 21 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:348]
INFO: [Synth 8-6157] synthesizing module 'Test_1_axi_gpio_4_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_4_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_axi_gpio_4_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_4_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'Test_1_axi_gpio_4_1' is unconnected for instance 'axi_gpio_4' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:370]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'Test_1_axi_gpio_4_1' is unconnected for instance 'axi_gpio_4' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:370]
WARNING: [Synth 8-7023] instance 'axi_gpio_4' of module 'Test_1_axi_gpio_4_1' has 22 connections declared, but only 20 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:370]
INFO: [Synth 8-6157] synthesizing module 'Test_1_axi_gpio_5_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_5_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_axi_gpio_5_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_5_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'Test_1_axi_gpio_5_1' is unconnected for instance 'axi_gpio_5' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:391]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'Test_1_axi_gpio_5_1' is unconnected for instance 'axi_gpio_5' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:391]
WARNING: [Synth 8-7023] instance 'axi_gpio_5' of module 'Test_1_axi_gpio_5_1' has 22 connections declared, but only 20 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:391]
INFO: [Synth 8-6157] synthesizing module 'Test_1_axi_gpio_6_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_6_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_axi_gpio_6_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_axi_gpio_6_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'Test_1_axi_gpio_6_1' is unconnected for instance 'axi_gpio_6' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:412]
WARNING: [Synth 8-7023] instance 'axi_gpio_6' of module 'Test_1_axi_gpio_6_1' has 22 connections declared, but only 21 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:412]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:434]
INFO: [Synth 8-6157] synthesizing module 'Test_1_ila_0_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_ila_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_ila_0_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_ila_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Test_1_ps8_0_axi_periph_1' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:779]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1BIZSY2' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2337]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1BIZSY2' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2337]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1FAEHN' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2469]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1FAEHN' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2469]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_CGNYG9' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2601]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_CGNYG9' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2601]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_107MCHK' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_107MCHK' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2733]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_ZDE4LP' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2865]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_ZDE4LP' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2865]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1M0E4IK' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1M0E4IK' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:2997]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1X1RN3I' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:3129]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1X1RN3I' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:3129]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_O20MDB' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:3261]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_O20MDB' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:3261]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_17HWVRV' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:3407]
INFO: [Synth 8-6157] synthesizing module 'Test_1_auto_ds_0' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_auto_ds_0' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Test_1_auto_pc_0' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_auto_pc_0' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_17HWVRV' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:3407]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_E25L56' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:3817]
INFO: [Synth 8-6157] synthesizing module 'Test_1_auto_ds_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_auto_ds_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Test_1_auto_pc_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_auto_pc_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_E25L56' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:3817]
INFO: [Synth 8-6157] synthesizing module 'Test_1_xbar_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_xbar_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_ps8_0_axi_periph_1' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:779]
INFO: [Synth 8-6157] synthesizing module 'Test_1_pulse_generator_0_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_pulse_generator_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_pulse_generator_0_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_pulse_generator_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Test_1_rst_ps8_0_99M_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_rst_ps8_0_99M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_rst_ps8_0_99M_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_rst_ps8_0_99M_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'Test_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:682]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'Test_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:682]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Test_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:682]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Test_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:682]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'Test_1_rst_ps8_0_99M_1' has 10 connections declared, but only 6 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:682]
INFO: [Synth 8-6157] synthesizing module 'Test_1_xlconstant_0_1' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xlconstant_0_1/synth/Test_1_xlconstant_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_xlconstant_0_1' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xlconstant_0_1/synth/Test_1_xlconstant_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'Test_1_xlconstant_1_1' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xlconstant_1_1/synth/Test_1_xlconstant_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_xlconstant_1_1' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xlconstant_1_1/synth/Test_1_xlconstant_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'Test_1_xlconstant_2_1' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xlconstant_2_1/synth/Test_1_xlconstant_2_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_xlconstant_2_1' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xlconstant_2_1/synth/Test_1_xlconstant_2_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'Test_1_xlconstant_3_1' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xlconstant_3_1/synth/Test_1_xlconstant_3_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_xlconstant_3_1' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xlconstant_3_1/synth/Test_1_xlconstant_3_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'Test_1_zynq_ultra_ps_e_0_1' [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_zynq_ultra_ps_e_0_1' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/.Xil/Vivado-16748-TUF-F15/realtime/Test_1_zynq_ultra_ps_e_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'Test_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:697]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'Test_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:697]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'Test_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:697]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'Test_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:697]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'Test_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:697]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'Test_1_zynq_ultra_ps_e_0_1' has 84 connections declared, but only 79 given [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:697]
INFO: [Synth 8-6155] done synthesizing module 'Test_1' (0#1) [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Test_1_wrapper' (0#1) [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/hdl/Test_1_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_0'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:282]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:434]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'al_ultra96v2_0'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:270]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_1'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:304]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_2'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:326]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pulse_generator_0'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:678]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_3'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:348]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_5'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:391]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataBufferAxi_0'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:245]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_4'. This will prevent further optimization [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/synth/Test_1.v:370]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_E25L56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_E25L56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_17HWVRV is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_17HWVRV is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m07_couplers_imp_O20MDB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m07_couplers_imp_O20MDB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m07_couplers_imp_O20MDB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m07_couplers_imp_O20MDB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m06_couplers_imp_1X1RN3I is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m06_couplers_imp_1X1RN3I is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m06_couplers_imp_1X1RN3I is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m06_couplers_imp_1X1RN3I is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m05_couplers_imp_1M0E4IK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m05_couplers_imp_1M0E4IK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m05_couplers_imp_1M0E4IK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m05_couplers_imp_1M0E4IK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_ZDE4LP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_ZDE4LP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_ZDE4LP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_ZDE4LP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_107MCHK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_107MCHK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_107MCHK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_107MCHK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_CGNYG9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_CGNYG9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_CGNYG9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_CGNYG9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1FAEHN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1FAEHN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1FAEHN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1FAEHN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1BIZSY2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1BIZSY2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1BIZSY2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1BIZSY2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2184.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_DataBufferAxi_0_1/Test_1_DataBufferAxi_0_1/Test_1_DataBufferAxi_0_1_in_context.xdc] for cell 'Test_1_i/DataBufferAxi_0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_DataBufferAxi_0_1/Test_1_DataBufferAxi_0_1/Test_1_DataBufferAxi_0_1_in_context.xdc] for cell 'Test_1_i/DataBufferAxi_0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_al_ultra96v2_0_1/Test_1_al_ultra96v2_0_1/Test_1_al_ultra96v2_0_1_in_context.xdc] for cell 'Test_1_i/al_ultra96v2_0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_al_ultra96v2_0_1/Test_1_al_ultra96v2_0_1/Test_1_al_ultra96v2_0_1_in_context.xdc] for cell 'Test_1_i/al_ultra96v2_0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_0_1/Test_1_axi_gpio_0_1/original_system_axi_gpio_4_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_0_1/Test_1_axi_gpio_0_1/original_system_axi_gpio_4_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_1_1/Test_1_axi_gpio_1_1/original_system_axi_gpio_1_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_1_1/Test_1_axi_gpio_1_1/original_system_axi_gpio_1_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_1'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_2_1/Test_1_axi_gpio_2_1/original_system_axi_gpio_1_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_2'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_2_1/Test_1_axi_gpio_2_1/original_system_axi_gpio_1_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_2'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_3_1/Test_1_axi_gpio_3_1/original_system_axi_gpio_4_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_3'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_3_1/Test_1_axi_gpio_3_1/original_system_axi_gpio_4_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_3'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_4_1/Test_1_axi_gpio_4_1/original_system_axi_gpio_4_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_4'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_4_1/Test_1_axi_gpio_4_1/original_system_axi_gpio_4_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_4'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_5_1/Test_1_axi_gpio_5_1/original_system_axi_gpio_1_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_5'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_5_1/Test_1_axi_gpio_5_1/original_system_axi_gpio_1_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_5'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_6_1/Test_1_axi_gpio_6_1/original_system_axi_gpio_4_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_6'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_6_1/Test_1_axi_gpio_6_1/original_system_axi_gpio_4_0_in_context.xdc] for cell 'Test_1_i/axi_gpio_6'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xbar_1/Test_1_xbar_1/Test_xbar_1_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_xbar_1/Test_1_xbar_1/Test_xbar_1_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0/Test_2_auto_ds_0_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0/Test_2_auto_ds_0_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_auto_pc_0/Test_1_auto_pc_0/Test_2_auto_pc_0_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_auto_pc_0/Test_1_auto_pc_0/Test_2_auto_pc_0_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1/Test_2_auto_ds_0_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1/Test_2_auto_ds_0_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_auto_pc_1/Test_1_auto_pc_1/Test_2_auto_pc_0_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_auto_pc_1/Test_1_auto_pc_1/Test_2_auto_pc_0_in_context.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_pulse_generator_0_1/Test_1_pulse_generator_0_1/Test_1_pulse_generator_0_1_in_context.xdc] for cell 'Test_1_i/pulse_generator_0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_pulse_generator_0_1/Test_1_pulse_generator_0_1/Test_1_pulse_generator_0_1_in_context.xdc] for cell 'Test_1_i/pulse_generator_0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_rst_ps8_0_99M_1/Test_1_rst_ps8_0_99M_1/original_system_rst_ps8_0_99M_0_in_context.xdc] for cell 'Test_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_rst_ps8_0_99M_1/Test_1_rst_ps8_0_99M_1/original_system_rst_ps8_0_99M_0_in_context.xdc] for cell 'Test_1_i/rst_ps8_0_99M'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_zynq_ultra_ps_e_0_1/Test_1_zynq_ultra_ps_e_0_1/original_system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Test_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_zynq_ultra_ps_e_0_1/Test_1_zynq_ultra_ps_e_0_1/original_system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Test_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_ila_0_1/Test_1_ila_0_1/Test_1_ila_0_1_in_context.xdc] for cell 'Test_1_i/ila_0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.gen/sources_1/bd/Test_1/ip/Test_1_ila_0_1/Test_1_ila_0_1/Test_1_ila_0_1_in_context.xdc] for cell 'Test_1_i/ila_0'
Parsing XDC File [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.srcs/constrs_1/new/gpio.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_io[0]'. [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.srcs/constrs_1/new/gpio.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_io[0]'. [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.srcs/constrs_1/new/gpio.xdc:2]
Finished Parsing XDC File [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.srcs/constrs_1/new/gpio.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.srcs/constrs_1/new/gpio.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Test_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2184.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2184.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/DataBufferAxi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/al_ultra96v2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/axi_gpio_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/axi_gpio_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/axi_gpio_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/axi_gpio_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/pulse_generator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/xlconstant_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Test_1_i/ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.srcs/utils_1/imports/synth_1/gpio_wrapper.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module Test_1_ps8_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2184.938 ; gain = 521.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2663.750 ; gain = 1000.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2663.750 ; gain = 1000.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2675.094 ; gain = 1011.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.887 ; gain = 1025.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.887 ; gain = 1025.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.887 ; gain = 1025.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.887 ; gain = 1025.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.887 ; gain = 1025.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.887 ; gain = 1025.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |Test_1_DataBufferAxi_0_1   |         1|
|2     |Test_1_al_ultra96v2_0_1    |         1|
|3     |Test_1_axi_gpio_0_1        |         1|
|4     |Test_1_axi_gpio_1_1        |         1|
|5     |Test_1_axi_gpio_2_1        |         1|
|6     |Test_1_axi_gpio_3_1        |         1|
|7     |Test_1_axi_gpio_4_1        |         1|
|8     |Test_1_axi_gpio_5_1        |         1|
|9     |Test_1_axi_gpio_6_1        |         1|
|10    |Test_1_ila_0_1             |         1|
|11    |Test_1_xbar_1              |         1|
|12    |Test_1_auto_ds_0           |         1|
|13    |Test_1_auto_pc_0           |         1|
|14    |Test_1_auto_ds_1           |         1|
|15    |Test_1_auto_pc_1           |         1|
|16    |Test_1_pulse_generator_0_1 |         1|
|17    |Test_1_rst_ps8_0_99M_1     |         1|
|18    |Test_1_zynq_ultra_ps_e_0_1 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |Test_1_DataBufferAxi_0   |     1|
|2     |Test_1_al_ultra96v2_0    |     1|
|3     |Test_1_auto_ds           |     2|
|5     |Test_1_auto_pc           |     2|
|7     |Test_1_axi_gpio_0        |     1|
|8     |Test_1_axi_gpio_1        |     1|
|9     |Test_1_axi_gpio_2        |     1|
|10    |Test_1_axi_gpio_3        |     1|
|11    |Test_1_axi_gpio_4        |     1|
|12    |Test_1_axi_gpio_5        |     1|
|13    |Test_1_axi_gpio_6        |     1|
|14    |Test_1_ila_0             |     1|
|15    |Test_1_pulse_generator_0 |     1|
|16    |Test_1_rst_ps8_0_99M     |     1|
|17    |Test_1_xbar              |     1|
|18    |Test_1_zynq_ultra_ps_e_0 |     1|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.887 ; gain = 1025.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 2688.887 ; gain = 1025.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.887 ; gain = 1025.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2688.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a1488045
INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 115 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2688.887 ; gain = 2030.629
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Data_Mobility/Data_Mobility.runs/synth_1/Test_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Test_1_wrapper_utilization_synth.rpt -pb Test_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 19:16:24 2024...
