{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 20:48:23 2024 " "Info: Processing started: Wed Jun 12 20:48:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Info: Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file random.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Info: Found entity 1: random" {  } { { "random.bdf" "" { Schematic "F:/altera/projects/class_t/random.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Info: Found entity 1: fdiv" {  } { { "fdiv.bdf" "" { Schematic "F:/altera/projects/class_t/fdiv.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file static.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 static " "Info: Found entity 1: static" {  } { { "static.bdf" "" { Schematic "F:/altera/projects/class_t/static.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file compare.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Info: Found entity 1: compare" {  } { { "compare.bdf" "" { Schematic "F:/altera/projects/class_t/compare.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dyn_gen.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dyn_gen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dyn_gen " "Info: Found entity 1: dyn_gen" {  } { { "dyn_gen.bdf" "" { Schematic "F:/altera/projects/class_t/dyn_gen.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dy_time.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dy_time.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dy_time " "Info: Found entity 1: dy_time" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrongcount.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wrongcount.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wrongcount " "Info: Found entity 1: wrongcount" {  } { { "wrongcount.bdf" "" { Schematic "F:/altera/projects/class_t/wrongcount.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_pa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wr_pa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wr_pa " "Info: Found entity 1: wr_pa" {  } { { "wr_pa.bdf" "" { Schematic "F:/altera/projects/class_t/wr_pa.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all0to1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file all0to1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 all0to1 " "Info: Found entity 1: all0to1" {  } { { "all0to1.bdf" "" { Schematic "F:/altera/projects/class_t/all0to1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SR " "Info: Found entity 1: SR" {  } { { "SR.bdf" "" { Schematic "F:/altera/projects/class_t/SR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainb1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mainb1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mainb1 " "Info: Found entity 1: mainb1" {  } { { "mainb1.bdf" "" { Schematic "F:/altera/projects/class_t/mainb1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst37 " "Info: Elaborating entity \"74244\" for hierarchy \"74244:inst37\"" {  } { { "main.bdf" "inst37" { Schematic "F:/altera/projects/class_t/main.bdf" { { 800 1904 2008 992 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst37 " "Info: Elaborated megafunction instantiation \"74244:inst37\"" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 800 1904 2008 992 "inst37" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dy_time dy_time:inst2 " "Info: Elaborating entity \"dy_time\" for hierarchy \"dy_time:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "F:/altera/projects/class_t/main.bdf" { { 952 1408 1560 1176 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "clk100 " "Warning: Pin \"clk100\" not connected" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 728 552 720 744 "clk100" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "clk10 " "Warning: Pin \"clk10\" not connected" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 960 552 720 976 "clk10" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "clk1 " "Warning: Pin \"clk1\" not connected" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1224 576 744 1240 "clk1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 dy_time:inst2\|7448:inst15 " "Info: Elaborating entity \"7448\" for hierarchy \"dy_time:inst2\|7448:inst15\"" {  } { { "dy_time.bdf" "inst15" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 448 1672 1792 608 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dy_time:inst2\|7448:inst15 " "Info: Elaborated megafunction instantiation \"dy_time:inst2\|7448:inst15\"" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 448 1672 1792 608 "inst15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 dy_time:inst2\|74160:inst7 " "Info: Elaborating entity \"74160\" for hierarchy \"dy_time:inst2\|74160:inst7\"" {  } { { "dy_time.bdf" "inst7" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 808 816 936 992 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dy_time:inst2\|74160:inst7 " "Info: Elaborated megafunction instantiation \"dy_time:inst2\|74160:inst7\"" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 808 816 936 992 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 dy_time:inst2\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"dy_time:inst2\|74161:inst\"" {  } { { "dy_time.bdf" "inst" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 64 320 440 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dy_time:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"dy_time:inst2\|74161:inst\"" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 64 320 440 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 dy_time:inst2\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"dy_time:inst2\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "f:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dy_time:inst2\|74161:inst\|f74161:sub dy_time:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"dy_time:inst2\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"dy_time:inst2\|74161:inst\"" {  } { { "74161.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 64 320 440 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_gen dyn_gen:inst1 " "Info: Elaborating entity \"dyn_gen\" for hierarchy \"dyn_gen:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "F:/altera/projects/class_t/main.bdf" { { 784 1160 1296 976 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 dyn_gen:inst1\|74175:inst " "Info: Elaborating entity \"74175\" for hierarchy \"dyn_gen:inst1\|74175:inst\"" {  } { { "dyn_gen.bdf" "inst" { Schematic "F:/altera/projects/class_t/dyn_gen.bdf" { { 216 448 568 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dyn_gen:inst1\|74175:inst " "Info: Elaborated megafunction instantiation \"dyn_gen:inst1\|74175:inst\"" {  } { { "dyn_gen.bdf" "" { Schematic "F:/altera/projects/class_t/dyn_gen.bdf" { { 216 448 568 392 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:inst " "Info: Elaborating entity \"fdiv\" for hierarchy \"fdiv:inst\"" {  } { { "main.bdf" "inst" { Schematic "F:/altera/projects/class_t/main.bdf" { { 528 904 1040 688 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74107 fdiv:inst\|74107:inst16 " "Info: Elaborating entity \"74107\" for hierarchy \"fdiv:inst\|74107:inst16\"" {  } { { "fdiv.bdf" "inst16" { Schematic "F:/altera/projects/class_t/fdiv.bdf" { { 440 664 784 600 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fdiv:inst\|74107:inst16 " "Info: Elaborated megafunction instantiation \"fdiv:inst\|74107:inst16\"" {  } { { "fdiv.bdf" "" { Schematic "F:/altera/projects/class_t/fdiv.bdf" { { 440 664 784 600 "inst16" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7490 fdiv:inst\|7490:inst " "Info: Elaborating entity \"7490\" for hierarchy \"fdiv:inst\|7490:inst\"" {  } { { "fdiv.bdf" "inst" { Schematic "F:/altera/projects/class_t/fdiv.bdf" { { 512 456 560 640 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fdiv:inst\|7490:inst " "Info: Elaborated megafunction instantiation \"fdiv:inst\|7490:inst\"" {  } { { "fdiv.bdf" "" { Schematic "F:/altera/projects/class_t/fdiv.bdf" { { 512 456 560 640 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:inst8 " "Info: Elaborating entity \"compare\" for hierarchy \"compare:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1040 760 904 1264 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst18 " "Warning: Primitive \"NAND2\" of instance \"inst18\" not used" {  } { { "compare.bdf" "" { Schematic "F:/altera/projects/class_t/compare.bdf" { { 344 736 800 392 "inst18" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 compare:inst8\|7485:inst " "Info: Elaborating entity \"7485\" for hierarchy \"compare:inst8\|7485:inst\"" {  } { { "compare.bdf" "inst" { Schematic "F:/altera/projects/class_t/compare.bdf" { { 96 336 456 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "compare:inst8\|7485:inst " "Info: Elaborated megafunction instantiation \"compare:inst8\|7485:inst\"" {  } { { "compare.bdf" "" { Schematic "F:/altera/projects/class_t/compare.bdf" { { 96 336 456 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 compare:inst8\|7485:inst\|f7485:sub " "Info: Elaborating entity \"f7485\" for hierarchy \"compare:inst8\|7485:inst\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "f:/altera/91sp2/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "compare:inst8\|7485:inst\|f7485:sub compare:inst8\|7485:inst " "Info: Elaborated megafunction instantiation \"compare:inst8\|7485:inst\|f7485:sub\", which is child of megafunction instantiation \"compare:inst8\|7485:inst\"" {  } { { "7485.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "compare.bdf" "" { Schematic "F:/altera/projects/class_t/compare.bdf" { { 96 336 456 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst12 " "Info: Elaborating entity \"random\" for hierarchy \"random:inst12\"" {  } { { "main.bdf" "inst12" { Schematic "F:/altera/projects/class_t/main.bdf" { { 888 408 504 1016 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74148 random:inst12\|74148:inst6 " "Info: Elaborating entity \"74148\" for hierarchy \"random:inst12\|74148:inst6\"" {  } { { "random.bdf" "inst6" { Schematic "F:/altera/projects/class_t/random.bdf" { { 536 1424 1544 712 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "random:inst12\|74148:inst6 " "Info: Elaborated megafunction instantiation \"random:inst12\|74148:inst6\"" {  } { { "random.bdf" "" { Schematic "F:/altera/projects/class_t/random.bdf" { { 536 1424 1544 712 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 random:inst12\|74154:inst2 " "Info: Elaborating entity \"74154\" for hierarchy \"random:inst12\|74154:inst2\"" {  } { { "random.bdf" "inst2" { Schematic "F:/altera/projects/class_t/random.bdf" { { 368 1096 1216 656 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "random:inst12\|74154:inst2 " "Info: Elaborated megafunction instantiation \"random:inst12\|74154:inst2\"" {  } { { "random.bdf" "" { Schematic "F:/altera/projects/class_t/random.bdf" { { 368 1096 1216 656 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 random:inst12\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"random:inst12\|74161:inst\"" {  } { { "random.bdf" "inst" { Schematic "F:/altera/projects/class_t/random.bdf" { { 416 792 912 600 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "random:inst12\|74161:inst " "Info: Elaborated megafunction instantiation \"random:inst12\|74161:inst\"" {  } { { "random.bdf" "" { Schematic "F:/altera/projects/class_t/random.bdf" { { 416 792 912 600 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all0to1 random:inst12\|all0to1:inst12 " "Info: Elaborating entity \"all0to1\" for hierarchy \"random:inst12\|all0to1:inst12\"" {  } { { "random.bdf" "inst12" { Schematic "F:/altera/projects/class_t/random.bdf" { { 312 2064 2160 440 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_pa wr_pa:inst34 " "Info: Elaborating entity \"wr_pa\" for hierarchy \"wr_pa:inst34\"" {  } { { "main.bdf" "inst34" { Schematic "F:/altera/projects/class_t/main.bdf" { { 600 1472 1568 760 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrongcount wrongcount:inst29 " "Info: Elaborating entity \"wrongcount\" for hierarchy \"wrongcount:inst29\"" {  } { { "main.bdf" "inst29" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1200 1408 1568 1488 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 wrongcount:inst29\|74161:inst5 " "Info: Elaborating entity \"74161\" for hierarchy \"wrongcount:inst29\|74161:inst5\"" {  } { { "wrongcount.bdf" "inst5" { Schematic "F:/altera/projects/class_t/wrongcount.bdf" { { 312 552 672 496 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wrongcount:inst29\|74161:inst5 " "Info: Elaborated megafunction instantiation \"wrongcount:inst29\|74161:inst5\"" {  } { { "wrongcount.bdf" "" { Schematic "F:/altera/projects/class_t/wrongcount.bdf" { { 312 552 672 496 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CASCADE" "1 " "Info: Ignored 1 CASCADE buffer(s)" {  } {  } 0 0 "Ignored %1!d! CASCADE buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"dy_time:inst2\|7448:inst15\|35\" " "Warning: Converted tri-state node feeding \"dy_time:inst2\|7448:inst15\|35\" into a selector" {  } { { "7448.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7448.bdf" { { 96 600 664 136 "35" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"dy_time:inst2\|7448:inst15\|39\" " "Warning: Converted tri-state node feeding \"dy_time:inst2\|7448:inst15\|39\" into a selector" {  } { { "7448.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7448.bdf" { { 136 600 664 208 "39" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"dy_time:inst2\|7448:inst15\|39\" " "Warning: Converted tri-state node feeding \"dy_time:inst2\|7448:inst15\|39\" into a selector" {  } { { "7448.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7448.bdf" { { 136 600 664 208 "39" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"dy_time:inst2\|7448:inst15\|39\" " "Warning: Converted tri-state node feeding \"dy_time:inst2\|7448:inst15\|39\" into a selector" {  } { { "7448.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7448.bdf" { { 136 600 664 208 "39" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst37\|1 da " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74244:inst37\|1\" to the node \"da\" into a wire" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst37\|6 db " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74244:inst37\|6\" to the node \"db\" into a wire" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst37\|10 dc " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74244:inst37\|10\" to the node \"dc\" into a wire" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst37\|11 dd " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74244:inst37\|11\" to the node \"dd\" into a wire" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst37\|36 de " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74244:inst37\|36\" to the node \"de\" into a wire" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst37\|31 df " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74244:inst37\|31\" to the node \"df\" into a wire" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst37\|27 dg " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74244:inst37\|27\" to the node \"dg\" into a wire" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst36\|26 point " "Warning: Converted the fanout from the always-enabled tri-state buffer \"74244:inst36\|26\" to the node \"point\" into a wire" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "wr_pa:inst34\|74244:inst7\|1 74244:inst36\|1 " "Warning: Converted the fan-out from the tri-state buffer \"wr_pa:inst34\|74244:inst7\|1\" to the node \"74244:inst36\|1\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "wr_pa:inst34\|74244:inst5\|6 74244:inst36\|6 " "Warning: Converted the fan-out from the tri-state buffer \"wr_pa:inst34\|74244:inst5\|6\" to the node \"74244:inst36\|6\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "wr_pa:inst34\|74244:inst\|10 74244:inst36\|10 " "Warning: Converted the fan-out from the tri-state buffer \"wr_pa:inst34\|74244:inst\|10\" to the node \"74244:inst36\|10\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "wr_pa:inst34\|74244:inst3\|11 74244:inst36\|11 " "Warning: Converted the fan-out from the tri-state buffer \"wr_pa:inst34\|74244:inst3\|11\" to the node \"74244:inst36\|11\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "wr_pa:inst34\|74244:inst5\|36 74244:inst36\|36 " "Warning: Converted the fan-out from the tri-state buffer \"wr_pa:inst34\|74244:inst5\|36\" to the node \"74244:inst36\|36\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "wr_pa:inst34\|74244:inst7\|31 74244:inst36\|31 " "Warning: Converted the fan-out from the tri-state buffer \"wr_pa:inst34\|74244:inst7\|31\" to the node \"74244:inst36\|31\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "wr_pa:inst34\|74244:inst7\|27 74244:inst36\|27 " "Warning: Converted the fan-out from the tri-state buffer \"wr_pa:inst34\|74244:inst7\|27\" to the node \"74244:inst36\|27\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "s1a VCC " "Warning (13410): Pin \"s1a\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1224 1616 1792 1240 "s1a" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s1b VCC " "Warning (13410): Pin \"s1b\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1240 1616 1792 1256 "s1b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s1c VCC " "Warning (13410): Pin \"s1c\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1256 1616 1792 1272 "s1c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s1d VCC " "Warning (13410): Pin \"s1d\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1272 1616 1792 1288 "s1d" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s1e VCC " "Warning (13410): Pin \"s1e\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1288 1616 1792 1304 "s1e" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s1f VCC " "Warning (13410): Pin \"s1f\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1304 1616 1792 1320 "s1f" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s1g GND " "Warning (13410): Pin \"s1g\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1320 1616 1792 1336 "s1g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } } { "compare.bdf" "" { Schematic "F:/altera/projects/class_t/compare.bdf" { { 416 800 864 496 "inst14" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "3 " "Info: Converted 3 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "2 " "Warning: Ignored 2 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "2 " "Warning: Ignored 2 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "dy_time:inst2\|74161:inst\|f74161:sub\|85~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"dy_time:inst2\|74161:inst\|f74161:sub\|85~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT dy_time:inst2\|74161:inst\|f74161:sub\|94 " "Warning: Node \"dy_time:inst2\|74161:inst\|f74161:sub\|94\" of type LUT" {  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 664 320 384 704 "94" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT dy_time:inst2\|74161:inst\|f74161:sub\|97 " "Warning: Node \"dy_time:inst2\|74161:inst\|f74161:sub\|97\" of type LUT" {  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 560 320 384 600 "97" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "dy_time:inst2\|74161:inst\|f74161:sub\|81~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"dy_time:inst2\|74161:inst\|f74161:sub\|81~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT dy_time:inst2\|74161:inst\|f74161:sub\|84 " "Warning: Node \"dy_time:inst2\|74161:inst\|f74161:sub\|84\" of type LUT" {  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT dy_time:inst2\|74161:inst\|f74161:sub\|90 " "Warning: Node \"dy_time:inst2\|74161:inst\|f74161:sub\|90\" of type LUT" {  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 352 320 384 392 "90" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Info: Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Info: Implemented 45 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Info: Implemented 128 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4418 " "Info: Peak virtual memory: 4418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 20:48:24 2024 " "Info: Processing ended: Wed Jun 12 20:48:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 20:48:25 2024 " "Info: Processing started: Wed Jun 12 20:48:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Info: Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Block1 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Block1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 51 " "Critical Warning: No exact pin location assignment(s) for 4 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l22 " "Info: Pin l22 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" { l22 } } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 768 720 896 784 "l22" "" } } } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projects/class_t/" 0 { } { { 0 { 0 ""} 0 726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l21 " "Info: Pin l21 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" { l21 } } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 784 720 896 800 "l21" "" } } } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projects/class_t/" 0 { } { { 0 { 0 ""} 0 727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l16 " "Info: Pin l16 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" { l16 } } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 800 720 896 816 "l16" "" } } } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projects/class_t/" 0 { } { { 0 { 0 ""} 0 728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l15 " "Info: Pin l15 not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin64/pin_planner.ppl" { l15 } } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 816 720 896 832 "l15" "" } } } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projects/class_t/" 0 { } { { 0 { 0 ""} 0 729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK1k Global clock in PIN 18 " "Info: Automatically promoted signal \"CLK1k\" to use Global clock in PIN 18" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 552 704 872 568 "CLK1k" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fdiv:inst\|7490:inst6\|7 Global clock " "Info: Automatically promoted some destinations of signal \"fdiv:inst\|7490:inst6\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fdiv:inst\|7490:inst6\|7 " "Info: Destination \"fdiv:inst\|7490:inst6\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst3 " "Info: Destination \"inst3\" may be non-global or may not use global clock" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 952 1632 1696 1000 "inst3" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "74244:inst36\|26~0 " "Info: Destination \"74244:inst36\|26~0\" may be non-global or may not use global clock" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "74244:inst37\|31~3 " "Info: Destination \"74244:inst37\|31~3\" may be non-global or may not use global clock" {  } { { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "fdiv:inst\|74160:inst1\|45 Global clock " "Info: Automatically promoted signal \"fdiv:inst\|74160:inst1\|45\" to use Global clock" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fdiv:inst\|74107:inst9\|1 Global clock " "Info: Automatically promoted some destinations of signal \"fdiv:inst\|74107:inst9\|1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fdiv:inst\|74107:inst9\|1 " "Info: Destination \"fdiv:inst\|74107:inst9\|1\" may be non-global or may not use global clock" {  } { { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 80 272 336 160 "1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 80 272 336 160 "1" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 18 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 16 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 18 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 17 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.541 ns register pin " "Info: Estimated most critical path is register to pin delay of 12.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dy_time:inst2\|inst17 1 REG LAB_X8_Y7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y7; Fanout = 3; REG Node = 'dy_time:inst2\|inst17'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dy_time:inst2|inst17 } "NODE_NAME" } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.740 ns) 2.507 ns wr_pa:inst34\|74244:inst\|10~0 2 COMB LAB_X8_Y9 1 " "Info: 2: + IC(1.767 ns) + CELL(0.740 ns) = 2.507 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'wr_pa:inst34\|74244:inst\|10~0'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.507 ns" { dy_time:inst2|inst17 wr_pa:inst34|74244:inst|10~0 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.914 ns) 4.838 ns wr_pa:inst34\|74244:inst7\|1~2 3 COMB LAB_X8_Y7 2 " "Info: 3: + IC(1.417 ns) + CELL(0.914 ns) = 4.838 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'wr_pa:inst34\|74244:inst7\|1~2'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { wr_pa:inst34|74244:inst|10~0 wr_pa:inst34|74244:inst7|1~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 6.021 ns wr_pa:inst34\|74244:inst7\|1~3 4 COMB LAB_X8_Y7 6 " "Info: 4: + IC(0.983 ns) + CELL(0.200 ns) = 6.021 ns; Loc. = LAB_X8_Y7; Fanout = 6; COMB Node = 'wr_pa:inst34\|74244:inst7\|1~3'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { wr_pa:inst34|74244:inst7|1~2 wr_pa:inst34|74244:inst7|1~3 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 7.204 ns 74244:inst37\|11~1 5 COMB LAB_X8_Y7 1 " "Info: 5: + IC(0.672 ns) + CELL(0.511 ns) = 7.204 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = '74244:inst37\|11~1'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { wr_pa:inst34|74244:inst7|1~3 74244:inst37|11~1 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.015 ns) + CELL(2.322 ns) 12.541 ns dd 6 PIN PIN_37 0 " "Info: 6: + IC(3.015 ns) + CELL(2.322 ns) = 12.541 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'dd'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.337 ns" { 74244:inst37|11~1 dd } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1040 2208 2384 1056 "dd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.687 ns ( 37.37 % ) " "Info: Total cell delay = 4.687 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.854 ns ( 62.63 % ) " "Info: Total interconnect delay = 7.854 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.541 ns" { dy_time:inst2|inst17 wr_pa:inst34|74244:inst|10~0 wr_pa:inst34|74244:inst7|1~2 wr_pa:inst34|74244:inst7|1~3 74244:inst37|11~1 dd } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera/projects/class_t/Block1.fit.smsg " "Info: Generated suppressed messages file F:/altera/projects/class_t/Block1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4507 " "Info: Peak virtual memory: 4507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 20:48:25 2024 " "Info: Processing ended: Wed Jun 12 20:48:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 20:48:26 2024 " "Info: Processing started: Wed Jun 12 20:48:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4363 " "Info: Peak virtual memory: 4363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 20:48:26 2024 " "Info: Processing ended: Wed Jun 12 20:48:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 20:48:27 2024 " "Info: Processing started: Wed Jun 12 20:48:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Info: Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK1k " "Info: Assuming node \"CLK1k\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 552 704 872 568 "CLK1k" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK1k" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|74160:inst2\|9 " "Info: Detected ripple clock \"fdiv:inst\|74160:inst2\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|74160:inst2\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|74160:inst1\|9 " "Info: Detected ripple clock \"fdiv:inst\|74160:inst1\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|74160:inst1\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|74160:inst1\|6 " "Info: Detected ripple clock \"fdiv:inst\|74160:inst1\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|74160:inst1\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|74160:inst2\|6 " "Info: Detected ripple clock \"fdiv:inst\|74160:inst2\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|74160:inst2\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fdiv:inst\|74160:inst1\|45 " "Info: Detected gated clock \"fdiv:inst\|74160:inst1\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|74160:inst1\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fdiv:inst\|74160:inst2\|45 " "Info: Detected gated clock \"fdiv:inst\|74160:inst2\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|74160:inst2\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|7490:inst8\|19 " "Info: Detected ripple clock \"fdiv:inst\|7490:inst8\|19\" as buffer" {  } { { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|7490:inst8\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|74107:inst9\|1 " "Info: Detected ripple clock \"fdiv:inst\|74107:inst9\|1\" as buffer" {  } { { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 80 272 336 160 "1" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|74107:inst9\|1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "compare:inst8\|inst14 " "Info: Detected ripple clock \"compare:inst8\|inst14\" as buffer" {  } { { "compare.bdf" "" { Schematic "F:/altera/projects/class_t/compare.bdf" { { 416 800 864 496 "inst14" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "compare:inst8\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|74107:inst18\|2 " "Info: Detected ripple clock \"fdiv:inst\|74107:inst18\|2\" as buffer" {  } { { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 240 272 336 320 "2" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|74107:inst18\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dy_time:inst2\|74161:inst\|f74161:sub\|87 " "Info: Detected ripple clock \"dy_time:inst2\|74161:inst\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dy_time:inst2\|74161:inst\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dy_time:inst2\|74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"dy_time:inst2\|74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dy_time:inst2\|74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dy_time:inst2\|74161:inst\|f74161:sub\|99 " "Info: Detected ripple clock \"dy_time:inst2\|74161:inst\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dy_time:inst2\|74161:inst\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dy_time:inst2\|74161:inst\|f74161:sub\|9 " "Info: Detected ripple clock \"dy_time:inst2\|74161:inst\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dy_time:inst2\|74161:inst\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|7490:inst\|19 " "Info: Detected ripple clock \"fdiv:inst\|7490:inst\|19\" as buffer" {  } { { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|7490:inst\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dy_time:inst2\|74160:inst7\|9 " "Info: Detected ripple clock \"dy_time:inst2\|74160:inst7\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dy_time:inst2\|74160:inst7\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|74107:inst16\|1 " "Info: Detected ripple clock \"fdiv:inst\|74107:inst16\|1\" as buffer" {  } { { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 80 272 336 160 "1" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|74107:inst16\|1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dy_time:inst2\|inst3 " "Info: Detected gated clock \"dy_time:inst2\|inst3\" as buffer" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 104 576 640 184 "inst3" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dy_time:inst2\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst\|7490:inst6\|7 " "Info: Detected ripple clock \"fdiv:inst\|7490:inst6\|7\" as buffer" {  } { { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fdiv:inst\|7490:inst6\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dy_time:inst2\|74160:inst11\|9 " "Info: Detected ripple clock \"dy_time:inst2\|74160:inst11\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dy_time:inst2\|74160:inst11\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dy_time:inst2\|74160:inst10\|9 " "Info: Detected ripple clock \"dy_time:inst2\|74160:inst10\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dy_time:inst2\|74160:inst10\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK1k register dy_time:inst2\|74161:inst\|f74161:sub\|9 register dy_time:inst2\|74160:inst10\|8 44.73 MHz 22.354 ns Internal " "Info: Clock \"CLK1k\" has Internal fmax of 44.73 MHz between source register \"dy_time:inst2\|74161:inst\|f74161:sub\|9\" and destination register \"dy_time:inst2\|74160:inst10\|8\" (period= 22.354 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.478 ns + Longest register register " "Info: + Longest register to register delay is 4.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dy_time:inst2\|74161:inst\|f74161:sub\|9 1 REG LC_X10_Y9_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N4; Fanout = 4; REG Node = 'dy_time:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dy_time:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.914 ns) 1.821 ns dy_time:inst2\|inst3 2 COMB LC_X10_Y9_N7 14 " "Info: 2: + IC(0.907 ns) + CELL(0.914 ns) = 1.821 ns; Loc. = LC_X10_Y9_N7; Fanout = 14; COMB Node = 'dy_time:inst2\|inst3'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.821 ns" { dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 } "NODE_NAME" } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 104 576 640 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.511 ns) 3.113 ns dy_time:inst2\|74160:inst10\|13~0 3 COMB LC_X10_Y9_N1 3 " "Info: 3: + IC(0.781 ns) + CELL(0.511 ns) = 3.113 ns; Loc. = LC_X10_Y9_N1; Fanout = 3; COMB Node = 'dy_time:inst2\|74160:inst10\|13~0'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { dy_time:inst2|inst3 dy_time:inst2|74160:inst10|13~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.591 ns) 4.478 ns dy_time:inst2\|74160:inst10\|8 4 REG LC_X10_Y9_N5 3 " "Info: 4: + IC(0.774 ns) + CELL(0.591 ns) = 4.478 ns; Loc. = LC_X10_Y9_N5; Fanout = 3; REG Node = 'dy_time:inst2\|74160:inst10\|8'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.365 ns" { dy_time:inst2|74160:inst10|13~0 dy_time:inst2|74160:inst10|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 45.02 % ) " "Info: Total cell delay = 2.016 ns ( 45.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.462 ns ( 54.98 % ) " "Info: Total interconnect delay = 2.462 ns ( 54.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.478 ns" { dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 dy_time:inst2|74160:inst10|13~0 dy_time:inst2|74160:inst10|8 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.478 ns" { dy_time:inst2|74161:inst|f74161:sub|9 {} dy_time:inst2|inst3 {} dy_time:inst2|74160:inst10|13~0 {} dy_time:inst2|74160:inst10|8 {} } { 0.000ns 0.907ns 0.781ns 0.774ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.167 ns - Smallest " "Info: - Smallest clock skew is -17.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1k destination 8.601 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK1k\" to destination register is 8.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK1k 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'CLK1k'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1k } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 552 704 872 568 "CLK1k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns fdiv:inst\|7490:inst\|19 2 REG LC_X11_Y9_N3 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y9_N3; Fanout = 6; REG Node = 'fdiv:inst\|7490:inst\|19'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK1k fdiv:inst|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(1.294 ns) 6.385 ns fdiv:inst\|74107:inst16\|1 3 REG LC_X11_Y9_N6 5 " "Info: 3: + IC(0.896 ns) + CELL(1.294 ns) = 6.385 ns; Loc. = LC_X11_Y9_N6; Fanout = 5; REG Node = 'fdiv:inst\|74107:inst16\|1'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.190 ns" { fdiv:inst|7490:inst|19 fdiv:inst|74107:inst16|1 } "NODE_NAME" } } { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 80 272 336 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.918 ns) 8.601 ns dy_time:inst2\|74160:inst10\|8 4 REG LC_X10_Y9_N5 3 " "Info: 4: + IC(1.298 ns) + CELL(0.918 ns) = 8.601 ns; Loc. = LC_X10_Y9_N5; Fanout = 3; REG Node = 'dy_time:inst2\|74160:inst10\|8'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.216 ns" { fdiv:inst|74107:inst16|1 dy_time:inst2|74160:inst10|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 54.28 % ) " "Info: Total cell delay = 4.669 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.932 ns ( 45.72 % ) " "Info: Total interconnect delay = 3.932 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.601 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74107:inst16|1 dy_time:inst2|74160:inst10|8 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.601 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74107:inst16|1 {} dy_time:inst2|74160:inst10|8 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.298ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1k source 25.768 ns - Longest register " "Info: - Longest clock path from clock \"CLK1k\" to source register is 25.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK1k 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'CLK1k'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1k } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 552 704 872 568 "CLK1k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns fdiv:inst\|7490:inst\|19 2 REG LC_X11_Y9_N3 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y9_N3; Fanout = 6; REG Node = 'fdiv:inst\|7490:inst\|19'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK1k fdiv:inst|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(1.294 ns) 6.385 ns fdiv:inst\|74160:inst1\|6 3 REG LC_X11_Y9_N0 5 " "Info: 3: + IC(0.896 ns) + CELL(1.294 ns) = 6.385 ns; Loc. = LC_X11_Y9_N0; Fanout = 5; REG Node = 'fdiv:inst\|74160:inst1\|6'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.190 ns" { fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.511 ns) 7.941 ns fdiv:inst\|74160:inst1\|45 4 COMB LC_X11_Y9_N5 7 " "Info: 4: + IC(1.045 ns) + CELL(0.511 ns) = 7.941 ns; Loc. = LC_X11_Y9_N5; Fanout = 7; COMB Node = 'fdiv:inst\|74160:inst1\|45'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.556 ns" { fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.581 ns) + CELL(1.294 ns) 13.816 ns fdiv:inst\|74160:inst2\|6 5 REG LC_X4_Y5_N7 5 " "Info: 5: + IC(4.581 ns) + CELL(1.294 ns) = 13.816 ns; Loc. = LC_X4_Y5_N7; Fanout = 5; REG Node = 'fdiv:inst\|74160:inst2\|6'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.875 ns" { fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.511 ns) 15.340 ns fdiv:inst\|74160:inst2\|45 6 COMB LC_X4_Y5_N6 1 " "Info: 6: + IC(1.013 ns) + CELL(0.511 ns) = 15.340 ns; Loc. = LC_X4_Y5_N6; Fanout = 1; COMB Node = 'fdiv:inst\|74160:inst2\|45'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.524 ns" { fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(1.294 ns) 17.325 ns fdiv:inst\|74107:inst18\|2 7 REG LC_X4_Y5_N9 2 " "Info: 7: + IC(0.691 ns) + CELL(1.294 ns) = 17.325 ns; Loc. = LC_X4_Y5_N9; Fanout = 2; REG Node = 'fdiv:inst\|74107:inst18\|2'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.985 ns" { fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 } "NODE_NAME" } } { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 240 272 336 320 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.327 ns) + CELL(1.294 ns) 20.946 ns fdiv:inst\|7490:inst6\|7 8 REG LC_X12_Y5_N2 15 " "Info: 8: + IC(2.327 ns) + CELL(1.294 ns) = 20.946 ns; Loc. = LC_X12_Y5_N2; Fanout = 15; REG Node = 'fdiv:inst\|7490:inst6\|7'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.621 ns" { fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.904 ns) + CELL(0.918 ns) 25.768 ns dy_time:inst2\|74161:inst\|f74161:sub\|9 9 REG LC_X10_Y9_N4 4 " "Info: 9: + IC(3.904 ns) + CELL(0.918 ns) = 25.768 ns; Loc. = LC_X10_Y9_N4; Fanout = 4; REG Node = 'dy_time:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.822 ns" { fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.573 ns ( 37.15 % ) " "Info: Total cell delay = 9.573 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.195 ns ( 62.85 % ) " "Info: Total interconnect delay = 16.195 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "25.768 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "25.768 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74160:inst1|6 {} fdiv:inst|74160:inst1|45 {} fdiv:inst|74160:inst2|6 {} fdiv:inst|74160:inst2|45 {} fdiv:inst|74107:inst18|2 {} fdiv:inst|7490:inst6|7 {} dy_time:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.045ns 4.581ns 1.013ns 0.691ns 2.327ns 3.904ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.601 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74107:inst16|1 dy_time:inst2|74160:inst10|8 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.601 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74107:inst16|1 {} dy_time:inst2|74160:inst10|8 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.298ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "25.768 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "25.768 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74160:inst1|6 {} fdiv:inst|74160:inst1|45 {} fdiv:inst|74160:inst2|6 {} fdiv:inst|74160:inst2|45 {} fdiv:inst|74107:inst18|2 {} fdiv:inst|7490:inst6|7 {} dy_time:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.045ns 4.581ns 1.013ns 0.691ns 2.327ns 3.904ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.478 ns" { dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 dy_time:inst2|74160:inst10|13~0 dy_time:inst2|74160:inst10|8 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.478 ns" { dy_time:inst2|74161:inst|f74161:sub|9 {} dy_time:inst2|inst3 {} dy_time:inst2|74160:inst10|13~0 {} dy_time:inst2|74160:inst10|8 {} } { 0.000ns 0.907ns 0.781ns 0.774ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.601 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74107:inst16|1 dy_time:inst2|74160:inst10|8 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.601 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74107:inst16|1 {} dy_time:inst2|74160:inst10|8 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.298ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "25.768 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "25.768 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74160:inst1|6 {} fdiv:inst|74160:inst1|45 {} fdiv:inst|74160:inst2|6 {} fdiv:inst|74160:inst2|45 {} fdiv:inst|74107:inst18|2 {} fdiv:inst|7490:inst6|7 {} dy_time:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.045ns 4.581ns 1.013ns 0.691ns 2.327ns 3.904ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK1k 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CLK1k\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dy_time:inst2\|74160:inst8\|7 dy_time:inst2\|inst17 CLK1k 11.712 ns " "Info: Found hold time violation between source  pin or register \"dy_time:inst2\|74160:inst8\|7\" and destination pin or register \"dy_time:inst2\|inst17\" for clock \"CLK1k\" (Hold time is 11.712 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.712 ns + Largest " "Info: + Largest clock skew is 14.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1k destination 31.976 ns + Longest register " "Info: + Longest clock path from clock \"CLK1k\" to destination register is 31.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK1k 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'CLK1k'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1k } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 552 704 872 568 "CLK1k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns fdiv:inst\|7490:inst\|19 2 REG LC_X11_Y9_N3 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y9_N3; Fanout = 6; REG Node = 'fdiv:inst\|7490:inst\|19'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK1k fdiv:inst|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(1.294 ns) 6.385 ns fdiv:inst\|74160:inst1\|6 3 REG LC_X11_Y9_N0 5 " "Info: 3: + IC(0.896 ns) + CELL(1.294 ns) = 6.385 ns; Loc. = LC_X11_Y9_N0; Fanout = 5; REG Node = 'fdiv:inst\|74160:inst1\|6'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.190 ns" { fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.511 ns) 7.941 ns fdiv:inst\|74160:inst1\|45 4 COMB LC_X11_Y9_N5 7 " "Info: 4: + IC(1.045 ns) + CELL(0.511 ns) = 7.941 ns; Loc. = LC_X11_Y9_N5; Fanout = 7; COMB Node = 'fdiv:inst\|74160:inst1\|45'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.556 ns" { fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.581 ns) + CELL(1.294 ns) 13.816 ns fdiv:inst\|74160:inst2\|6 5 REG LC_X4_Y5_N7 5 " "Info: 5: + IC(4.581 ns) + CELL(1.294 ns) = 13.816 ns; Loc. = LC_X4_Y5_N7; Fanout = 5; REG Node = 'fdiv:inst\|74160:inst2\|6'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.875 ns" { fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.511 ns) 15.340 ns fdiv:inst\|74160:inst2\|45 6 COMB LC_X4_Y5_N6 1 " "Info: 6: + IC(1.013 ns) + CELL(0.511 ns) = 15.340 ns; Loc. = LC_X4_Y5_N6; Fanout = 1; COMB Node = 'fdiv:inst\|74160:inst2\|45'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.524 ns" { fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(1.294 ns) 17.325 ns fdiv:inst\|74107:inst18\|2 7 REG LC_X4_Y5_N9 2 " "Info: 7: + IC(0.691 ns) + CELL(1.294 ns) = 17.325 ns; Loc. = LC_X4_Y5_N9; Fanout = 2; REG Node = 'fdiv:inst\|74107:inst18\|2'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.985 ns" { fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 } "NODE_NAME" } } { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 240 272 336 320 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.327 ns) + CELL(1.294 ns) 20.946 ns fdiv:inst\|7490:inst6\|7 8 REG LC_X12_Y5_N2 15 " "Info: 8: + IC(2.327 ns) + CELL(1.294 ns) = 20.946 ns; Loc. = LC_X12_Y5_N2; Fanout = 15; REG Node = 'fdiv:inst\|7490:inst6\|7'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.621 ns" { fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.904 ns) + CELL(1.294 ns) 26.144 ns dy_time:inst2\|74161:inst\|f74161:sub\|9 9 REG LC_X10_Y9_N4 4 " "Info: 9: + IC(3.904 ns) + CELL(1.294 ns) = 26.144 ns; Loc. = LC_X10_Y9_N4; Fanout = 4; REG Node = 'dy_time:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.198 ns" { fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.914 ns) 27.965 ns dy_time:inst2\|inst3 10 COMB LC_X10_Y9_N7 14 " "Info: 10: + IC(0.907 ns) + CELL(0.914 ns) = 27.965 ns; Loc. = LC_X10_Y9_N7; Fanout = 14; COMB Node = 'dy_time:inst2\|inst3'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.821 ns" { dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 } "NODE_NAME" } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 104 576 640 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.918 ns) 31.976 ns dy_time:inst2\|inst17 11 REG LC_X8_Y7_N5 3 " "Info: 11: + IC(3.093 ns) + CELL(0.918 ns) = 31.976 ns; Loc. = LC_X8_Y7_N5; Fanout = 3; REG Node = 'dy_time:inst2\|inst17'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.011 ns" { dy_time:inst2|inst3 dy_time:inst2|inst17 } "NODE_NAME" } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.781 ns ( 36.84 % ) " "Info: Total cell delay = 11.781 ns ( 36.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.195 ns ( 63.16 % ) " "Info: Total interconnect delay = 20.195 ns ( 63.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "31.976 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 dy_time:inst2|inst17 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "31.976 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74160:inst1|6 {} fdiv:inst|74160:inst1|45 {} fdiv:inst|74160:inst2|6 {} fdiv:inst|74160:inst2|45 {} fdiv:inst|74107:inst18|2 {} fdiv:inst|7490:inst6|7 {} dy_time:inst2|74161:inst|f74161:sub|9 {} dy_time:inst2|inst3 {} dy_time:inst2|inst17 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.045ns 4.581ns 1.013ns 0.691ns 2.327ns 3.904ns 0.907ns 3.093ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1k source 17.264 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK1k\" to source register is 17.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK1k 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'CLK1k'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1k } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 552 704 872 568 "CLK1k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns fdiv:inst\|7490:inst\|19 2 REG LC_X11_Y9_N3 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y9_N3; Fanout = 6; REG Node = 'fdiv:inst\|7490:inst\|19'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK1k fdiv:inst|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(1.294 ns) 6.385 ns fdiv:inst\|74107:inst16\|1 3 REG LC_X11_Y9_N6 5 " "Info: 3: + IC(0.896 ns) + CELL(1.294 ns) = 6.385 ns; Loc. = LC_X11_Y9_N6; Fanout = 5; REG Node = 'fdiv:inst\|74107:inst16\|1'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.190 ns" { fdiv:inst|7490:inst|19 fdiv:inst|74107:inst16|1 } "NODE_NAME" } } { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 80 272 336 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(1.294 ns) 8.977 ns dy_time:inst2\|74160:inst10\|9 4 REG LC_X10_Y9_N3 7 " "Info: 4: + IC(1.298 ns) + CELL(1.294 ns) = 8.977 ns; Loc. = LC_X10_Y9_N3; Fanout = 7; REG Node = 'dy_time:inst2\|74160:inst10\|9'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.592 ns" { fdiv:inst|74107:inst16|1 dy_time:inst2|74160:inst10|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(1.294 ns) 12.160 ns dy_time:inst2\|74160:inst11\|9 5 REG LC_X5_Y9_N4 7 " "Info: 5: + IC(1.889 ns) + CELL(1.294 ns) = 12.160 ns; Loc. = LC_X5_Y9_N4; Fanout = 7; REG Node = 'dy_time:inst2\|74160:inst11\|9'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.183 ns" { dy_time:inst2|74160:inst10|9 dy_time:inst2|74160:inst11|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(1.294 ns) 14.350 ns dy_time:inst2\|74160:inst7\|9 6 REG LC_X5_Y9_N2 7 " "Info: 6: + IC(0.896 ns) + CELL(1.294 ns) = 14.350 ns; Loc. = LC_X5_Y9_N2; Fanout = 7; REG Node = 'dy_time:inst2\|74160:inst7\|9'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.190 ns" { dy_time:inst2|74160:inst11|9 dy_time:inst2|74160:inst7|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(0.918 ns) 17.264 ns dy_time:inst2\|74160:inst8\|7 7 REG LC_X8_Y9_N0 7 " "Info: 7: + IC(1.996 ns) + CELL(0.918 ns) = 17.264 ns; Loc. = LC_X8_Y9_N0; Fanout = 7; REG Node = 'dy_time:inst2\|74160:inst8\|7'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.914 ns" { dy_time:inst2|74160:inst7|9 dy_time:inst2|74160:inst8|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.551 ns ( 49.53 % ) " "Info: Total cell delay = 8.551 ns ( 49.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.713 ns ( 50.47 % ) " "Info: Total interconnect delay = 8.713 ns ( 50.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "17.264 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74107:inst16|1 dy_time:inst2|74160:inst10|9 dy_time:inst2|74160:inst11|9 dy_time:inst2|74160:inst7|9 dy_time:inst2|74160:inst8|7 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "17.264 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74107:inst16|1 {} dy_time:inst2|74160:inst10|9 {} dy_time:inst2|74160:inst11|9 {} dy_time:inst2|74160:inst7|9 {} dy_time:inst2|74160:inst8|7 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.298ns 1.889ns 0.896ns 1.996ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "31.976 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 dy_time:inst2|inst17 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "31.976 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74160:inst1|6 {} fdiv:inst|74160:inst1|45 {} fdiv:inst|74160:inst2|6 {} fdiv:inst|74160:inst2|45 {} fdiv:inst|74107:inst18|2 {} fdiv:inst|7490:inst6|7 {} dy_time:inst2|74161:inst|f74161:sub|9 {} dy_time:inst2|inst3 {} dy_time:inst2|inst17 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.045ns 4.581ns 1.013ns 0.691ns 2.327ns 3.904ns 0.907ns 3.093ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "17.264 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74107:inst16|1 dy_time:inst2|74160:inst10|9 dy_time:inst2|74160:inst11|9 dy_time:inst2|74160:inst7|9 dy_time:inst2|74160:inst8|7 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "17.264 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74107:inst16|1 {} dy_time:inst2|74160:inst10|9 {} dy_time:inst2|74160:inst11|9 {} dy_time:inst2|74160:inst7|9 {} dy_time:inst2|74160:inst8|7 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.298ns 1.889ns 0.896ns 1.996ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.845 ns - Shortest register register " "Info: - Shortest register to register delay is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dy_time:inst2\|74160:inst8\|7 1 REG LC_X8_Y9_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y9_N0; Fanout = 7; REG Node = 'dy_time:inst2\|74160:inst8\|7'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dy_time:inst2|74160:inst8|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.254 ns) + CELL(0.591 ns) 2.845 ns dy_time:inst2\|inst17 2 REG LC_X8_Y7_N5 3 " "Info: 2: + IC(2.254 ns) + CELL(0.591 ns) = 2.845 ns; Loc. = LC_X8_Y7_N5; Fanout = 3; REG Node = 'dy_time:inst2\|inst17'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.845 ns" { dy_time:inst2|74160:inst8|7 dy_time:inst2|inst17 } "NODE_NAME" } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 20.77 % ) " "Info: Total cell delay = 0.591 ns ( 20.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.254 ns ( 79.23 % ) " "Info: Total interconnect delay = 2.254 ns ( 79.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.845 ns" { dy_time:inst2|74160:inst8|7 dy_time:inst2|inst17 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.845 ns" { dy_time:inst2|74160:inst8|7 {} dy_time:inst2|inst17 {} } { 0.000ns 2.254ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "31.976 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 dy_time:inst2|inst17 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "31.976 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74160:inst1|6 {} fdiv:inst|74160:inst1|45 {} fdiv:inst|74160:inst2|6 {} fdiv:inst|74160:inst2|45 {} fdiv:inst|74107:inst18|2 {} fdiv:inst|7490:inst6|7 {} dy_time:inst2|74161:inst|f74161:sub|9 {} dy_time:inst2|inst3 {} dy_time:inst2|inst17 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.045ns 4.581ns 1.013ns 0.691ns 2.327ns 3.904ns 0.907ns 3.093ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "17.264 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74107:inst16|1 dy_time:inst2|74160:inst10|9 dy_time:inst2|74160:inst11|9 dy_time:inst2|74160:inst7|9 dy_time:inst2|74160:inst8|7 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "17.264 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74107:inst16|1 {} dy_time:inst2|74160:inst10|9 {} dy_time:inst2|74160:inst11|9 {} dy_time:inst2|74160:inst7|9 {} dy_time:inst2|74160:inst8|7 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.298ns 1.889ns 0.896ns 1.996ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.918ns } "" } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.845 ns" { dy_time:inst2|74160:inst8|7 dy_time:inst2|inst17 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.845 ns" { dy_time:inst2|74160:inst8|7 {} dy_time:inst2|inst17 {} } { 0.000ns 2.254ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK1k dd dy_time:inst2\|inst17 43.746 ns register " "Info: tco from clock \"CLK1k\" to destination pin \"dd\" through register \"dy_time:inst2\|inst17\" is 43.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1k source 31.976 ns + Longest register " "Info: + Longest clock path from clock \"CLK1k\" to source register is 31.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK1k 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'CLK1k'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1k } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 552 704 872 568 "CLK1k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns fdiv:inst\|7490:inst\|19 2 REG LC_X11_Y9_N3 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y9_N3; Fanout = 6; REG Node = 'fdiv:inst\|7490:inst\|19'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK1k fdiv:inst|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(1.294 ns) 6.385 ns fdiv:inst\|74160:inst1\|6 3 REG LC_X11_Y9_N0 5 " "Info: 3: + IC(0.896 ns) + CELL(1.294 ns) = 6.385 ns; Loc. = LC_X11_Y9_N0; Fanout = 5; REG Node = 'fdiv:inst\|74160:inst1\|6'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.190 ns" { fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.511 ns) 7.941 ns fdiv:inst\|74160:inst1\|45 4 COMB LC_X11_Y9_N5 7 " "Info: 4: + IC(1.045 ns) + CELL(0.511 ns) = 7.941 ns; Loc. = LC_X11_Y9_N5; Fanout = 7; COMB Node = 'fdiv:inst\|74160:inst1\|45'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.556 ns" { fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.581 ns) + CELL(1.294 ns) 13.816 ns fdiv:inst\|74160:inst2\|6 5 REG LC_X4_Y5_N7 5 " "Info: 5: + IC(4.581 ns) + CELL(1.294 ns) = 13.816 ns; Loc. = LC_X4_Y5_N7; Fanout = 5; REG Node = 'fdiv:inst\|74160:inst2\|6'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.875 ns" { fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.511 ns) 15.340 ns fdiv:inst\|74160:inst2\|45 6 COMB LC_X4_Y5_N6 1 " "Info: 6: + IC(1.013 ns) + CELL(0.511 ns) = 15.340 ns; Loc. = LC_X4_Y5_N6; Fanout = 1; COMB Node = 'fdiv:inst\|74160:inst2\|45'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.524 ns" { fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(1.294 ns) 17.325 ns fdiv:inst\|74107:inst18\|2 7 REG LC_X4_Y5_N9 2 " "Info: 7: + IC(0.691 ns) + CELL(1.294 ns) = 17.325 ns; Loc. = LC_X4_Y5_N9; Fanout = 2; REG Node = 'fdiv:inst\|74107:inst18\|2'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.985 ns" { fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 } "NODE_NAME" } } { "74107.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74107.bdf" { { 240 272 336 320 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.327 ns) + CELL(1.294 ns) 20.946 ns fdiv:inst\|7490:inst6\|7 8 REG LC_X12_Y5_N2 15 " "Info: 8: + IC(2.327 ns) + CELL(1.294 ns) = 20.946 ns; Loc. = LC_X12_Y5_N2; Fanout = 15; REG Node = 'fdiv:inst\|7490:inst6\|7'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.621 ns" { fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.904 ns) + CELL(1.294 ns) 26.144 ns dy_time:inst2\|74161:inst\|f74161:sub\|9 9 REG LC_X10_Y9_N4 4 " "Info: 9: + IC(3.904 ns) + CELL(1.294 ns) = 26.144 ns; Loc. = LC_X10_Y9_N4; Fanout = 4; REG Node = 'dy_time:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.198 ns" { fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.914 ns) 27.965 ns dy_time:inst2\|inst3 10 COMB LC_X10_Y9_N7 14 " "Info: 10: + IC(0.907 ns) + CELL(0.914 ns) = 27.965 ns; Loc. = LC_X10_Y9_N7; Fanout = 14; COMB Node = 'dy_time:inst2\|inst3'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.821 ns" { dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 } "NODE_NAME" } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 104 576 640 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.918 ns) 31.976 ns dy_time:inst2\|inst17 11 REG LC_X8_Y7_N5 3 " "Info: 11: + IC(3.093 ns) + CELL(0.918 ns) = 31.976 ns; Loc. = LC_X8_Y7_N5; Fanout = 3; REG Node = 'dy_time:inst2\|inst17'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.011 ns" { dy_time:inst2|inst3 dy_time:inst2|inst17 } "NODE_NAME" } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.781 ns ( 36.84 % ) " "Info: Total cell delay = 11.781 ns ( 36.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.195 ns ( 63.16 % ) " "Info: Total interconnect delay = 20.195 ns ( 63.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "31.976 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 dy_time:inst2|inst17 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "31.976 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74160:inst1|6 {} fdiv:inst|74160:inst1|45 {} fdiv:inst|74160:inst2|6 {} fdiv:inst|74160:inst2|45 {} fdiv:inst|74107:inst18|2 {} fdiv:inst|7490:inst6|7 {} dy_time:inst2|74161:inst|f74161:sub|9 {} dy_time:inst2|inst3 {} dy_time:inst2|inst17 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.045ns 4.581ns 1.013ns 0.691ns 2.327ns 3.904ns 0.907ns 3.093ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.394 ns + Longest register pin " "Info: + Longest register to pin delay is 11.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dy_time:inst2\|inst17 1 REG LC_X8_Y7_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N5; Fanout = 3; REG Node = 'dy_time:inst2\|inst17'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dy_time:inst2|inst17 } "NODE_NAME" } } { "dy_time.bdf" "" { Schematic "F:/altera/projects/class_t/dy_time.bdf" { { 1160 1672 1736 1240 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.200 ns) 2.193 ns wr_pa:inst34\|74244:inst\|10~0 2 COMB LC_X8_Y9_N7 1 " "Info: 2: + IC(1.993 ns) + CELL(0.200 ns) = 2.193 ns; Loc. = LC_X8_Y9_N7; Fanout = 1; COMB Node = 'wr_pa:inst34\|74244:inst\|10~0'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.193 ns" { dy_time:inst2|inst17 wr_pa:inst34|74244:inst|10~0 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.200 ns) 4.294 ns wr_pa:inst34\|74244:inst7\|1~2 3 COMB LC_X8_Y7_N0 2 " "Info: 3: + IC(1.901 ns) + CELL(0.200 ns) = 4.294 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; COMB Node = 'wr_pa:inst34\|74244:inst7\|1~2'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.101 ns" { wr_pa:inst34|74244:inst|10~0 wr_pa:inst34|74244:inst7|1~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.799 ns wr_pa:inst34\|74244:inst7\|1~3 4 COMB LC_X8_Y7_N1 6 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.799 ns; Loc. = LC_X8_Y7_N1; Fanout = 6; COMB Node = 'wr_pa:inst34\|74244:inst7\|1~3'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { wr_pa:inst34|74244:inst7|1~2 wr_pa:inst34|74244:inst7|1~3 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.200 ns) 5.785 ns 74244:inst37\|11~1 5 COMB LC_X8_Y7_N6 1 " "Info: 5: + IC(0.786 ns) + CELL(0.200 ns) = 5.785 ns; Loc. = LC_X8_Y7_N6; Fanout = 1; COMB Node = '74244:inst37\|11~1'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.986 ns" { wr_pa:inst34|74244:inst7|1~3 74244:inst37|11~1 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "f:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.287 ns) + CELL(2.322 ns) 11.394 ns dd 6 PIN PIN_37 0 " "Info: 6: + IC(3.287 ns) + CELL(2.322 ns) = 11.394 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'dd'" {  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.609 ns" { 74244:inst37|11~1 dd } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/altera/projects/class_t/main.bdf" { { 1040 2208 2384 1056 "dd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 27.40 % ) " "Info: Total cell delay = 3.122 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.272 ns ( 72.60 % ) " "Info: Total interconnect delay = 8.272 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.394 ns" { dy_time:inst2|inst17 wr_pa:inst34|74244:inst|10~0 wr_pa:inst34|74244:inst7|1~2 wr_pa:inst34|74244:inst7|1~3 74244:inst37|11~1 dd } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.394 ns" { dy_time:inst2|inst17 {} wr_pa:inst34|74244:inst|10~0 {} wr_pa:inst34|74244:inst7|1~2 {} wr_pa:inst34|74244:inst7|1~3 {} 74244:inst37|11~1 {} dd {} } { 0.000ns 1.993ns 1.901ns 0.305ns 0.786ns 3.287ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "31.976 ns" { CLK1k fdiv:inst|7490:inst|19 fdiv:inst|74160:inst1|6 fdiv:inst|74160:inst1|45 fdiv:inst|74160:inst2|6 fdiv:inst|74160:inst2|45 fdiv:inst|74107:inst18|2 fdiv:inst|7490:inst6|7 dy_time:inst2|74161:inst|f74161:sub|9 dy_time:inst2|inst3 dy_time:inst2|inst17 } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "31.976 ns" { CLK1k {} CLK1k~combout {} fdiv:inst|7490:inst|19 {} fdiv:inst|74160:inst1|6 {} fdiv:inst|74160:inst1|45 {} fdiv:inst|74160:inst2|6 {} fdiv:inst|74160:inst2|45 {} fdiv:inst|74107:inst18|2 {} fdiv:inst|7490:inst6|7 {} dy_time:inst2|74161:inst|f74161:sub|9 {} dy_time:inst2|inst3 {} dy_time:inst2|inst17 {} } { 0.000ns 0.000ns 1.738ns 0.896ns 1.045ns 4.581ns 1.013ns 0.691ns 2.327ns 3.904ns 0.907ns 3.093ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.394 ns" { dy_time:inst2|inst17 wr_pa:inst34|74244:inst|10~0 wr_pa:inst34|74244:inst7|1~2 wr_pa:inst34|74244:inst7|1~3 74244:inst37|11~1 dd } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.394 ns" { dy_time:inst2|inst17 {} wr_pa:inst34|74244:inst|10~0 {} wr_pa:inst34|74244:inst7|1~2 {} wr_pa:inst34|74244:inst7|1~3 {} 74244:inst37|11~1 {} dd {} } { 0.000ns 1.993ns 1.901ns 0.305ns 0.786ns 3.287ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4361 " "Info: Peak virtual memory: 4361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 20:48:27 2024 " "Info: Processing ended: Wed Jun 12 20:48:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Info: Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
