

================================================================
== Vivado HLS Report for 'dut_reshape'
================================================================
* Date:           Fri Dec  9 19:43:12 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34801|  34801|  34801|  34801|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP_RESHAPE_0     |  34800|  34800|        87|          -|          -|   400|    no    |
        | + LOOP_RESHAPE_1    |     85|     85|        17|          -|          -|     5|    no    |
        |  ++ LOOP_RESHAPE_2  |     15|     15|         3|          -|          -|     5|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 1.57ns
:0  br label %1


 <State 2>: 2.03ns
ST_2: c [1/1] 0.00ns
:0  %c = phi i9 [ 0, %0 ], [ %c_1, %9 ]

ST_2: c_cast7 [1/1] 0.00ns
:1  %c_cast7 = zext i9 %c to i14

ST_2: exitcond2 [1/1] 2.03ns
:2  %exitcond2 = icmp eq i9 %c, -112

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

ST_2: c_1 [1/1] 1.84ns
:4  %c_1 = add i9 %c, 1

ST_2: stg_13 [1/1] 0.00ns
:5  br i1 %exitcond2, label %10, label %2

ST_2: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str8) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)

ST_2: stg_16 [1/1] 1.57ns
:2  br label %3

ST_2: stg_17 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.62ns
ST_3: y [1/1] 0.00ns
:0  %y = phi i3 [ 0, %2 ], [ %y_1, %8 ]

ST_3: exitcond1 [1/1] 1.62ns
:1  %exitcond1 = icmp eq i3 %y, -3

ST_3: empty_8 [1/1] 0.00ns
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: y_1 [1/1] 0.80ns
:3  %y_1 = add i3 %y, 1

ST_3: stg_22 [1/1] 0.00ns
:4  br i1 %exitcond1, label %9, label %4

ST_3: stg_23 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str9) nounwind

ST_3: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_3: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y, i2 0)

ST_3: tmp_2_cast [1/1] 0.00ns
:3  %tmp_2_cast = zext i5 %tmp_2 to i13

ST_3: stg_27 [1/1] 1.57ns
:4  br label %5

ST_3: empty_11 [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_1)

ST_3: stg_29 [1/1] 0.00ns
:1  br label %1


 <State 4>: 8.10ns
ST_4: x [1/1] 0.00ns
:0  %x = phi i3 [ 0, %4 ], [ %x_1, %._crit_edge ]

ST_4: x_cast3 [1/1] 0.00ns
:1  %x_cast3 = zext i3 %x to i5

ST_4: exitcond [1/1] 1.62ns
:2  %exitcond = icmp eq i3 %x, -3

ST_4: empty_9 [1/1] 0.00ns
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_4: x_1 [1/1] 0.80ns
:4  %x_1 = add i3 %x, 1

ST_4: stg_35 [1/1] 0.00ns
:5  br i1 %exitcond, label %8, label %6

ST_4: tmp_4 [1/1] 1.72ns
:1  %tmp_4 = add i5 %x_cast3, %tmp_2

ST_4: tmp_4_cast_cast [1/1] 0.00ns
:2  %tmp_4_cast_cast = zext i5 %tmp_4 to i14

ST_4: tmp_5 [1/1] 6.38ns
:3  %tmp_5 = mul i14 %tmp_4_cast_cast, 400

ST_4: tmp1 [1/1] 0.00ns
:5  %tmp1 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i1.i3(i9 %c, i1 false, i3 %x)

ST_4: i_index [1/1] 1.96ns
:6  %i_index = add i13 %tmp1, %tmp_2_cast

ST_4: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_3)

ST_4: stg_42 [1/1] 0.00ns
:1  br label %3


 <State 5>: 4.17ns
ST_5: stg_43 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str10) nounwind

ST_5: o_index [1/1] 1.96ns
:4  %o_index = add i14 %tmp_5, %c_cast7

ST_5: tmp_7 [1/1] 2.21ns
:7  %tmp_7 = icmp ult i14 %o_index, 4704

ST_5: stg_46 [1/1] 0.00ns
:8  br i1 %tmp_7, label %7, label %._crit_edge

ST_5: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = zext i13 %i_index to i64

ST_5: input_addr [1/1] 0.00ns
:1  %input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_8

ST_5: input_load [2/2] 2.71ns
:2  %input_load = load float* %input_addr, align 4


 <State 6>: 5.42ns
ST_6: input_load [1/2] 2.71ns
:2  %input_load = load float* %input_addr, align 4

ST_6: tmp_9 [1/1] 0.00ns
:3  %tmp_9 = zext i14 %o_index to i64

ST_6: output_addr [1/1] 0.00ns
:4  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_9

ST_6: stg_53 [1/1] 2.71ns
:5  store float %input_load, float* %output_addr, align 4

ST_6: stg_54 [1/1] 0.00ns
:6  br label %._crit_edge

ST_6: stg_55 [1/1] 0.00ns
._crit_edge:0  br label %5



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
