

================================================================
== Vitis HLS Report for 'runBench'
================================================================
* Date:           Mon Mar 13 14:23:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        MemBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_runBench_Pipeline_dataRead_fu_141   |runBench_Pipeline_dataRead   |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        |grp_runBench_Pipeline_dataWrite_fu_150  |runBench_Pipeline_dataWrite  |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     227|    275|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    540|    -|
|Register         |        -|    -|     183|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     410|    845|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |grp_runBench_Pipeline_dataRead_fu_141   |runBench_Pipeline_dataRead   |        0|   0|  162|  171|    0|
    |grp_runBench_Pipeline_dataWrite_fu_150  |runBench_Pipeline_dataWrite  |        0|   0|   65|  104|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                                   |                             |        0|   0|  227|  275|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state17                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_readreq_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_writereq_state2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_174_p2                |      icmp|   0|  0|  18|          32|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state24                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  30|          38|           7|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  113|         25|    1|         25|
    |ap_done                |    9|          2|    1|          2|
    |counterCmd1_blk_n      |    9|          2|    1|          2|
    |counterCmd1_din        |   14|          3|   64|        192|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |gmem_blk_n_AW          |    9|          2|    1|          2|
    |gmem_blk_n_B           |    9|          2|    1|          2|
    |gmem_blk_n_W           |    9|          2|    1|          2|
    |m_axi_gmem_ARADDR      |   14|          3|   64|        192|
    |m_axi_gmem_ARBURST     |    9|          2|    2|          4|
    |m_axi_gmem_ARCACHE     |    9|          2|    4|          8|
    |m_axi_gmem_ARID        |    9|          2|    1|          2|
    |m_axi_gmem_ARLEN       |   14|          3|   32|         96|
    |m_axi_gmem_ARLOCK      |    9|          2|    2|          4|
    |m_axi_gmem_ARPROT      |    9|          2|    3|          6|
    |m_axi_gmem_ARQOS       |    9|          2|    4|          8|
    |m_axi_gmem_ARREGION    |    9|          2|    4|          8|
    |m_axi_gmem_ARSIZE      |    9|          2|    3|          6|
    |m_axi_gmem_ARUSER      |    9|          2|    1|          2|
    |m_axi_gmem_ARVALID     |   14|          3|    1|          3|
    |m_axi_gmem_AWADDR      |   20|          4|   64|        256|
    |m_axi_gmem_AWBURST     |    9|          2|    2|          4|
    |m_axi_gmem_AWCACHE     |    9|          2|    4|          8|
    |m_axi_gmem_AWID        |    9|          2|    1|          2|
    |m_axi_gmem_AWLEN       |   20|          4|   32|        128|
    |m_axi_gmem_AWLOCK      |    9|          2|    2|          4|
    |m_axi_gmem_AWPROT      |    9|          2|    3|          6|
    |m_axi_gmem_AWQOS       |    9|          2|    4|          8|
    |m_axi_gmem_AWREGION    |    9|          2|    4|          8|
    |m_axi_gmem_AWSIZE      |    9|          2|    3|          6|
    |m_axi_gmem_AWUSER      |    9|          2|    1|          2|
    |m_axi_gmem_AWVALID     |   14|          3|    1|          3|
    |m_axi_gmem_BREADY      |   14|          3|    1|          3|
    |m_axi_gmem_RREADY      |    9|          2|    1|          2|
    |m_axi_gmem_WDATA       |   14|          3|   32|         96|
    |m_axi_gmem_WID         |    9|          2|    1|          2|
    |m_axi_gmem_WLAST       |    9|          2|    1|          2|
    |m_axi_gmem_WSTRB       |   14|          3|    4|         12|
    |m_axi_gmem_WUSER       |    9|          2|    1|          2|
    |m_axi_gmem_WVALID      |   14|          3|    1|          3|
    |tmp_0_lcssa_i_reg_130  |    9|          2|   31|         62|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  540|        118|  386|       1187|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  24|   0|   24|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |grp_runBench_Pipeline_dataRead_fu_141_ap_start_reg   |   1|   0|    1|          0|
    |grp_runBench_Pipeline_dataWrite_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln17_reg_242                                    |   1|   0|    1|          0|
    |reg_168                                              |  62|   0|   62|          0|
    |tmp_0_lcssa_i_reg_130                                |  31|   0|   31|          0|
    |trunc_ln17_reg_279                                   |  31|   0|   31|          0|
    |trunc_ln24_reg_265                                   |  31|   0|   31|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 183|   0|  183|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|      runBench|  return value|
|m_axi_gmem_AWVALID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR           |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST          |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID              |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR           |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST          |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA            |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID              |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM         |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP            |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP            |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID              |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER            |   in|    1|       m_axi|          gmem|       pointer|
|mem                         |   in|   64|     ap_none|           mem|        scalar|
|counterCmd1_din             |  out|   64|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_num_data_valid  |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_fifo_cap        |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_full_n          |   in|    1|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_write           |  out|    1|     ap_fifo|   counterCmd1|       pointer|
|dataNum                     |   in|   32|     ap_none|       dataNum|        scalar|
|rw                          |   in|    1|     ap_none|            rw|        scalar|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 18 24 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dataNum_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataNum"   --->   Operation 25 'read' 'dataNum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V_loc = alloca i64 1"   --->   Operation 26 'alloca' 'tmp_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp_sgt  i32 %dataNum_read, i32 0" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 28 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rw_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rw"   --->   Operation 29 'read' 'rw_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mem"   --->   Operation 30 'read' 'mem_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counterCmd1, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 262144, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %rw_read, void %if.then4, void %if.then" [MemBench/src/ddrbenchmark.cpp:33]   --->   Operation 33 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln24 = br i1 %icmp_ln17, void %_Z8readDataP7ap_uintILi32EEi.exit, void %for.body.lr.ph.i4" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 34 'br' 'br_ln24' <Predicate = (!rw_read)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mem_read, i32 2, i32 63" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 35 'partselect' 'trunc_ln1' <Predicate = (!rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln1" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 36 'sext' 'sext_ln24' <Predicate = (!rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln24" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 37 'getelementptr' 'gmem_addr_1' <Predicate = (!rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [7/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 38 'readreq' 'empty_26' <Predicate = (!rw_read & icmp_ln17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %_Z9writeDataP7ap_uintILi32EEi.exit, void %for.body.lr.ph.i" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 39 'br' 'br_ln17' <Predicate = (rw_read)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mem_read, i32 2, i32 63" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 41 'sext' 'sext_ln17' <Predicate = (rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln17" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = (rw_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 43 'writereq' 'empty' <Predicate = (rw_read & icmp_ln17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 44 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [6/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 45 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [5/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 46 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [4/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 47 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [3/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 48 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [2/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 49 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [1/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 50 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.05>
ST_9 : Operation 51 [2/2] (4.05ns)   --->   "%call_ln24 = call void @runBench_Pipeline_dataRead, i32 %gmem, i62 %trunc_ln1, i31 %trunc_ln24, i31 %tmp_V_loc" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 51 'call' 'call_ln24' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln24 = call void @runBench_Pipeline_dataRead, i32 %gmem, i62 %trunc_ln1, i31 %trunc_ln24, i31 %tmp_V_loc" [MemBench/src/ddrbenchmark.cpp:24]   --->   Operation 52 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_V_loc_load = load i31 %tmp_V_loc"   --->   Operation 53 'load' 'tmp_V_loc_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z8readDataP7ap_uintILi32EEi.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (icmp_ln17)> <Delay = 1.58>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mem_read, i32 2, i32 63" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 55 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 56 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln28" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 57 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 58 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_0_lcssa_i = phi i31 %tmp_V_loc_load, void %for.body.lr.ph.i4, i31 0, void %if.then4"   --->   Operation 59 'phi' 'tmp_0_lcssa_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i31 %tmp_0_lcssa_i" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 60 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_2, i32 %zext_ln28, i4 15" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 61 'write' 'write_ln28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 62 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 63 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 63 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 64 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 64 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 65 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 65 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 66 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 66 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 67 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_2" [MemBench/src/ddrbenchmark.cpp:28]   --->   Operation 67 'writeresp' 'gmem_addr_2_resp' <Predicate = (!rw_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end7"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!rw_read)> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [MemBench/src/ddrbenchmark.cpp:42]   --->   Operation 69 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 4.05>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %dataNum_read" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 70 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 71 [2/2] (4.05ns)   --->   "%call_ln17 = call void @runBench_Pipeline_dataWrite, i32 %gmem, i62 %trunc_ln, i31 %trunc_ln17" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 71 'call' 'call_ln17' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 3> <Delay = 0.00>
ST_19 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln17 = call void @runBench_Pipeline_dataWrite, i32 %gmem, i62 %trunc_ln, i31 %trunc_ln17" [MemBench/src/ddrbenchmark.cpp:17]   --->   Operation 72 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 4> <Delay = 7.30>
ST_20 : Operation 73 [5/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 74 [4/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 75 [3/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 76 [2/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 77 [1/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'writeresp' 'empty_25' <Predicate = (icmp_ln17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln174 = br void %_Z9writeDataP7ap_uintILi32EEi.exit" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'br' 'br_ln174' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_24 : Operation 79 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln37 = br void %if.end7" [MemBench/src/ddrbenchmark.cpp:37]   --->   Operation 80 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counterCmd1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataNum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dataNum_read      (read         ) [ 0011111110000000001000000]
tmp_V_loc         (alloca       ) [ 0011111111110000000000000]
write_ln174       (write        ) [ 0000000000000000000000000]
icmp_ln17         (icmp         ) [ 0011111111110000001111111]
rw_read           (read         ) [ 0011111111111111111111111]
mem_read          (read         ) [ 0001111111110000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000]
br_ln33           (br           ) [ 0000000000000000000000000]
br_ln24           (br           ) [ 0011111111111000000000000]
trunc_ln1         (partselect   ) [ 0001111111100000000000000]
sext_ln24         (sext         ) [ 0000000000000000000000000]
gmem_addr_1       (getelementptr) [ 0001111110000000000000000]
br_ln17           (br           ) [ 0000000000000000000000000]
trunc_ln          (partselect   ) [ 0000000000000000001100000]
sext_ln17         (sext         ) [ 0000000000000000000000000]
gmem_addr         (getelementptr) [ 0000000000000000001111111]
empty             (writereq     ) [ 0000000000000000000000000]
trunc_ln24        (trunc        ) [ 0000111111100000000000000]
empty_26          (readreq      ) [ 0000000000000000000000000]
call_ln24         (call         ) [ 0000000000000000000000000]
tmp_V_loc_load    (load         ) [ 0010000000011000000000000]
br_ln0            (br           ) [ 0010000000011000000000000]
trunc_ln2         (partselect   ) [ 0000000000000000000000000]
sext_ln28         (sext         ) [ 0000000000000000000000000]
gmem_addr_2       (getelementptr) [ 0000000000001111110000000]
gmem_addr_2_req   (writereq     ) [ 0000000000000000000000000]
tmp_0_lcssa_i     (phi          ) [ 0000000000001000000000000]
zext_ln28         (zext         ) [ 0000000000000000000000000]
write_ln28        (write        ) [ 0000000000000000000000000]
write_ln174       (write        ) [ 0000000000000000000000000]
gmem_addr_2_resp  (writeresp    ) [ 0000000000000000000000000]
br_ln0            (br           ) [ 0000000000000000000000000]
ret_ln42          (ret          ) [ 0000000000000000000000000]
trunc_ln17        (trunc        ) [ 0000000000000000000100000]
call_ln17         (call         ) [ 0000000000000000000000000]
empty_25          (writeresp    ) [ 0000000000000000000000000]
br_ln174          (br           ) [ 0000000000000000000000000]
write_ln174       (write        ) [ 0000000000000000000000000]
br_ln37           (br           ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="counterCmd1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counterCmd1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataNum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataNum"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rw">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rw"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runBench_Pipeline_dataRead"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runBench_Pipeline_dataWrite"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_V_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="31" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="dataNum_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataNum_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 write_ln174/12 write_ln174/24 "/>
</bind>
</comp>

<comp id="88" class="1004" name="rw_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rw_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mem_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_readreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="1"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_writeresp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="1"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_25/20 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_writeresp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_2_req/11 gmem_addr_2_resp/13 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln28_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="0" index="2" bw="31" slack="0"/>
<pin id="123" dir="0" index="3" bw="1" slack="0"/>
<pin id="124" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/12 "/>
</bind>
</comp>

<comp id="130" class="1005" name="tmp_0_lcssa_i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="10"/>
<pin id="132" dir="1" index="1" bw="31" slack="10"/>
</pin_list>
<bind>
<opset="tmp_0_lcssa_i (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_0_lcssa_i_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="10"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_lcssa_i/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_runBench_Pipeline_dataRead_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="62" slack="7"/>
<pin id="145" dir="0" index="3" bw="31" slack="6"/>
<pin id="146" dir="0" index="4" bw="31" slack="8"/>
<pin id="147" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_runBench_Pipeline_dataWrite_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="62" slack="1"/>
<pin id="154" dir="0" index="3" bw="31" slack="0"/>
<pin id="155" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/18 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="62" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="7" slack="0"/>
<pin id="163" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 trunc_ln/2 trunc_ln2/11 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="62" slack="1"/>
<pin id="170" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 trunc_ln "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln17_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln24_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="62" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="gmem_addr_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln17_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="62" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="gmem_addr_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln24_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2"/>
<pin id="204" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_V_loc_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="10"/>
<pin id="207" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_loc_load/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln28_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="62" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="gmem_addr_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln28_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/12 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln17_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="2"/>
<pin id="226" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/18 "/>
</bind>
</comp>

<comp id="228" class="1005" name="dataNum_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dataNum_read "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_V_loc_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="8"/>
<pin id="238" dir="1" index="1" bw="31" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V_loc "/>
</bind>
</comp>

<comp id="242" class="1005" name="icmp_ln17_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="246" class="1005" name="rw_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="15"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rw_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="mem_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="9"/>
<pin id="252" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="mem_read "/>
</bind>
</comp>

<comp id="255" class="1005" name="gmem_addr_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="gmem_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="3"/>
<pin id="262" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="trunc_ln24_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="6"/>
<pin id="267" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="273" class="1005" name="gmem_addr_2_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="trunc_ln17_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="1"/>
<pin id="281" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="94" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="178"><net_src comp="74" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="158" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="194"><net_src comp="158" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="211"><net_src comp="158" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="212" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="222"><net_src comp="134" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="231"><net_src comp="74" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="70" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="141" pin=4"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="245"><net_src comp="174" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="88" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="94" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="258"><net_src comp="184" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="263"><net_src comp="195" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="268"><net_src comp="202" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="141" pin=3"/></net>

<net id="276"><net_src comp="212" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="282"><net_src comp="224" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="150" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
	Port: counterCmd1 | {1 12 24 }
 - Input state : 
	Port: runBench : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: runBench : mem | {2 }
	Port: runBench : dataNum | {1 }
	Port: runBench : rw | {2 }
  - Chain level:
	State 1
	State 2
		sext_ln24 : 1
		gmem_addr_1 : 2
		empty_26 : 3
		sext_ln17 : 1
		gmem_addr : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		sext_ln28 : 1
		gmem_addr_2 : 2
		gmem_addr_2_req : 3
	State 12
		zext_ln28 : 1
		write_ln28 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		call_ln17 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|   call   |  grp_runBench_Pipeline_dataRead_fu_141 |   190   |   111   |
|          | grp_runBench_Pipeline_dataWrite_fu_150 |    94   |    55   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln17_fu_174            |    0    |    18   |
|----------|----------------------------------------|---------|---------|
|          |         dataNum_read_read_fu_74        |    0    |    0    |
|   read   |           rw_read_read_fu_88           |    0    |    0    |
|          |           mem_read_read_fu_94          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |             grp_write_fu_80            |    0    |    0    |
|          |         write_ln28_write_fu_119        |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|  readreq |           grp_readreq_fu_100           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
| writeresp|          grp_writeresp_fu_106          |    0    |    0    |
|          |          grp_writeresp_fu_112          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|partselect|               grp_fu_158               |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            sext_ln24_fu_180            |    0    |    0    |
|   sext   |            sext_ln17_fu_191            |    0    |    0    |
|          |            sext_ln28_fu_208            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |            trunc_ln24_fu_202           |    0    |    0    |
|          |            trunc_ln17_fu_224           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   zext   |            zext_ln28_fu_219            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |   284   |   184   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| dataNum_read_reg_228|   32   |
| gmem_addr_1_reg_255 |   32   |
| gmem_addr_2_reg_273 |   32   |
|  gmem_addr_reg_260  |   32   |
|  icmp_ln17_reg_242  |    1   |
|   mem_read_reg_250  |   64   |
|       reg_168       |   62   |
|   rw_read_reg_246   |    1   |
|tmp_0_lcssa_i_reg_130|   31   |
|  tmp_V_loc_reg_236  |   31   |
|  trunc_ln17_reg_279 |   31   |
|  trunc_ln24_reg_265 |   31   |
+---------------------+--------+
|        Total        |   380  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|             grp_write_fu_80            |  p2  |   2  |   1  |    2   |
|           grp_readreq_fu_100           |  p1  |   2  |  32  |   64   ||    9    |
|          grp_writeresp_fu_106          |  p0  |   2  |   1  |    2   |
|          grp_writeresp_fu_106          |  p1  |   2  |  32  |   64   ||    9    |
|          grp_writeresp_fu_112          |  p0  |   2  |   1  |    2   |
|          grp_writeresp_fu_112          |  p1  |   2  |  32  |   64   ||    9    |
| grp_runBench_Pipeline_dataWrite_fu_150 |  p3  |   2  |  31  |   62   ||    9    |
|               grp_fu_158               |  p1  |   2  |  64  |   128  ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   388  ||  12.704 ||    45   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   284  |   184  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   45   |
|  Register |    -   |   380  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   664  |   229  |
+-----------+--------+--------+--------+
