{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686673298608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686673298609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 18:21:38 2023 " "Processing started: Tue Jun 13 18:21:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686673298609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673298609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673298609 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673298609 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673298916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686673298978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686673298978 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "if_loop_1.qsys " "Elaborating Platform Designer system entity \"if_loop_1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673310287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:21:55 Progress: Loading if_loop_1/if_loop_1.qsys " "2023.06.13.18:21:55 Progress: Loading if_loop_1/if_loop_1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673315116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:21:56 Progress: Reading input file " "2023.06.13.18:21:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673316257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:21:56 Progress: Adding if_loop_1_internal_inst \[if_loop_1_internal 1.0\] " "2023.06.13.18:21:56 Progress: Adding if_loop_1_internal_inst \[if_loop_1_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673316359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:21:57 Progress: Parameterizing module if_loop_1_internal_inst " "2023.06.13.18:21:57 Progress: Parameterizing module if_loop_1_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673317509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:21:57 Progress: Building connections " "2023.06.13.18:21:57 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673317511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:21:57 Progress: Parameterizing connections " "2023.06.13.18:21:57 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673317512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:21:57 Progress: Validating " "2023.06.13.18:21:57 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673317536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:21:57 Progress: Done reading input file " "2023.06.13.18:21:57 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673317599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "If_loop_1: Generating if_loop_1 \"if_loop_1\" for QUARTUS_SYNTH " "If_loop_1: Generating if_loop_1 \"if_loop_1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673318495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "If_loop_1_internal_inst: \"if_loop_1\" instantiated if_loop_1_internal \"if_loop_1_internal_inst\" " "If_loop_1_internal_inst: \"if_loop_1\" instantiated if_loop_1_internal \"if_loop_1_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673320564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "If_loop_1: Done \"if_loop_1\" with 2 modules, 166 files " "If_loop_1: Done \"if_loop_1\" with 2 modules, 166 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673320657 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "if_loop_1.qsys " "Finished elaborating Platform Designer system entity \"if_loop_1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673321423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/if_loop_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/if_loop_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1 " "Found entity 1: if_loop_1" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321604 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321604 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321604 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321604 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321604 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/if_loop_1/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/if_loop_1/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/if_loop_1/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321633 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/if_loop_1/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321633 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/if_loop_1/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/if_loop_1/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321637 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/if_loop_1/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/if_loop_1/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/if_loop_1/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/if_loop_1/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/if_loop_1/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/if_loop_1/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321681 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/if_loop_1/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/if_loop_1/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321689 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/if_loop_1/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/if_loop_1/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (if_loop_1) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (if_loop_1)" {  } { { "db/ip/if_loop_1/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/if_loop_1/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/if_loop_1/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/if_loop_1/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/if_loop_1/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/if_loop_1/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "db/ip/if_loop_1/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321771 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/if_loop_1/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/if_loop_1/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/if_loop_1/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673321790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/if_loop_1/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/if_loop_1/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321797 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/if_loop_1/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321797 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/if_loop_1/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/if_loop_1/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/if_loop_1/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/if_loop_1/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321853 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/if_loop_1/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321853 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/if_loop_1/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/if_loop_1/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/if_loop_1/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/if_loop_1/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/if_loop_1/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673321937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/if_loop_1/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/if_loop_1/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686673321946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/if_loop_1/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/if_loop_1/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/if_loop_1/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/if_loop_1/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/if_loop_1/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/if_loop_1/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/if_loop_1/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_decr.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_decr " "Found entity 1: acl_tessellated_incr_decr_decr" {  } { { "db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_decr.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321999 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_decr.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673321999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673321999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/if_loop_1/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/if_loop_1/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/if_loop_1/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/if_loop_1/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/if_loop_1/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/if_loop_1/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/if_loop_1/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322093 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/if_loop_1/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322093 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/if_loop_1/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322093 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/if_loop_1/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322093 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/if_loop_1/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686673322103 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/if_loop_1/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686673322103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/if_loop_1/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/if_loop_1/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/if_loop_1/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/if_loop_1/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/if_loop_1/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/if_loop_1/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/if_loop_1/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/if_loop_1/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/if_loop_1/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/if_loop_1/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/if_loop_1/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322267 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673322321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/if_loop_1/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/if_loop_1/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (if_loop_1) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (if_loop_1)" {  } { { "db/ip/if_loop_1/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/if_loop_1/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B0_runOnce_branch " "Found entity 1: if_loop_1_B0_runOnce_branch" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B0_runOnce_merge " "Found entity 1: if_loop_1_B0_runOnce_merge" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B0_runOnce_merge_reg " "Found entity 1: if_loop_1_B0_runOnce_merge_reg" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B1_start_branch " "Found entity 1: if_loop_1_B1_start_branch" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B1_start_merge " "Found entity 1: if_loop_1_B1_start_merge" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B1_start_merge_reg " "Found entity 1: if_loop_1_B1_start_merge_reg" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B2_branch " "Found entity 1: if_loop_1_B2_branch" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B2_merge " "Found entity 1: if_loop_1_B2_merge" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b2_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b2_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B2_merge_reg " "Found entity 1: if_loop_1_B2_merge_reg" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b2_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b2_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B3_branch " "Found entity 1: if_loop_1_B3_branch" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_B3_merge " "Found entity 1: if_loop_1_B3_merge" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B0_runOnce " "Found entity 1: if_loop_1_bb_B0_runOnce" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B0_runOnce_stall_region " "Found entity 1: if_loop_1_bb_B0_runOnce_stall_region" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B1_start " "Found entity 1: if_loop_1_bb_B1_start" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B1_start_stall_region " "Found entity 1: if_loop_1_bb_B1_start_stall_region" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B2 " "Found entity 1: if_loop_1_bb_B2" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b2_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b2_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B2_sr_1 " "Found entity 1: if_loop_1_bb_B2_sr_1" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b2_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b2_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B2_stall_region " "Found entity 1: if_loop_1_bb_B2_stall_region" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B3 " "Found entity 1: if_loop_1_bb_B3" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b3_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b3_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B3_sr_0 " "Found entity 1: if_loop_1_bb_B3_sr_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_bb_B3_stall_region " "Found entity 1: if_loop_1_bb_B3_stall_region" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_function " "Found entity 1: if_loop_1_function" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_function_wrapper " "Found entity 1: if_loop_1_function_wrapper" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10 " "Found entity 1: if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10 " "Found entity 1: if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10 " "Found entity 1: if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_mem_lm1_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_mem_lm1_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_mem_lm1_0 " "Found entity 1: if_loop_1_i_llvm_fpga_mem_lm1_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_mem_lm1_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_mem_lm1_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pipeline_keep_going11_0 " "Found entity 1: if_loop_1_i_llvm_fpga_pipeline_keep_going11_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr " "Found entity 1: if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo " "Found entity 1: if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: if_loop_1_i_llvm_fpga_pipeline_keep_going_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr " "Found entity 1: if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo " "Found entity 1: if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0 " "Found entity 1: if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0 " "Found entity 1: if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0 " "Found entity 1: if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0 " "Found entity 1: if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0 " "Found entity 1: if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg " "Found entity 1: if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg " "Found entity 1: if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10 " "Found entity 1: if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo " "Found entity 1: if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector " "Found entity 1: if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10 " "Found entity 1: if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10 " "Found entity 1: if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10 " "Found entity 1: if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11 " "Found entity 1: if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10 " "Found entity 1: if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_internal " "Found entity 1: if_loop_1_internal" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322862 ""} { "Info" "ISGN_ENTITY_NAME" "2 if_loop_1_internal_ic_10343365110530167922 " "Found entity 2: if_loop_1_internal_ic_10343365110530167922" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/if_loop_1_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/if_loop_1_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_1_loop_limiter_0 " "Found entity 1: if_loop_1_loop_limiter_0" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/if_loop_1/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673322887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322889 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322889 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322889 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/if_loop_1/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/if_loop_1/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/if_loop_1/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673322964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673322964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673322966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673322966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322970 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322970 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322970 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322970 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322970 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322970 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/if_loop_1/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322982 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/if_loop_1/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/if_loop_1/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322996 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/if_loop_1/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673322996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673322996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/if_loop_1/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673323000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/if_loop_1/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323016 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/if_loop_1/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673323016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/if_loop_1/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673323027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/if_loop_1/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673323038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/if_loop_1/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323050 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/if_loop_1/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673323050 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/if_loop_1/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686673323057 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/if_loop_1/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686673323058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_1/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/if_loop_1/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323061 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/if_loop_1/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673323061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/if_loop_1/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/if_loop_1/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323076 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/if_loop_1/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323076 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/if_loop_1/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673323076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/if_loop_1/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686673323086 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/if_loop_1/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686673323087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/if_loop_1/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673323092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_1/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_1/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/if_loop_1/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673323107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673323107 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/if_loop_1/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686673323257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686673323549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1 if_loop_1:if_loop_1_inst " "Elaborating entity \"if_loop_1\" for hierarchy \"if_loop_1:if_loop_1_inst\"" {  } { { "quartus_compile.sv" "if_loop_1_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_internal if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst " "Elaborating entity \"if_loop_1_internal\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\"" {  } { { "db/ip/if_loop_1/if_loop_1.v" "if_loop_1_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_function_wrapper if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal " "Elaborating entity \"if_loop_1_function_wrapper\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "if_loop_1_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_function if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function " "Elaborating entity \"if_loop_1_function\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function_wrapper.sv" "theif_loop_1_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function_wrapper.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo " "Elaborating entity \"if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo " "Elaborating entity \"if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B3_sr_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3_sr_0:thebb_if_loop_1_B3_sr_0_aunroll_x " "Elaborating entity \"if_loop_1_bb_B3_sr_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3_sr_0:thebb_if_loop_1_B3_sr_0_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thebb_if_loop_1_B3_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_16_sr " "Elaborating entity \"if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_16_sr\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thei_llvm_fpga_pipeline_keep_going_if_loop_16_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B2 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2 " "Elaborating entity \"if_loop_1_bb_B2\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thebb_if_loop_1_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B2_branch if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_B2_branch:theif_loop_1_B2_branch " "Elaborating entity \"if_loop_1_B2_branch\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_B2_branch:theif_loop_1_B2_branch\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv" "theif_loop_1_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B2_merge if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_B2_merge:theif_loop_1_B2_merge " "Elaborating entity \"if_loop_1_B2_merge\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_B2_merge:theif_loop_1_B2_merge\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv" "theif_loop_1_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B2_stall_region if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region " "Elaborating entity \"if_loop_1_bb_B2_stall_region\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv" "thebb_if_loop_1_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b2.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B2_merge_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_B2_merge_reg:theif_loop_1_B2_merge_reg_aunroll_x " "Elaborating entity \"if_loop_1_B2_merge_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_B2_merge_reg:theif_loop_1_B2_merge_reg_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b2_stall_region.sv" "theif_loop_1_B2_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b2_stall_region.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x " "Elaborating entity \"if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b2_stall_region.sv" "thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b2_stall_region.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x " "Elaborating entity \"if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11.sv" "thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10.sv" "thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_6_if_loop_10:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_ffwddst.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ffwddst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_1/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673323996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673323998 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673323998 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113 " "Elaborating entity \"if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113\|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11 " "Elaborating entity \"acl_pop\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113\|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp125_0.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|dspba_delay_ver:i_unnamed_if_loop_138_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|dspba_delay_ver:i_unnamed_if_loop_138_delay\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "i_unnamed_if_loop_138_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_i1_notexitcond_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_push_i1_notexitcond_if_loop_140" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_1/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_140\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_11\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_push_i4_initerations_push9_if_loop_19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv" "thei_llvm_fpga_push_i4_initerations_push9_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_1/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673324189 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673324190 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17 " "Elaborating entity \"if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17\|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11 " "Elaborating entity \"acl_pop\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17\|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_111 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_111\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_push_i1_lastiniteration_if_loop_111" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_111\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_111\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv" "thei_llvm_fpga_push_i1_lastiniteration_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pipeline_keep_going_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16 " "Elaborating entity \"if_loop_1_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_pipeline_keep_going_if_loop_16" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11 " "Elaborating entity \"acl_pipeline\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11\|acl_pop:pop1\"" {  } { { "db/ip/if_loop_1/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_11\|acl_push:push\"" {  } { { "db/ip/if_loop_1/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_16\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12 " "Elaborating entity \"if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp126_0:thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_push_i32_i_013_push8_if_loop_132" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132\|acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132\|acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0.sv" "thei_llvm_fpga_push_i32_i_013_push8_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132\|acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_i_013_push8_0:thei_llvm_fpga_push_i32_i_013_push8_if_loop_132\|acl_push:thei_llvm_fpga_push_i32_i_013_push8_if_loop_11\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/if_loop_1/submodules/acl_push.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117 " "Elaborating entity \"if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117\|acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11 " "Elaborating entity \"acl_pop\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117\|acl_pop:thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0.sv" "thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_i32_i_013_pop8_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_mem_lm1_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122 " "Elaborating entity \"if_loop_1_i_llvm_fpga_mem_lm1_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_mem_lm1_if_loop_122" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122\|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11 " "Elaborating entity \"lsu_top\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122\|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_mem_lm1_0.sv" "thei_llvm_fpga_mem_lm1_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_mem_lm1_0.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324562 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/if_loop_1/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673324570 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/if_loop_1/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673324570 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122\|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122\|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/if_loop_1/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122\|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122\|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/if_loop_1/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122\|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_122\|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_11\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_1/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|dspba_delay_ver:redist17_sync_together95_aunroll_x_in_i_valid_11 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|dspba_delay_ver:redist17_sync_together95_aunroll_x_in_i_valid_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "redist17_sync_together95_aunroll_x_in_i_valid_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|dspba_delay_ver:redist7_i_llvm_fpga_pipeline_keep_going_if_loop_16_out_data_out_12 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|dspba_delay_ver:redist7_i_llvm_fpga_pipeline_keep_going_if_loop_16_out_data_out_12\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "redist7_i_llvm_fpga_pipeline_keep_going_if_loop_16_out_data_out_12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130\|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130\|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0.sv" "thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130\|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130\|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_1/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673324688 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673324688 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_push_i32_sum_014_push7_0:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|acl_push:thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128 " "Elaborating entity \"if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pop_i32_sum_014_pop7_0:thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10.sv" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter142_if_loop_10:thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_10.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x " "Elaborating entity \"if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x " "Elaborating entity \"if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10 " "Elaborating entity \"hld_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673324775 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/if_loop_1/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673324794 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673324917 ""}  } { { "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673324917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_fr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_fr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_fr32 " "Found entity 1: dpram_fr32" {  } { { "db/dpram_fr32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/dpram_fr32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673324964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673324964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_fr32 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated " "Elaborating entity \"dpram_fr32\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673324994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325054 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325071 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector " "Elaborating entity \"if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(174) " "Verilog HDL assignment warning at acl_full_detector.v(174): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_full_detector.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325108 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325108 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(187) " "Verilog HDL assignment warning at acl_full_detector.v(187): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_full_detector.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325108 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B2:thebb_if_loop_1_B2|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B2_sr_1 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2_sr_1:thebb_if_loop_1_B2_sr_1_aunroll_x " "Elaborating entity \"if_loop_1_bb_B2_sr_1\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2_sr_1:thebb_if_loop_1_B2_sr_1_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thebb_if_loop_1_B2_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_loop_limiter_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10 " "Elaborating entity \"if_loop_1_loop_limiter_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "theloop_limiter_if_loop_10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_loop_limiter_0.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_loop_limiter_0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325146 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325146 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325147 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325147 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_loop_limiter_0:theloop_limiter_if_loop_10\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_loop_limiter.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_loop_limiter.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_sr " "Elaborating entity \"if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_1_sr:thei_llvm_fpga_pipeline_keep_going11_if_loop_11_sr\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thei_llvm_fpga_pipeline_keep_going11_if_loop_11_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B1_start if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start " "Elaborating entity \"if_loop_1_bb_B1_start\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thebb_if_loop_1_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B1_start_merge if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_B1_start_merge:theif_loop_1_B1_start_merge " "Elaborating entity \"if_loop_1_B1_start_merge\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_B1_start_merge:theif_loop_1_B1_start_merge\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv" "theif_loop_1_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B1_start_branch if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_B1_start_branch:theif_loop_1_B1_start_branch " "Elaborating entity \"if_loop_1_B1_start_branch\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_B1_start_branch:theif_loop_1_B1_start_branch\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv" "theif_loop_1_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B1_start_stall_region if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region " "Elaborating entity \"if_loop_1_bb_B1_start_stall_region\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv" "thebb_if_loop_1_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B1_start_merge_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_B1_start_merge_reg:theif_loop_1_B1_start_merge_reg " "Elaborating entity \"if_loop_1_B1_start_merge_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_B1_start_merge_reg:theif_loop_1_B1_start_merge_reg\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" "theif_loop_1_B1_start_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x " "Elaborating entity \"if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x " "Elaborating entity \"if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" "thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pipeline_keep_going11_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11 " "Elaborating entity \"if_loop_1_i_llvm_fpga_pipeline_keep_going11_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" "thei_llvm_fpga_pipeline_keep_going11_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11 " "Elaborating entity \"acl_pipeline\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_0.sv" "thei_llvm_fpga_pipeline_keep_going11_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pipeline_keep_going11_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325319 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/if_loop_1/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673325320 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11|acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/if_loop_1/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673325328 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11|acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_pipeline_keep_going11_0:thei_llvm_fpga_pipeline_keep_going11_if_loop_11\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going11_if_loop_11\|acl_staging_reg:asr\"" {  } { { "db/ip/if_loop_1/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0:thei_llvm_fpga_push_i1_notexitcond12_if_loop_12 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0:thei_llvm_fpga_push_i1_notexitcond12_if_loop_12\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" "thei_llvm_fpga_push_i1_notexitcond12_if_loop_12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0:thei_llvm_fpga_push_i1_notexitcond12_if_loop_12\|acl_push:thei_llvm_fpga_push_i1_notexitcond12_if_loop_11 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0:thei_llvm_fpga_push_i1_notexitcond12_if_loop_12\|acl_push:thei_llvm_fpga_push_i1_notexitcond12_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0.sv" "thei_llvm_fpga_push_i1_notexitcond12_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_i1_notexitcond12_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x " "Elaborating entity \"if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325400 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325401 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region|if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10:thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11 " "Elaborating entity \"if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11\|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg " "Elaborating entity \"if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11\|if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10.sv" "thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_10.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10.sv" "thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_10.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_reg\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" "thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_10:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x " "Elaborating entity \"if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" "thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b1_start_stall_region.sv" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/if_loop_1/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B1_start:thebb_if_loop_1_B1_start\|if_loop_1_bb_B1_start_stall_region:thebb_if_loop_1_B1_start_stall_region\|if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10:thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/if_loop_1/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B3 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3 " "Elaborating entity \"if_loop_1_bb_B3\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thebb_if_loop_1_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B3_merge if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_B3_merge:theif_loop_1_B3_merge " "Elaborating entity \"if_loop_1_B3_merge\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_B3_merge:theif_loop_1_B3_merge\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv" "theif_loop_1_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B3_branch if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_B3_branch:theif_loop_1_B3_branch " "Elaborating entity \"if_loop_1_B3_branch\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_B3_branch:theif_loop_1_B3_branch\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv" "theif_loop_1_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B3_stall_region if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region " "Elaborating entity \"if_loop_1_bb_B3_stall_region\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv" "thebb_if_loop_1_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/if_loop_1/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13 " "Elaborating entity \"if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" "thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13\|hld_iowr:theiowr\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/if_loop_1/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325734 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/if_loop_1/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673325736 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|if_loop_1_bb_B3:thebb_if_loop_1_B3|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region|if_loop_1_i_iowr_bl_return_unnamed_if_loop_19_if_loop_10:thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp124_0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11 " "Elaborating entity \"if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b3_stall_region.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv" "thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select8_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|hld_loop_profiler:theif_loop_1_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|hld_loop_profiler:theif_loop_1_B1_start_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "theif_loop_1_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325807 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/if_loop_1/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673325808 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|hld_loop_profiler:theif_loop_1_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|hld_loop_profiler:theif_loop_1_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|hld_loop_profiler:theif_loop_1_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/if_loop_1/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325816 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/if_loop_1/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673325817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|hld_loop_profiler:theif_loop_1_B2_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|hld_loop_profiler:theif_loop_1_B2_x\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "theif_loop_1_B2_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325824 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/if_loop_1/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673325825 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_function_wrapper:if_loop_1_internal|if_loop_1_function:theif_loop_1_function|hld_loop_profiler:theif_loop_1_B2_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|hld_loop_profiler:theif_loop_1_B2_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|hld_loop_profiler:theif_loop_1_B2_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/if_loop_1/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325831 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/if_loop_1/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673325832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B0_runOnce if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce " "Elaborating entity \"if_loop_1_bb_B0_runOnce\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function.sv" "thebb_if_loop_1_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B0_runOnce_branch if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_B0_runOnce_branch:theif_loop_1_B0_runOnce_branch " "Elaborating entity \"if_loop_1_B0_runOnce_branch\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_B0_runOnce_branch:theif_loop_1_B0_runOnce_branch\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv" "theif_loop_1_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_bb_B0_runOnce_stall_region if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region " "Elaborating entity \"if_loop_1_bb_B0_runOnce_stall_region\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv" "thebb_if_loop_1_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B0_runOnce_merge_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_B0_runOnce_merge_reg:theif_loop_1_B0_runOnce_merge_reg " "Elaborating entity \"if_loop_1_B0_runOnce_merge_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_B0_runOnce_merge_reg:theif_loop_1_B0_runOnce_merge_reg\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv" "theif_loop_1_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11 " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11\|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg " "Elaborating entity \"if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11\|if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10 " "Elaborating entity \"if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10\|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg " "Elaborating entity \"if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_bb_B0_runOnce_stall_region:thebb_if_loop_1_B0_runOnce_stall_region\|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10\|if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_B0_runOnce_merge if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_B0_runOnce_merge:theif_loop_1_B0_runOnce_merge " "Elaborating entity \"if_loop_1_B0_runOnce_merge\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B0_runOnce:thebb_if_loop_1_B0_runOnce\|if_loop_1_B0_runOnce_merge:theif_loop_1_B0_runOnce_merge\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv" "theif_loop_1_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_function_wrapper.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_1_internal_ic_10343365110530167922 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw " "Elaborating entity \"if_loop_1_internal_ic_10343365110530167922\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "avmm_1_.global_icavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673325987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_loop_1_internal.v(334) " "Verilog HDL assignment warning at if_loop_1_internal.v(334): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673325991 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326028 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 315 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673326029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326037 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 323 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673326040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326051 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 327 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673326051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326058 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 332 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673326059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_host_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_host_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686673326068 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673326068 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/if_loop_1/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326126 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/if_loop_1/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686673326127 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/if_loop_1/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326157 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/if_loop_1/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326161 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/if_loop_1/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326176 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/if_loop_1/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673326177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\"" {  } { { "db/ip/if_loop_1/submodules/if_loop_1_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/if_loop_1_internal.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_1/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673326228 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/if_loop_1/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686673326229 "|quartus_compile|if_loop_1:if_loop_1_inst|if_loop_1_internal:if_loop_1_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686673327122 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686673327122 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686673327122 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686673327122 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686673328708 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686673328759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673328879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "132 " "Implemented 132 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686673329071 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686673329071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686673329071 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686673329071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686673329071 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "if_loop_1_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673329080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_address\[0\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_address\[0\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_address\[1\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_address\[1\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_byteenable\[0\] VCC " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_byteenable\[1\] VCC " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_byteenable\[2\] VCC " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_byteenable\[3\] VCC " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_byteenable[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_write GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_write\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[0\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[0\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[1\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[1\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[2\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[2\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[3\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[3\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[4\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[4\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[5\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[5\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[6\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[6\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[7\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[7\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[8\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[8\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[9\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[9\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[10\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[10\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[11\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[11\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[12\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[12\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[13\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[13\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[14\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[14\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[15\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[15\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[16\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[16\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[17\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[17\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[18\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[18\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[19\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[19\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[20\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[20\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[21\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[21\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[22\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[22\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[23\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[23\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[24\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[24\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[25\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[25\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[26\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[26\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[27\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[27\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[28\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[28\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[29\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[29\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[30\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[30\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[31\] GND " "Pin \"if_loop_1:if_loop_1_inst\|avmm_1_rw_writedata\[31\]\" is stuck at GND" {  } { { "db/ip/if_loop_1/if_loop_1.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/if_loop_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673329347 "|quartus_compile|if_loop_1:if_loop_1_inst|avmm_1_rw_writedata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686673329347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673329464 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B3:thebb_if_loop_1_B3\|if_loop_1_bb_B3_stall_region:thebb_if_loop_1_B3_stall_region\|if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/if_loop_1/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/db/ip/if_loop_1/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673329738 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686673329738 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "142 " "142 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686673329757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1391 " "Implemented 1391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "132 " "Implemented 132 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686673329767 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686673329767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1154 " "Implemented 1154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686673329767 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686673329767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686673329767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673330062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686673330648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 18:22:10 2023 " "Processing ended: Tue Jun 13 18:22:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686673330648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686673330648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686673330648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673330648 ""}
