

================================================================
== Vivado HLS Report for 'MPI_Recv_1_2'
================================================================
* Date:           Fri Jun 22 11:48:42 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        dariusController
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|   3 ~ 4  |          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 4  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 5  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 6  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 7  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 8  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|    1493|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|    1459|
|Register             |        -|      -|     1327|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|     1327|    2952|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1292_p2                    |     +    |      0|  0|  39|          32|           3|
    |i_12_fu_2216_p2                   |     +    |      0|  0|  38|          31|           1|
    |i_13_fu_2116_p2                   |     +    |      0|  0|  38|          31|           1|
    |i_14_fu_2076_p2                   |     +    |      0|  0|  38|          31|           1|
    |i_15_fu_2256_p2                   |     +    |      0|  0|  38|          31|           1|
    |i_5_fu_1845_p2                    |     +    |      0|  0|  38|          31|           1|
    |i_9_fu_1826_p2                    |     +    |      0|  0|  39|          32|           2|
    |i_fu_1748_p2                      |     +    |      0|  0|  39|           2|          32|
    |j_1_fu_1903_p2                    |     +    |      0|  0|  39|          32|           1|
    |sum2_fu_1733_p2                   |     +    |      0|  0|  40|          33|          33|
    |sum_1_fu_1811_p2                  |     +    |      0|  0|  40|          33|          33|
    |sum_fu_1758_p2                    |     +    |      0|  0|  40|          33|          33|
    |tmp_102_fu_2276_p2                |     +    |      0|  0|  39|          32|           1|
    |tmp_109_fu_2236_p2                |     +    |      0|  0|  39|          32|           1|
    |tmp_113_fu_2136_p2                |     +    |      0|  0|  39|          32|           1|
    |tmp_121_fu_2096_p2                |     +    |      0|  0|  39|          32|           1|
    |tmp_61_fu_1887_p2                 |     +    |      0|  0|  39|          32|           2|
    |tmp_79_1_fu_1801_p2               |     +    |      0|  0|  39|           1|          32|
    |tmp_82_fu_1705_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_91_fu_1683_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_93_fu_1655_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_98_fu_1633_p2                 |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_438                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op210_write_state3   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op214_write_state3   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op314_read_state13   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op84_read_state2     |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_2014_p2                |    and   |      0|  0|   2|           1|           1|
    |grp_fu_1386_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |grp_fu_1412_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |grp_fu_1424_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |tmp_100_fu_2307_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_103_fu_2211_p2                |   icmp   |      0|  0|  20|          32|          32|
    |tmp_104_fu_2111_p2                |   icmp   |      0|  0|  20|          32|          32|
    |tmp_105_fu_2312_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_107_fu_2287_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_111_fu_2187_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_114_fu_2071_p2                |   icmp   |      0|  0|  20|          32|          32|
    |tmp_116_fu_2292_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_117_fu_2192_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_119_fu_2147_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_122_fu_2317_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_125_fu_2152_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_126_fu_2322_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_127_fu_2297_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_128_fu_2197_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_130_fu_2182_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_131_fu_2302_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_132_fu_2202_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_133_fu_2157_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_134_fu_2177_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_135_fu_2172_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_136_fu_2162_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_137_fu_2167_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_51_fu_1840_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_54_fu_1558_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_55_fu_1856_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_58_fu_1865_p2                 |   icmp   |      0|  0|  20|          17|          17|
    |tmp_59_fu_2003_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_60_fu_1583_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_62_fu_2009_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_63_fu_1717_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |tmp_64_fu_1589_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_65_fu_1898_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_67_fu_2024_p2                 |   icmp   |      0|  0|  20|          17|          17|
    |tmp_68_fu_2039_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_69_fu_1723_p2                 |   icmp   |      0|  0|  11|           8|           4|
    |tmp_70_fu_1605_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_73_fu_2055_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_74_fu_1380_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_75_fu_1611_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_77_fu_2061_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_84_fu_1374_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_95_fu_2251_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_s_fu_1491_p2                  |   icmp   |      0|  0|  20|          30|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1493|        1278|         719|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  161|         36|    1|         36|
    |ap_enable_reg_pp0_iter1             |   15|          3|    1|          3|
    |ap_phi_mux_i7_5_phi_fu_1149_p6      |    9|          2|   32|         64|
    |ap_phi_mux_i7_phi_fu_1120_p4        |    9|          2|   32|         64|
    |ap_phi_mux_p_s_phi_fu_1215_p26      |    9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_i7_4_reg_1128  |   15|          3|   32|         96|
    |ap_return                           |    9|          2|    1|          2|
    |buf_r_address                       |   21|          4|   32|        128|
    |buf_r_dataout                       |   21|          4|   32|        128|
    |envlp_DEST_V_o                      |   15|          3|   16|         48|
    |envlp_MSG_SIZE_V_1_o                |   15|          3|   16|         48|
    |envlp_SRC_V_1_o                     |   15|          3|    8|         24|
    |float_clr2snd_array_1_address0      |   21|          4|    9|         36|
    |float_clr2snd_array_1_d0            |   15|          3|   16|         48|
    |float_clr2snd_array_3_address0      |   21|          4|    9|         36|
    |float_clr2snd_array_3_d0            |   15|          3|   16|         48|
    |float_clr2snd_array_4_address0      |   21|          4|    9|         36|
    |float_clr2snd_array_5_address0      |   21|          4|    9|         36|
    |float_clr2snd_array_5_d0            |   15|          3|    8|         24|
    |float_clr2snd_array_6_address0      |   21|          4|    9|         36|
    |float_clr2snd_array_6_d0            |   15|          3|    4|         12|
    |float_clr2snd_array_s_address0      |   21|          4|    9|         36|
    |float_clr2snd_array_s_d0            |   15|          3|    8|         24|
    |float_clr_num_o                     |   15|          3|   32|         96|
    |float_req_num_o                     |   21|          4|   32|        128|
    |float_request_array_1_address0      |   38|          7|    9|         63|
    |float_request_array_1_d0            |   21|          4|   16|         64|
    |float_request_array_3_address0      |   38|          7|    9|         63|
    |float_request_array_3_d0            |   21|          4|   16|         64|
    |float_request_array_4_address0      |   38|          7|    9|         63|
    |float_request_array_4_d0            |   15|          3|    8|         24|
    |float_request_array_5_address0      |   38|          7|    9|         63|
    |float_request_array_5_d0            |   21|          4|    8|         32|
    |float_request_array_6_address0      |   15|          3|    9|         27|
    |float_request_array_7_address0      |   33|          6|    9|         54|
    |float_request_array_7_d0            |   21|          4|    4|         16|
    |float_request_array_s_address0      |   33|          6|    9|         54|
    |float_request_array_s_d0            |   21|          4|    8|         32|
    |i1_reg_1267                         |    9|          2|   31|         62|
    |i2_reg_1256                         |    9|          2|   31|         62|
    |i4_reg_1199                         |    9|          2|   31|         62|
    |i5_reg_1188                         |    9|          2|   31|         62|
    |i7_reg_1116                         |    9|          2|   32|         64|
    |int_clr2snd_array_DA_address0       |   21|          4|    9|         36|
    |int_clr2snd_array_DA_d0             |   15|          3|    4|         12|
    |int_clr2snd_array_DE_address0       |   21|          4|    9|         36|
    |int_clr2snd_array_DE_d0             |   15|          3|   16|         48|
    |int_clr2snd_array_MS_address0       |   21|          4|    9|         36|
    |int_clr2snd_array_MS_d0             |   15|          3|   16|         48|
    |int_clr2snd_array_PK_address0       |   21|          4|    9|         36|
    |int_clr2snd_array_SR_address0       |   21|          4|    9|         36|
    |int_clr2snd_array_SR_d0             |   15|          3|    8|         24|
    |int_clr2snd_array_TA_address0       |   21|          4|    9|         36|
    |int_clr2snd_array_TA_d0             |   15|          3|    8|         24|
    |int_clr_num_o                       |   15|          3|   32|         96|
    |int_req_num_o                       |   15|          3|   32|         96|
    |int_request_array_DA_address0       |   21|          4|    9|         36|
    |int_request_array_DA_d0             |   15|          3|    4|         12|
    |int_request_array_DE_address0       |   21|          4|    9|         36|
    |int_request_array_DE_d0             |   15|          3|   16|         48|
    |int_request_array_MS_address0       |   21|          4|    9|         36|
    |int_request_array_MS_d0             |   15|          3|   16|         48|
    |int_request_array_PK_address0       |   21|          4|    9|         36|
    |int_request_array_SR_address0       |   21|          4|    9|         36|
    |int_request_array_SR_d0             |   15|          3|    8|         24|
    |int_request_array_TA_address0       |   21|          4|    9|         36|
    |int_request_array_TA_d0             |   15|          3|    8|         24|
    |j1_reg_1169                         |    9|          2|   32|         64|
    |j_reg_1158                          |    9|          2|   31|         62|
    |state_1_o                           |   27|          5|    2|         10|
    |stream_in_V_blk_n                   |    9|          2|    1|          2|
    |stream_out_V_blk_n                  |    9|          2|    1|          2|
    |stream_out_V_din                    |   15|          3|  129|        387|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1459|        289| 1125|       3633|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |   35|   0|   35|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_i7_4_reg_1128  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_i7_5_reg_1146  |   32|   0|   32|          0|
    |ap_return_preg                      |    1|   0|    1|          0|
    |buf_addr_1_reg_2433                 |   33|   0|   64|         31|
    |buf_addr_2_reg_2413                 |   33|   0|   64|         31|
    |buf_addr_reg_2423                   |   33|   0|   64|         31|
    |count_cast1_reg_2327                |   32|   0|   32|          0|
    |float_clr2snd_array_60_reg_2735     |    1|   0|    1|          0|
    |float_clr_num_load_1_reg_2646       |   32|   0|   32|          0|
    |float_req_num_load_reg_2347         |   32|   0|   32|          0|
    |i1_reg_1267                         |   31|   0|   31|          0|
    |i2_reg_1256                         |   31|   0|   31|          0|
    |i4_reg_1199                         |   31|   0|   31|          0|
    |i5_reg_1188                         |   31|   0|   31|          0|
    |i7_reg_1116                         |   32|   0|   32|          0|
    |i_12_reg_2823                       |   31|   0|   31|          0|
    |i_13_reg_2698                       |   31|   0|   31|          0|
    |i_14_reg_2675                       |   31|   0|   31|          0|
    |i_15_reg_2846                       |   31|   0|   31|          0|
    |i_5_reg_2452                        |   31|   0|   31|          0|
    |i_9_reg_2438                        |   32|   0|   32|          0|
    |int_clr2snd_array_PK_10_reg_2883    |    1|   0|    1|          0|
    |int_clr_num_load_1_reg_2657         |   32|   0|   32|          0|
    |int_req_num_load_1_reg_2664         |   32|   0|   32|          0|
    |int_request_array_PK_10_reg_2928    |    1|   0|    1|          0|
    |j1_reg_1169                         |   32|   0|   32|          0|
    |j_1_reg_2513                        |   32|   0|   32|          0|
    |j_cast_reg_2443                     |   31|   0|   32|          1|
    |j_reg_1158                          |   31|   0|   31|          0|
    |last_V_reg_1179                     |    1|   0|    1|          0|
    |or_cond_reg_2622                    |    1|   0|    1|          0|
    |p_Result_52_1_reg_2428              |   32|   0|   32|          0|
    |p_s_reg_1210                        |    1|   0|    1|          0|
    |recv_pkt_dest_V_reg_2469            |    8|   0|    8|          0|
    |reg_1436                            |  129|   0|  129|          0|
    |state_1_load_reg_2332               |    2|   0|    2|          0|
    |temp_diff_src_or_typ_35_reg_2570    |    8|   0|    8|          0|
    |temp_diff_src_or_typ_37_reg_2582    |   16|   0|   16|          0|
    |temp_diff_src_or_typ_38_reg_2594    |    8|   0|    8|          0|
    |temp_diff_src_or_typ_39_reg_2606    |    4|   0|    4|          0|
    |temp_diff_src_or_typ_reg_2558       |    8|   0|   16|          8|
    |tmp_100_reg_2910                    |    1|   0|    1|          0|
    |tmp_103_reg_2819                    |    1|   0|    1|          0|
    |tmp_104_reg_2694                    |    1|   0|    1|          0|
    |tmp_105_reg_2919                    |    1|   0|    1|          0|
    |tmp_106_reg_2828                    |   31|   0|   64|         33|
    |tmp_107_reg_2865                    |    1|   0|    1|          0|
    |tmp_110_reg_2703                    |   31|   0|   64|         33|
    |tmp_111_reg_2774                    |    1|   0|    1|          0|
    |tmp_114_reg_2671                    |    1|   0|    1|          0|
    |tmp_116_reg_2874                    |    1|   0|    1|          0|
    |tmp_117_reg_2783                    |    1|   0|    1|          0|
    |tmp_118_reg_2680                    |   31|   0|   64|         33|
    |tmp_119_reg_2717                    |    1|   0|    1|          0|
    |tmp_122_reg_2937                    |    1|   0|    1|          0|
    |tmp_124_reg_2792                    |    1|   0|    1|          0|
    |tmp_125_reg_2726                    |    1|   0|    1|          0|
    |tmp_126_reg_2946                    |    1|   0|    1|          0|
    |tmp_127_reg_2892                    |    1|   0|    1|          0|
    |tmp_128_reg_2801                    |    1|   0|    1|          0|
    |tmp_131_reg_2901                    |    1|   0|    1|          0|
    |tmp_132_reg_2810                    |    1|   0|    1|          0|
    |tmp_133_reg_2744                    |    1|   0|    1|          0|
    |tmp_136_reg_2753                    |    1|   0|    1|          0|
    |tmp_163_reg_2363                    |   17|   0|   17|          0|
    |tmp_167_reg_2340                    |   33|   0|   33|          0|
    |tmp_51_reg_2448                     |    1|   0|    1|          0|
    |tmp_52_reg_2457                     |   31|   0|   64|         33|
    |tmp_53_reg_2479                     |    1|   0|    1|          0|
    |tmp_54_reg_2369                     |    1|   0|    1|          0|
    |tmp_55_reg_2488                     |    1|   0|    1|          0|
    |tmp_59_reg_2618                     |    1|   0|    1|          0|
    |tmp_60_reg_2377                     |    1|   0|    1|          0|
    |tmp_61_reg_2505                     |   32|   0|   32|          0|
    |tmp_63_reg_2405                     |    1|   0|    1|          0|
    |tmp_64_reg_2381                     |    1|   0|    1|          0|
    |tmp_67_reg_2626                     |    1|   0|    1|          0|
    |tmp_68_reg_2630                     |    1|   0|    1|          0|
    |tmp_69_reg_2409                     |    1|   0|    1|          0|
    |tmp_6_reg_2373                      |    1|   0|    1|          0|
    |tmp_70_reg_2385                     |    1|   0|    1|          0|
    |tmp_73_reg_2634                     |    1|   0|    1|          0|
    |tmp_75_reg_2389                     |    1|   0|    1|          0|
    |tmp_77_reg_2638                     |    1|   0|    1|          0|
    |tmp_85_reg_2653                     |    1|   0|    1|          0|
    |tmp_95_reg_2842                     |    1|   0|    1|          0|
    |tmp_96_reg_2642                     |    1|   0|    1|          0|
    |tmp_99_reg_2851                     |   31|   0|   64|         33|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1327|   0| 1594|        267|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |      MPI_Recv.1.2     | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |      MPI_Recv.1.2     | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |      MPI_Recv.1.2     | return value |
|ap_done                         | out |    1| ap_ctrl_hs |      MPI_Recv.1.2     | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |      MPI_Recv.1.2     | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |      MPI_Recv.1.2     | return value |
|ap_return                       | out |    1| ap_ctrl_hs |      MPI_Recv.1.2     | return value |
|buf_r_req_din                   | out |    1|   ap_bus   |         buf_r         |    pointer   |
|buf_r_req_full_n                |  in |    1|   ap_bus   |         buf_r         |    pointer   |
|buf_r_req_write                 | out |    1|   ap_bus   |         buf_r         |    pointer   |
|buf_r_rsp_empty_n               |  in |    1|   ap_bus   |         buf_r         |    pointer   |
|buf_r_rsp_read                  | out |    1|   ap_bus   |         buf_r         |    pointer   |
|buf_r_address                   | out |   32|   ap_bus   |         buf_r         |    pointer   |
|buf_r_datain                    |  in |   32|   ap_bus   |         buf_r         |    pointer   |
|buf_r_dataout                   | out |   32|   ap_bus   |         buf_r         |    pointer   |
|buf_r_size                      | out |   32|   ap_bus   |         buf_r         |    pointer   |
|buf_offset                      |  in |   64|   ap_none  |       buf_offset      |    scalar    |
|count                           |  in |   30|   ap_none  |         count         |    scalar    |
|source                          |  in |   18|   ap_none  |         source        |    scalar    |
|state_1_i                       |  in |    2|   ap_ovld  |        state_1        |    pointer   |
|state_1_o                       | out |    2|   ap_ovld  |        state_1        |    pointer   |
|state_1_o_ap_vld                | out |    1|   ap_ovld  |        state_1        |    pointer   |
|envlp_SRC_V_1_i                 |  in |    8|   ap_ovld  |     envlp_SRC_V_1     |    pointer   |
|envlp_SRC_V_1_o                 | out |    8|   ap_ovld  |     envlp_SRC_V_1     |    pointer   |
|envlp_SRC_V_1_o_ap_vld          | out |    1|   ap_ovld  |     envlp_SRC_V_1     |    pointer   |
|float_req_num_i                 |  in |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o                 | out |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o_ap_vld          | out |    1|   ap_ovld  |     float_req_num     |    pointer   |
|id_in_V                         |  in |   16|   ap_none  |        id_in_V        |    pointer   |
|float_request_array_4_address0  | out |    9|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_ce0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_we0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_d0        | out |    8|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_q0        |  in |    8|  ap_memory | float_request_array_4 |     array    |
|float_request_array_1_address0  | out |    9|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_ce0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_we0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_d0        | out |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_q0        |  in |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_5_address0  | out |    9|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_ce0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_we0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_d0        | out |    8|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_q0        |  in |    8|  ap_memory | float_request_array_5 |     array    |
|envlp_DEST_V_i                  |  in |   16|   ap_ovld  |      envlp_DEST_V     |    pointer   |
|envlp_DEST_V_o                  | out |   16|   ap_ovld  |      envlp_DEST_V     |    pointer   |
|envlp_DEST_V_o_ap_vld           | out |    1|   ap_ovld  |      envlp_DEST_V     |    pointer   |
|float_request_array_3_address0  | out |    9|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_ce0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_we0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_d0        | out |   16|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_q0        |  in |   16|  ap_memory | float_request_array_3 |     array    |
|envlp_MSG_SIZE_V_1_i            |  in |   16|   ap_ovld  |   envlp_MSG_SIZE_V_1  |    pointer   |
|envlp_MSG_SIZE_V_1_o            | out |   16|   ap_ovld  |   envlp_MSG_SIZE_V_1  |    pointer   |
|envlp_MSG_SIZE_V_1_o_ap_vld     | out |    1|   ap_ovld  |   envlp_MSG_SIZE_V_1  |    pointer   |
|float_request_array_s_address0  | out |    9|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_ce0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_we0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_d0        | out |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_q0        |  in |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_7_address0  | out |    9|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_ce0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_we0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_d0        | out |    4|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_q0        |  in |    4|  ap_memory | float_request_array_7 |     array    |
|float_request_array_6_address0  | out |    9|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_ce0       | out |    1|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_we0       | out |    1|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_d0        | out |    4|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_q0        |  in |    4|  ap_memory | float_request_array_6 |     array    |
|stream_in_V_dout                |  in |  129|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_empty_n             |  in |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_read                | out |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|int_req_num_i                   |  in |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o                   | out |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o_ap_vld            | out |    1|   ap_ovld  |      int_req_num      |    pointer   |
|int_request_array_SR_address0   | out |    9|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_ce0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_we0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_d0         | out |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_q0         |  in |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_DE_address0   | out |    9|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_ce0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_we0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_d0         | out |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_q0         |  in |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_PK_address0   | out |    9|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_ce0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_we0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_d0         | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_q0         |  in |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_MS_address0   | out |    9|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_ce0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_we0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_d0         | out |   16|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_q0         |  in |   16|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_TA_address0   | out |    9|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_ce0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_we0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_d0         | out |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_q0         |  in |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_DA_address0   | out |    9|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_ce0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_we0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_d0         | out |    4|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_q0         |  in |    4|  ap_memory |  int_request_array_DA |     array    |
|int_clr_num_i                   |  in |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o                   | out |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o_ap_vld            | out |    1|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr2snd_array_SR_address0   | out |    9|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_ce0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_we0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_d0         | out |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_q0         |  in |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_DE_address0   | out |    9|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_we0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_d0         | out |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_q0         |  in |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_PK_address0   | out |    9|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_ce0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_we0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_d0         | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_q0         |  in |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_MS_address0   | out |    9|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_ce0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_we0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_d0         | out |   16|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_q0         |  in |   16|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_TA_address0   | out |    9|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_we0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_d0         | out |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_q0         |  in |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_DA_address0   | out |    9|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_we0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_d0         | out |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_q0         |  in |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|float_clr_num_i                 |  in |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o                 | out |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o_ap_vld          | out |    1|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr2snd_array_5_address0  | out |    9|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_ce0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_we0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_d0        | out |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_q0        |  in |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_1_address0  | out |    9|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_ce0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_we0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_d0        | out |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_q0        |  in |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_4_address0  | out |    9|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_ce0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_we0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_d0        | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_q0        |  in |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_3_address0  | out |    9|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_ce0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_we0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_d0        | out |   16|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_q0        |  in |   16|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_s_address0  | out |    9|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_ce0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_we0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_d0        | out |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_q0        |  in |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_6_address0  | out |    9|  ap_memory | float_clr2snd_array_6 |     array    |
|float_clr2snd_array_6_ce0       | out |    1|  ap_memory | float_clr2snd_array_6 |     array    |
|float_clr2snd_array_6_we0       | out |    1|  ap_memory | float_clr2snd_array_6 |     array    |
|float_clr2snd_array_6_d0        | out |    4|  ap_memory | float_clr2snd_array_6 |     array    |
|float_clr2snd_array_6_q0        |  in |    4|  ap_memory | float_clr2snd_array_6 |     array    |
|stream_out_V_din                | out |  129|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_full_n             |  in |    1|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_write              | out |    1|   ap_fifo  |      stream_out_V     |    pointer   |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

