# Netlist Viewer TCL File
set_family -name SmartFusion2
top_module -name Delta_Sigma_Design
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/support.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/acmtable.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/instructnvm_bb.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/iram512x9_rtl.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/instructram.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/test/misc.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/test/textio.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/debugblk.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/instructions.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/ram128x8_smartfusion2.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/ram256x16_rtl.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/ram256x8_rtl.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/ramblocks.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/coreabc.vhd}
addfile -view RTL -lib COREABC_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/components.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/COREABC_C0/COREABC_C0.vhd}
addfile -view RTL -lib COREAPB3_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd}
addfile -view RTL -lib COREAPB3_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd}
addfile -view RTL -lib COREAPB3_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd}
addfile -view RTL -lib COREAPB3_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/CoreAPB3_C0/CoreAPB3_C0.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/FCCC_C0/FCCC_C0.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/OSC_C0/OSC_C0.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/URAM_C0/URAM_C0_0/URAM_C0_URAM_C0_0_URAM.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/URAM_C0/URAM_C0.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/hdl/Delta_Sigma_Converter.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/hdl/timer.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/hdl/Nokia5110_Driver.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/component/work/Delta_Sigma_Design/Delta_Sigma_Design.vhd}