EESchema Schematic File Version 4
LIBS:ETH1C14FGEN-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 8450 3550 1050 1150
U 5D5D73CD
F0 "Power" 50
F1 "Power.sch" 50
$EndSheet
$Sheet
S 6600 1450 1700 3250
U 5D612E48
F0 "MCU" 50
F1 "MCU.sch" 50
$EndSheet
$Sheet
S 8450 2000 1050 1300
U 5D7208C6
F0 "Ethernet" 50
F1 "Ethernet.sch" 50
F2 "TX+" B R 9500 2100 50 
F3 "TX-" B R 9500 2200 50 
F4 "RX+" B R 9500 2400 50 
F5 "RX-" B R 9500 2500 50 
F6 "ETH_RMII_TX1" B L 8450 2100 50 
F7 "ETH_RMII_TX0" B L 8450 2200 50 
F8 "ETH_RMII_TXEN" B L 8450 2300 50 
F9 "ETH_RMII_RX0" B L 8450 2400 50 
F10 "ETH_RMII_RX1" B L 8450 2500 50 
F11 "ETH_RMII_RXER" B L 8450 2600 50 
F12 "ETH_RMII_CRS_DV" B L 8450 2700 50 
F13 "ETH_RMII_MDIO" B L 8450 2800 50 
F14 "ETH_RMII_MDC" B L 8450 2900 50 
F15 "ETH_~RST" B L 8450 3000 50 
F16 "ETH_~INT" B L 8450 3100 50 
F17 "ETH_RMII_REF_CLK" O L 8450 3200 50 
$EndSheet
$Sheet
S 8450 1450 1050 300 
U 5D753A28
F0 "USB" 50
F1 "USB.sch" 50
F2 "MCU_RX_UART3" O L 8450 1550 50 
F3 "MCU_TX_UART3" I L 8450 1650 50 
$EndSheet
$Sheet
S 4300 1450 1700 1650
U 5EAE2F5A
F0 "FPGA" 50
F1 "FPGA.sch" 50
$EndSheet
$EndSCHEMATC
