// Seed: 2548715141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  assign module_1.id_2 = 0;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd61
) (
    input wire  id_0,
    input uwire _id_1,
    input tri   id_2
);
  wire id_4;
  logic [1 : ~  id_1] id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  logic id_7;
endmodule
module module_2 #(
    parameter id_10 = 32'd9,
    parameter id_18 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  module_0 modCall_1 (
      id_1,
      id_13,
      id_4,
      id_4,
      id_4
  );
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire _id_10;
  input wire id_9;
  output tri0 id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  wire id_17;
  ;
  logic [-1 : -1] _id_18 = id_16;
  wire id_19;
  if (1 & 1) logic [id_10 : -1] id_20 = id_3[id_18];
  else begin : LABEL_0
    assign id_8 = -1;
  end
endmodule
