<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p862" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_862{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_862{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_862{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_862{left:69px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t5_862{left:69px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t6_862{left:240px;bottom:399px;letter-spacing:-0.14px;}
#t7_862{left:480px;bottom:399px;}
#t8_862{left:440px;bottom:359px;letter-spacing:-0.13px;}
#t9_862{left:122px;bottom:338px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_862{left:122px;bottom:321px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tb_862{left:122px;bottom:299px;letter-spacing:-0.16px;word-spacing:-1.44px;}
#tc_862{left:122px;bottom:283px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#td_862{left:69px;bottom:237px;letter-spacing:0.12px;}
#te_862{left:154px;bottom:237px;letter-spacing:0.17px;}
#tf_862{left:69px;bottom:212px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#tg_862{left:69px;bottom:195px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_862{left:69px;bottom:179px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ti_862{left:287px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tj_862{left:382px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.01px;}
#tk_862{left:77px;bottom:1063px;letter-spacing:-0.15px;word-spacing:0.06px;}
#tl_862{left:196px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.07px;}
#tm_862{left:312px;bottom:1063px;letter-spacing:-0.11px;}
#tn_862{left:381px;bottom:1063px;letter-spacing:-0.14px;}
#to_862{left:77px;bottom:1039px;letter-spacing:-0.12px;}
#tp_862{left:77px;bottom:1022px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_862{left:196px;bottom:1039px;letter-spacing:-0.17px;}
#tr_862{left:312px;bottom:1039px;letter-spacing:-0.13px;}
#ts_862{left:381px;bottom:1039px;letter-spacing:-0.11px;}
#tt_862{left:381px;bottom:1022px;letter-spacing:-0.11px;}
#tu_862{left:381px;bottom:1001px;letter-spacing:-0.11px;}
#tv_862{left:381px;bottom:984px;letter-spacing:-0.11px;}
#tw_862{left:77px;bottom:959px;letter-spacing:-0.11px;}
#tx_862{left:77px;bottom:938px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_862{left:196px;bottom:959px;letter-spacing:-0.12px;}
#tz_862{left:312px;bottom:959px;letter-spacing:-0.11px;}
#t10_862{left:381px;bottom:959px;letter-spacing:-0.11px;}
#t11_862{left:381px;bottom:943px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t12_862{left:381px;bottom:921px;letter-spacing:-0.11px;}
#t13_862{left:381px;bottom:904px;letter-spacing:-0.11px;}
#t14_862{left:196px;bottom:880px;letter-spacing:-0.13px;}
#t15_862{left:312px;bottom:880px;letter-spacing:-0.12px;}
#t16_862{left:381px;bottom:880px;letter-spacing:-0.11px;}
#t17_862{left:196px;bottom:855px;letter-spacing:-0.11px;}
#t18_862{left:312px;bottom:855px;letter-spacing:-0.12px;}
#t19_862{left:381px;bottom:855px;letter-spacing:-0.11px;}
#t1a_862{left:381px;bottom:839px;letter-spacing:-0.1px;}
#t1b_862{left:196px;bottom:814px;letter-spacing:-0.12px;}
#t1c_862{left:312px;bottom:814px;letter-spacing:-0.14px;}
#t1d_862{left:381px;bottom:814px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1e_862{left:381px;bottom:797px;letter-spacing:-0.11px;}
#t1f_862{left:196px;bottom:773px;letter-spacing:-0.13px;}
#t1g_862{left:312px;bottom:773px;letter-spacing:-0.14px;}
#t1h_862{left:381px;bottom:773px;letter-spacing:-0.1px;word-spacing:-0.71px;}
#t1i_862{left:381px;bottom:756px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_862{left:77px;bottom:732px;letter-spacing:-0.12px;}
#t1k_862{left:77px;bottom:710px;letter-spacing:-0.12px;}
#t1l_862{left:196px;bottom:732px;letter-spacing:-0.1px;}
#t1m_862{left:196px;bottom:715px;letter-spacing:-0.13px;}
#t1n_862{left:312px;bottom:732px;letter-spacing:-0.11px;}
#t1o_862{left:381px;bottom:732px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1p_862{left:381px;bottom:710px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1q_862{left:381px;bottom:694px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1r_862{left:381px;bottom:672px;letter-spacing:-0.11px;}
#t1s_862{left:381px;bottom:655px;letter-spacing:-0.11px;}
#t1t_862{left:196px;bottom:631px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_862{left:312px;bottom:631px;letter-spacing:-0.13px;}
#t1v_862{left:381px;bottom:631px;letter-spacing:-0.11px;}
#t1w_862{left:381px;bottom:609px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t1x_862{left:381px;bottom:593px;letter-spacing:-0.12px;}
#t1y_862{left:381px;bottom:571px;letter-spacing:-0.12px;}
#t1z_862{left:381px;bottom:554px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t20_862{left:381px;bottom:533px;letter-spacing:-0.11px;}
#t21_862{left:381px;bottom:516px;letter-spacing:-0.11px;}
#t22_862{left:77px;bottom:492px;letter-spacing:-0.15px;}
#t23_862{left:77px;bottom:470px;letter-spacing:-0.12px;}
#t24_862{left:196px;bottom:492px;letter-spacing:-0.12px;}
#t25_862{left:196px;bottom:475px;letter-spacing:-0.13px;}
#t26_862{left:312px;bottom:492px;letter-spacing:-0.11px;}
#t27_862{left:381px;bottom:492px;letter-spacing:-0.11px;}
#t28_862{left:381px;bottom:475px;letter-spacing:-0.12px;}
#t29_862{left:196px;bottom:451px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2a_862{left:312px;bottom:451px;letter-spacing:-0.13px;}
#t2b_862{left:381px;bottom:451px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_862{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_862{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_862{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_862{font-size:14px;font-family:Verdana_3e8;color:#0860A8;}
.s5_862{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_862{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_862{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_862{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts862" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg862Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg862" style="-webkit-user-select: none;"><object width="935" height="1210" data="862/862.svg" type="image/svg+xml" id="pdf862" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_862" class="t s1_862">20-148 </span><span id="t2_862" class="t s1_862">Vol. 3B </span>
<span id="t3_862" class="t s2_862">PERFORMANCE MONITORING </span>
<span id="t4_862" class="t s3_862">To determine which fields are supported for certain performance monitoring events, consult the Memory Info attri- </span>
<span id="t5_862" class="t s3_862">bute in the event lists at </span><span id="t6_862" class="t s4_862">https://download.01.org/perfmon/</span><span id="t7_862" class="t s3_862">. </span>
<span id="t8_862" class="t s5_862">NOTE </span>
<span id="t9_862" class="t s3_862">There may be additional block reasons, even if Data-Blk and Address-Blk are both clear, e.g., non- </span>
<span id="ta_862" class="t s3_862">optimal instruction latency. </span>
<span id="tb_862" class="t s3_862">On P-core, the new Data-Blk and Address-Blk bits require the event LD_BLOCKS.STORE_FORWARD </span>
<span id="tc_862" class="t s3_862">(r8203) to be configured in a programmable counter. </span>
<span id="td_862" class="t s6_862">20.9.2.2.3 </span><span id="te_862" class="t s6_862">GPRs </span>
<span id="tf_862" class="t s3_862">This group is captured when the GPR bit is enabled in MSR_PEBS_DATA_CFG. GPRs are always 64 bits wide. If they </span>
<span id="tg_862" class="t s3_862">are selected for non 64-bit mode, the upper 32-bit of the legacy RAX - RDI and all contents of R8-15 GPRs will be </span>
<span id="th_862" class="t s3_862">filled with 0s. In 64bit mode, the full 64 bit value of each register is written. </span>
<span id="ti_862" class="t s6_862">Table 20-94. </span><span id="tj_862" class="t s6_862">Updated Memory Access Info Group </span>
<span id="tk_862" class="t s7_862">Field Name </span><span id="tl_862" class="t s7_862">Sub-field Name </span><span id="tm_862" class="t s7_862">Bits </span><span id="tn_862" class="t s7_862">Description </span>
<span id="to_862" class="t s8_862">Access Address </span>
<span id="tp_862" class="t s8_862">(offset 0H) </span>
<span id="tq_862" class="t s8_862">DLA </span><span id="tr_862" class="t s8_862">[63:0] </span><span id="ts_862" class="t s8_862">This field reports the data linear address (DLA) of the memory access in </span>
<span id="tt_862" class="t s8_862">canonical form. </span>
<span id="tu_862" class="t s8_862">A zero value indicates the processor could not retrieve the address of the </span>
<span id="tv_862" class="t s8_862">particular access. </span>
<span id="tw_862" class="t s8_862">Access Info </span>
<span id="tx_862" class="t s8_862">(offset 8H) </span>
<span id="ty_862" class="t s8_862">Data Src </span><span id="tz_862" class="t s8_862">[3:0] </span><span id="t10_862" class="t s8_862">An encoded value indicating the memory hierarchy source which satisfied the </span>
<span id="t11_862" class="t s8_862">access. These encodings are detailed in Table 20-4. </span>
<span id="t12_862" class="t s8_862">A zero value indicates the processor could not retrieve the data source of the </span>
<span id="t13_862" class="t s8_862">particular access. </span>
<span id="t14_862" class="t s8_862">STLB-miss </span><span id="t15_862" class="t s8_862">[4] </span><span id="t16_862" class="t s8_862">A value of 1 indicates the access has missed the Second-level TLB (STLB). </span>
<span id="t17_862" class="t s8_862">Is-Lock </span><span id="t18_862" class="t s8_862">[5] </span><span id="t19_862" class="t s8_862">A value of 1 indicates the access was part of a locked (atomic) memory trans- </span>
<span id="t1a_862" class="t s8_862">action. </span>
<span id="t1b_862" class="t s8_862">Data-Blk </span><span id="t1c_862" class="t s8_862">[6] </span><span id="t1d_862" class="t s8_862">A value of 1 indicates the load was blocked since its data could not be forwarded </span>
<span id="t1e_862" class="t s8_862">from a preceding store. </span>
<span id="t1f_862" class="t s8_862">Address-Blk </span><span id="t1g_862" class="t s8_862">[7] </span><span id="t1h_862" class="t s8_862">A value of 1 indicates the load was blocked due to potential address conflict with </span>
<span id="t1i_862" class="t s8_862">a preceding store. </span>
<span id="t1j_862" class="t s8_862">Access Latency </span>
<span id="t1k_862" class="t s8_862">(offset 10H) </span>
<span id="t1l_862" class="t s8_862">Instruction </span>
<span id="t1m_862" class="t s8_862">Latency </span>
<span id="t1n_862" class="t s8_862">[15:0] </span><span id="t1o_862" class="t s8_862">Measured instruction latency in core cycles. </span>
<span id="t1p_862" class="t s8_862">For loads, the latency starts by the dispatch of the load operation for execution </span>
<span id="t1q_862" class="t s8_862">and lasts until completion of the instruction it belongs to. </span>
<span id="t1r_862" class="t s8_862">This field includes the entire latency including time for data-dependency </span>
<span id="t1s_862" class="t s8_862">resolution or TLB lookups. </span>
<span id="t1t_862" class="t s8_862">Cache Latency </span><span id="t1u_862" class="t s8_862">[47:32] </span><span id="t1v_862" class="t s8_862">Measured cache access latency in core cycles. </span>
<span id="t1w_862" class="t s8_862">For loads, the latency starts by the actual cache access until the data is returned </span>
<span id="t1x_862" class="t s8_862">by the memory subsystem. </span>
<span id="t1y_862" class="t s8_862">For stores, the latency starts when the demand write accesses the L1 data- </span>
<span id="t1z_862" class="t s8_862">cache and lasts until the cacheline write is completed in the memory subsystem. </span>
<span id="t20_862" class="t s8_862">This field does not include non-data-cache latency such as memory ordering </span>
<span id="t21_862" class="t s8_862">checks or TLB lookups. </span>
<span id="t22_862" class="t s8_862">TSX </span>
<span id="t23_862" class="t s8_862">(offset 18H) </span>
<span id="t24_862" class="t s8_862">Transaction </span>
<span id="t25_862" class="t s8_862">Latency </span>
<span id="t26_862" class="t s8_862">[31:0] </span><span id="t27_862" class="t s8_862">This field contains the number of cycles in the last TSX region, regardless of </span>
<span id="t28_862" class="t s8_862">whether that region had aborted or committed. </span>
<span id="t29_862" class="t s8_862">Abort Info </span><span id="t2a_862" class="t s8_862">[63:32] </span><span id="t2b_862" class="t s8_862">This field contains the abort details. Refer to Section 20.3.6.5.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
