--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button3     |    7.270(R)|   -5.374(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    6.465(R)|   -4.160(R)|clock_27mhz_IBUFG |   0.000|
user3<11>   |    7.269(R)|   -5.525(R)|clock_27mhz_IBUFG |   0.000|
user3<12>   |    4.325(R)|   -2.581(R)|clock_27mhz_IBUFG |   0.000|
user3<13>   |    4.358(R)|   -2.614(R)|clock_27mhz_IBUFG |   0.000|
user3<14>   |    3.675(R)|   -1.931(R)|clock_27mhz_IBUFG |   0.000|
user3<15>   |    3.819(R)|   -2.075(R)|clock_27mhz_IBUFG |   0.000|
user3<16>   |    6.278(R)|   -4.534(R)|clock_27mhz_IBUFG |   0.000|
user3<17>   |    5.217(R)|   -3.473(R)|clock_27mhz_IBUFG |   0.000|
user3<18>   |    5.530(R)|   -3.786(R)|clock_27mhz_IBUFG |   0.000|
user3<19>   |    4.999(R)|   -2.339(R)|clock_27mhz_IBUFG |   0.000|
user3<20>   |    4.374(R)|   -1.714(R)|clock_27mhz_IBUFG |   0.000|
user3<21>   |    3.937(R)|   -1.277(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
analyzer3_data<0> |   14.515(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1> |   14.011(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2> |   13.675(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3> |   12.850(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4> |   12.903(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5> |   13.094(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6> |   12.587(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7> |   12.841(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<8> |   12.896(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<9> |   13.743(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<10>|   13.886(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<11>|   13.952(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<13>|   14.355(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<14>|   13.883(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<15>|   13.881(R)|clock_27mhz_IBUFG |   0.000|
disp_clock        |   13.389(R)|clock_27mhz_IBUFG |   0.000|
user3<0>          |   15.822(R)|clock_27mhz_IBUFG |   0.000|
user3<1>          |   12.681(R)|clock_27mhz_IBUFG |   0.000|
user3<2>          |   12.540(R)|clock_27mhz_IBUFG |   0.000|
user3<3>          |   12.602(R)|clock_27mhz_IBUFG |   0.000|
user3<4>          |   12.019(R)|clock_27mhz_IBUFG |   0.000|
user3<5>          |   11.436(R)|clock_27mhz_IBUFG |   0.000|
user3<6>          |   11.379(R)|clock_27mhz_IBUFG |   0.000|
user3<7>          |   11.466(R)|clock_27mhz_IBUFG |   0.000|
user3<8>          |   12.940(R)|clock_27mhz_IBUFG |   0.000|
user3<9>          |   12.268(R)|clock_27mhz_IBUFG |   0.000|
user3<10>         |   12.907(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b   |   16.181(R)|clock_65mhz       |   0.000|
vga_out_blue<0>   |   38.153(R)|clock_65mhz       |   0.000|
vga_out_hsync     |   15.236(R)|clock_65mhz       |   0.000|
vga_out_vsync     |   15.076(R)|clock_65mhz       |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    6.988|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.460|
user3<11>      |analyzer3_data<12> |   13.276|
---------------+-------------------+---------+


Analysis completed Thu Nov  5 16:43:59 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



