# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab_4_basys.srcs/sources_1/imports/lab_4" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_1/sim/blk_mem_input_weights_1.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_0/sim/blk_mem_input_weights_0.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_2/sim/blk_mem_input_weights_2.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_3/sim/blk_mem_input_weights_3.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_8/sim/blk_mem_input_weights_8.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_9/sim/blk_mem_input_weights_9.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_10/sim/blk_mem_input_weights_10.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_11/sim/blk_mem_input_weights_11.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_12/sim/blk_mem_input_weights_12.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_13/sim/blk_mem_input_weights_13.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_14/sim/blk_mem_input_weights_14.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_15/sim/blk_mem_input_weights_15.v" \
"../../../../lab_4_basys.srcs/sources_1/imports/lab_4/fp_multiplier.v" \
"../../../../lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_4.v" \
"../../../../lab_4_basys.srcs/sources_1/imports/lab_4/relu.v" \
"../../../../lab_4_basys.srcs/sources_1/imports/lab_4/simple_nn.v" \
"../../../../lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_16.v" \
"../../../../lab_4_basys.srcs/sources_1/new/simple_blk_mem.v" \
"../../../../lab_4_basys.srcs/sources_1/new/mnist_network.v" \
"../../../../lab_4_basys.srcs/sources_1/new/simple_ps2.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_5/sim/blk_mem_input_weights_5.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_4/sim/blk_mem_input_weights_4.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_6/sim/blk_mem_input_weights_6.v" \
"../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_7/sim/blk_mem_input_weights_7.v" \
"../../../../lab_4_basys.srcs/sim_1/imports/lab_4/simple_nn_tb.v" \
"../../../../lab_4_basys.srcs/sim_1/imports/lab_4/neural_network_tb.v" \
"../../../../lab_4_basys.srcs/sim_1/imports/lab_4/fp_math_tb.v" \
"../../../../lab_4_basys.srcs/sim_1/imports/lab_4/parallel_adder_16_tb.v" \
"../../../../lab_4_basys.srcs/sim_1/new/block_gen_tb.v" \
"../../../../lab_4_basys.srcs/sim_1/new/mnist_network_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
