============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Dec 26 2023  12:02:58 pm
  Module:                 asic_top
  Operating conditions:   tt_025C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:asic_top/BTN[0]
port:asic_top/BTN[1]
port:asic_top/BTN[2]
port:asic_top/BTN[3]
port:asic_top/SW[0]
port:asic_top/SW[1]
port:asic_top/SW[2]
port:asic_top/SW[3]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:asic_top/BLED[0]
port:asic_top/BLED[1]
port:asic_top/GLED[0]
port:asic_top/GLED[1]
port:asic_top/LED[0]
port:asic_top/LED[1]
port:asic_top/LED[2]
port:asic_top/LED[3]
port:asic_top/RLED[0]
port:asic_top/RLED[1]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:asic_top/BTN[0]
port:asic_top/BTN[1]
port:asic_top/BTN[2]
port:asic_top/BTN[3]
port:asic_top/SW[0]
port:asic_top/SW[1]
port:asic_top/SW[2]
port:asic_top/SW[3]
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           8
 Outputs without clocked external delays                         10
 Inputs without external driver/transition                        8
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         26
