<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>SMC -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">SMC</h2><p id="desc">
      <p class="aml">Secure Monitor Call causes an exception to EL3.</p>
      <p class="aml"><span class="asm-code">SMC</span> is available only for software executing at EL1 or higher. It is <span class="arm-defined-word">undefined</span> in EL0.</p>
      <p class="aml">If the values of <a class="armarm-xref" title="Reference to Armv8 ARM section">HCR_EL2</a>.TSC and <a class="armarm-xref" title="Reference to Armv8 ARM section">SCR_EL3</a>.SMD are both 0, execution of an <span class="asm-code">SMC</span> instruction at EL1 or higher generates a Secure Monitor Call exception, recording it in <a class="armarm-xref" title="Reference to Armv8 ARM section">ESR_ELx</a>, using the EC value 0x17, that is taken to EL3.</p>
      <p class="aml">If the value of <a class="armarm-xref" title="Reference to Armv8 ARM section">HCR_EL2</a>.TSC is 1 and EL2 is enabled in the current Security state, execution of an <span class="asm-code">SMC</span> instruction at EL1 generates an exception that is taken to EL2, regardless of the value of <a class="armarm-xref" title="Reference to Armv8 ARM section">SCR_EL3</a>.SMD. For more information, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Traps to EL2 of Non-secure EL1 execution of SMC instructions</a>.</p>
      <p class="aml">If the value of <a class="armarm-xref" title="Reference to Armv8 ARM section">HCR_EL2</a>.TSC is 0 and the value of <a class="armarm-xref" title="Reference to Armv8 ARM section">SCR_EL3</a>.SMD is 1, the SMC instruction is <span class="arm-defined-word">undefined</span>.</p>
    </p>
    <h3 class="classheading"><a name="SMC_EX_exception" id="SMC_EX_exception"></a>System<font style="font-size:smaller;"><br />(Armv8.0-A)
          </font></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td colspan="16" class="lr">imm16</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">System</h4><p class="asm-code"><a name="SMC_EX_exception" id="SMC_EX_exception"></a>SMC  #<a href="#imm" title="16-bit unsigned immediate [0-65535] (field &quot;imm16&quot;)">&lt;imm&gt;</a></p></div><p class="pseudocode">// Empty.</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm&gt;</td><td><a name="imm" id="imm"></a>
        
          <p class="aml">Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#AArch64.CheckForSMCUndefOrTrap.1" title="function: AArch64.CheckForSMCUndefOrTrap(bits(16) imm)">AArch64.CheckForSMCUndefOrTrap</a>(imm16);

if SCR_EL3.SMD == '1' then
    // SMC disabled
    UNDEFINED;
else
    <a href="shared_pseudocode.html#AArch64.CallSecureMonitor.1" title="function: AArch64.CallSecureMonitor(bits(16) immediate)">AArch64.CallSecureMonitor</a>(imm16);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v31.05b, AdvSIMD v29.02, pseudocode v2019-12_rc3_1, sve v2019-12_rc3
      ; Build timestamp: 2019-12-13T11:35
    </p><p class="copyconf">
      Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
