--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.561 ns
From           : PHY_DV
To             : PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_address_reg0
From Clock     : --
To Clock       : PHY_RX_CLOCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 16.686 ns
From           : MDIO:MDIO_inst|write[0]
To             : PHY_MDC
From Clock     : PHY_CLK125
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.639 ns
From           : PHY_DV
To             : ATLAS_A13
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.912 ns
From           : CONFIG
To             : EEPROM:EEPROM_inst|This_MAC[0]
From Clock     : --
To Clock       : PHY_CLK125
Failed Paths   : 0

Type           : Clock Setup: 'PHY_CLK125'
Slack          : 4.196 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : Restricted to 250.00 MHz ( period = 4.000 ns )
From           : HB_counter[0]
To             : HB_counter[25]
From Clock     : PHY_CLK125
To Clock       : PHY_CLK125
Failed Paths   : 0

Type           : Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
Slack          : 9.593 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 48.04 MHz ( period = 20.814 ns )
From           : Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]
To             : address[21]
From Clock     : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]
To Clock       : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]
Failed Paths   : 0

Type           : Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
Slack          : 13.522 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : erase_done
To             : temp_MAC[1]
From Clock     : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]
To Clock       : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]
Failed Paths   : 0

Type           : Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
Slack          : 35.517 ns
Required Time  : 2.50 MHz ( period = 400.000 ns )
Actual Time    : N/A
From           : write_PHY
To             : MDIO:MDIO_inst|address[2]
From Clock     : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]
To Clock       : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]
Failed Paths   : 0

Type           : Clock Setup: 'PHY_RX_CLOCK'
Slack          : N/A
Required Time  : None
Actual Time    : 57.36 MHz ( period = 17.434 ns )
From           : PHY_output[33]
To             : data_match
From Clock     : PHY_RX_CLOCK
To Clock       : PHY_RX_CLOCK
Failed Paths   : 0

Type           : Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
Slack          : -1.271 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe22
To             : Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout
From Clock     : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]
To Clock       : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]
Failed Paths   : 2

Type           : Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
Slack          : 0.646 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : reset_CRC
To             : reset_CRC
From Clock     : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]
To Clock       : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]
Failed Paths   : 0

Type           : Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
Slack          : 0.646 ns
Required Time  : 2.50 MHz ( period = 400.000 ns )
Actual Time    : N/A
From           : TDI
To             : TDI
From Clock     : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]
To Clock       : PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]
Failed Paths   : 0

Type           : Clock Hold: 'PHY_CLK125'
Slack          : 0.646 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : HB_counter[0]
To             : HB_counter[0]
From Clock     : PHY_CLK125
To Clock       : PHY_CLK125
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2

--------------------------------------------------------------------------------------

