
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157451                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489892                       # Number of bytes of host memory used
host_op_rate                                   184737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31470.92                       # Real time elapsed on the host
host_tick_rate                               32309430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4955141272                       # Number of instructions simulated
sim_ops                                    5813847987                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4491780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8975628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.805497                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       285834229                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    298348463                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1411796                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    435562557                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      9785243                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     10034931                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       249688                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       595444050                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        66171626                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          188                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1093721220                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1079352620                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1410755                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          583711326                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     217830027                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     12888904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     69788816                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2955141271                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3456362262                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2429213390                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.422832                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.500115                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1559611842     64.20%     64.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    183875848      7.57%     71.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    219053242      9.02%     80.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     42052115      1.73%     82.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    131079978      5.40%     87.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     34126382      1.40%     89.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20456145      0.84%     90.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21127811      0.87%     91.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    217830027      8.97%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2429213390                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     64894146                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2970326970                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             615523454                       # Number of loads committed
system.switch_cpus.commit.membars            14320760                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2142861217     62.00%     62.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    176033691      5.09%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     23810012      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     15752987      0.46%     68.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      6481736      0.19%     68.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     21481196      0.62%     69.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     25849050      0.75%     69.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      3616344      0.10%     69.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     22422478      0.65%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1432032      0.04%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    615523454     17.81%     88.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    401098065     11.60%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3456362262                       # Class of committed instruction
system.switch_cpus.commit.refs             1016621519                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         199502730                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2955141271                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3456362262                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.825134                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.825134                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1672686580                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1063                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    285227434                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3540436374                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        197511463                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         458755178                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1456059                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4196                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     107975943                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           595444050                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         353457020                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2082365244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        291472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3048990683                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2914200                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.244196                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    354562823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    361791098                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.250413                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438385232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.459155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.705430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1749479324     71.75%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        107831141      4.42%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         40520477      1.66%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         68719656      2.82%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         47868721      1.96%     82.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         54578383      2.24%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        113610310      4.66%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         29294679      1.20%     90.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        226482541      9.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438385232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1649103                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        588990688                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.439033                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1044006606                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          403545869                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       239222360                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     626549981                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     12934048                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        52261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    405368504                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3526135427                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     640460737                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2209217                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3508920076                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         771801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      85187949                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1456059                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      87171340                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        62262                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    175183183                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        66092                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     14360512                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     11026495                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4270430                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        66092                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       817591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       831512                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3527223345                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3493309701                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581406                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2050748020                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.432631                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3493651334                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4219811129                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2495158028                       # number of integer regfile writes
system.switch_cpus.ipc                       1.211925                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.211925                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2160766022     61.54%     61.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    176062240      5.01%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     25251852      0.72%     67.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     15753438      0.45%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6824252      0.19%     67.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     22178905      0.63%     68.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     25849055      0.74%     69.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      4329466      0.12%     69.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     27722340      0.79%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1432032      0.04%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           88      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    640527812     18.24%     88.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    404431792     11.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3511129294                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            60055011                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017104                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7327582     12.20%     12.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        2847977      4.74%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            43      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2140760      3.56%     20.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      1668735      2.78%     23.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       705256      1.17%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       21743971     36.21%     60.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      23620684     39.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3337041632                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   9060630243                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3277294761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3313868915                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3513201378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3511129294                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     12934049                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     69773001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         6203                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        45145                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    138404585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438385232                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.439940                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.072261                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1333173179     54.67%     54.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    299201774     12.27%     66.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    218966542      8.98%     75.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    145467256      5.97%     81.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    146803728      6.02%     87.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    126878042      5.20%     93.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     92048645      3.77%     96.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     43072852      1.77%     98.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32773214      1.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438385232                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.439939                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      234142673                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    460074790                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    216014940                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    282105534                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     28194030                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     29376542                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    626549981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    405368504                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3884902102                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      148546592                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       369431244                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3830464639                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       74919861                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        243419210                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      245854411                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      17428699                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6256230511                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3531268385                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3925925451                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         517414924                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22961674                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1456059                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     389371322                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         95460620                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4219894086                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    917292464                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     19724014                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         593727099                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     12934065                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    318896909                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5737533297                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7061488008                       # The number of ROB writes
system.switch_cpus.timesIdled                      21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        262871155                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       166819101                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        33217                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4607                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8985200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       157586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17970402                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         162193                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4481498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       739250                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3744561                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10319                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10319                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4481498                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6791280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6676165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13467445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13467445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    337353728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    332222848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    669576576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669576576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4491817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4491817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4491817                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9669648767                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9549307689                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        42337515616                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8910834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1992092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11574737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            74367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           74367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8910784                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26955453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26955603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1310463104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1310475904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4581678                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94624000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13566879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014743                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.123308                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13371470     98.56%     98.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190802      1.41%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4607      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13566879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9583481490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18734039835                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            104250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    289991296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         289994368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     47359360                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       47359360                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2265557                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2265581                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       369995                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            369995                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    285197853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            285200874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      46576528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            46576528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      46576528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    285197853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           331777402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    739945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4509782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000650622128                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        41727                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        41727                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7323050                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            698829                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2265581                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    369995                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4531162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  739990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 21332                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   45                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           539659                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           651862                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           581430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           421466                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           162757                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           191032                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           188043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           173246                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           198911                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           178444                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          170150                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          172404                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          258179                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          171530                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          168415                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          282302                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            94248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            55474                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            62515                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            25836                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            32244                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            48064                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            30064                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            23794                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            25298                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            24008                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           25400                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           32433                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           28762                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           23580                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           42470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          165726                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 97456824463                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               22549150000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           182016136963                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21609.87                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40359.87                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2860507                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 461790                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.43                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               62.41                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4531162                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              739990                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2121064                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2121152                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 132052                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 131137                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2237                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2188                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 34299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 35155                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 41513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 41686                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 41746                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 41751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 41749                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 41752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 41788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 41845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 41967                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 42078                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 42023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 42212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 42118                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 41745                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 41728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 41728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1927448                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   174.315202                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   147.037063                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   165.917560                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        46353      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1630275     84.58%     86.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       126723      6.57%     93.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        34151      1.77%     95.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        15731      0.82%     96.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         9888      0.51%     96.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         7605      0.39%     97.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         6326      0.33%     97.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        50396      2.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1927448                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        41727                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    108.077072                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    95.783470                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    59.555189                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15             2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31          177      0.42%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47         1950      4.67%      5.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63         5254     12.59%     17.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79         7553     18.10%     35.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95         7405     17.75%     53.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111         5496     13.17%     66.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127         3801      9.11%     75.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143         2400      5.75%     81.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159         1612      3.86%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175         1179      2.83%     88.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191          903      2.16%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207          748      1.79%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223          670      1.61%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239          529      1.27%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255          453      1.09%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271          392      0.94%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287          274      0.66%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303          267      0.64%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319          184      0.44%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-335          157      0.38%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::336-351          108      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-367           64      0.15%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::368-383           51      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-399           37      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::400-415           22      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::416-431           12      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::432-447           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-463            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::464-479            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::480-495            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        41727                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        41727                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.732308                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.712191                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.832117                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6544     15.68%     15.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             857      2.05%     17.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           32539     77.98%     95.72% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             838      2.01%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             920      2.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              19      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              10      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        41727                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             288629120                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1365248                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               47354624                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              289994368                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            47359360                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      283.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       46.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   285.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    46.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.58                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016806983684                       # Total gap between requests
system.mem_ctrls0.avgGap                    385800.67                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    288626048                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     47354624                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 3021.221034857416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 283855171.687944710255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 46571870.483907490969                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4531114                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       739990                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1784066                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 182014352897                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23623128723444                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     37168.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40169.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  31923578.32                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   63.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          6216098280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3303934590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        11426391900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1919273940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    292748470560                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    143928998880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      539809005750                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       530.886173                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 371423048891                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 611430982461                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7545887580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4010730570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        20773794300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1943087580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    392411062200                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     60002376000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      566952775830                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       557.581267                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 152192894368                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 830661136984                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    284955008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         284958208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     47264640                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       47264640                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2226211                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2226236                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       369255                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            369255                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    280244813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            280247960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      46483374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            46483374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      46483374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    280244813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           326731334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    738443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4433538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000590770942                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        41607                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        41607                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7210129                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            697472                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2226236                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    369255                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4452472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  738510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 18884                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   67                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           514616                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           652357                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           576958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           410316                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           177130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           208565                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           187888                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           159767                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           168518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           166676                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          162975                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          174778                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          242833                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          174636                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          167695                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          287880                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            94144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            55936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            61792                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            26444                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            33456                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            48209                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            30810                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            23358                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            25602                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            23162                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           26490                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           32992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           29580                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           24430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           32029                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          169994                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 95783856970                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               22167940000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           178913631970                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21604.14                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40354.14                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2803961                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 461124                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.24                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.45                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4452472                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              738510                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2089408                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2089017                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 127585                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 127245                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    170                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    159                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 34419                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 35321                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 41389                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 41581                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 41623                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 41635                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 41645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 41648                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 41674                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 41716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 41857                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 41983                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 41905                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 42089                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 41994                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 41619                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 41608                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 41607                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1104                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1906925                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   173.582177                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   146.613411                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   165.087439                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        45957      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1618354     84.87%     87.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       121765      6.39%     93.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        32580      1.71%     95.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        15448      0.81%     96.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         9862      0.52%     96.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         7453      0.39%     97.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         6291      0.33%     97.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        49215      2.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1906925                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        41607                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    106.558656                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    94.256862                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    59.594370                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31          215      0.52%      0.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47         2005      4.82%      5.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63         5602     13.46%     18.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79         7796     18.74%     37.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95         7497     18.02%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111         5340     12.83%     68.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127         3545      8.52%     76.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143         2158      5.19%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159         1599      3.84%     85.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         1141      2.74%     88.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191          800      1.92%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207          745      1.79%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          620      1.49%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239          545      1.31%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255          440      1.06%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271          344      0.83%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287          289      0.69%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303          259      0.62%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319          186      0.45%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335          143      0.34%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351          119      0.29%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-367           68      0.16%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383           57      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-399           38      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::400-415           16      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-431           15      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::432-447            8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-463            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::464-479            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::480-495            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        41607                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        41607                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.747687                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.727991                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.823909                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6235     14.99%     14.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             909      2.18%     17.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           32612     78.38%     95.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             862      2.07%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             958      2.30%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              21      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              10      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        41607                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             283749632                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1208576                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               47259392                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              284958208                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            47264640                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      279.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       46.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   280.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    46.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.54                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.18                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016807152986                       # Total gap between requests
system.mem_ctrls1.avgGap                    391759.07                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    283746432                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     47259392                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3147.105244643141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 279056213.842493295670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 46478212.631826914847                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4452422                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       738510                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1707472                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 178911924498                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23586721462871                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     34149.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40183.06                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  31938256.03                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   63.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6064137660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3223158015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        11038375740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1901536380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    290682735270                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    145668469440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      538844250105                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       529.937364                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 375946966446                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 606907064906                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7551349680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4013622360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        20617442580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1953057780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    390903462360                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     61272155520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      566576927880                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       557.211632                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 155514628054                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 827339403298                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      4493383                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4493384                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      4493383                       # number of overall hits
system.l2.overall_hits::total                 4493384                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4491768                       # number of demand (read+write) misses
system.l2.demand_misses::total                4491817                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4491768                       # number of overall misses
system.l2.overall_misses::total               4491817                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4266744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 412445754099                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     412450020843                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4266744                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 412445754099                       # number of overall miss cycles
system.l2.overall_miss_latency::total    412450020843                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8985151                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8985201                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8985151                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8985201                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.499910                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.499913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.499910                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.499913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87076.408163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91822.586140                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91822.534365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87076.408163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91822.586140                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91822.534365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              739250                       # number of writebacks
system.l2.writebacks::total                    739250                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4491768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4491817                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4491768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4491817                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3847255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 374072766655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 374076613910                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3847255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 374072766655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 374076613910                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.499910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.499913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.499910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.499913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78515.408163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83279.627678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83279.575706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78515.408163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83279.627678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83279.575706                       # average overall mshr miss latency
system.l2.replacements                        4581678                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1252842                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1252842                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1252842                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1252842                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        64326                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         64326                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        64048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64048                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10319                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    938489358                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     938489358                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        74367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             74367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.138758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.138758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90947.704041                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90947.704041                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    850237476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    850237476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.138758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.138758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82395.336370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82395.336370                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4266744                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4266744                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87076.408163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87076.408163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3847255                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3847255                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78515.408163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78515.408163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4429335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4429335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4481449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4481449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 411507264741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 411507264741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8910784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8910784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.502924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.502924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91824.600646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91824.600646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4481449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4481449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 373222529179                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 373222529179                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.502924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.502924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83281.663850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83281.663850                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    17888973                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4582702                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.903586                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.094460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.291631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.005780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   997.608129                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.974227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 291576638                       # Number of tag accesses
system.l2.tags.data_accesses                291576638                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    353456944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2353746235                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    353456944                       # number of overall hits
system.cpu.icache.overall_hits::total      2353746235                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           75                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1005                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           75                       # number of overall misses
system.cpu.icache.overall_misses::total          1005                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5961015                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5961015                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5961015                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5961015                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    353457019                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2353747240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    353457019                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2353747240                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 79480.200000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5931.358209                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 79480.200000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5931.358209                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          356                       # number of writebacks
system.cpu.icache.writebacks::total               356                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4341387                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4341387                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4341387                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4341387                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86827.740000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86827.740000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86827.740000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86827.740000                       # average overall mshr miss latency
system.cpu.icache.replacements                    356                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    353456944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2353746235                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           75                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1005                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5961015                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5961015                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    353457019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2353747240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 79480.200000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5931.358209                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4341387                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4341387                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86827.740000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86827.740000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2353747215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               980                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2401782.872449                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.133359                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.801363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91796143340                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91796143340                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    800243430                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1466465451                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    800243430                       # number of overall hits
system.cpu.dcache.overall_hits::total      1466465451                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     29052264                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       34661926                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     29052264                       # number of overall misses
system.cpu.dcache.overall_misses::total      34661926                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1675702528250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1675702528250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1675702528250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1675702528250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    829295694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1501127377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    829295694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1501127377                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.035032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023091                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57678.896497                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48344.183997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57678.896497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48344.183997                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1891601                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        11272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             72575                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              66                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.064085                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   170.787879                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2206520                       # number of writebacks
system.cpu.dcache.writebacks::total           2206520                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     20073221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20073221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     20073221                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20073221                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8979043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8979043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8979043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8979043                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 464093704848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 464093704848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 464093704848                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 464093704848                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010827                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005982                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010827                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005982                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51686.321677                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51686.321677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51686.321677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51686.321677                       # average overall mshr miss latency
system.cpu.dcache.replacements               14599491                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    412200200                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       814477653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     28885013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34132274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1668275592798                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1668275592798                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    441085213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    848609927                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57755.750112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48876.778406                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     19980337                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     19980337                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8904676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8904676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 462484193268                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 462484193268                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 51937.228628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51937.228628                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    388043230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      651987798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       167251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       529652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7426935452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7426935452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    388210481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    652517450                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44405.925537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14022.292849                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        92884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        92884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        74367                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        74367                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1609511580                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1609511580                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21642.819799                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21642.819799                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     12877870                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     18805678                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data        11154                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        16088                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    105785394                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    105785394                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     12889024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     18821766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000865                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000855                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data  9484.076923                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  6575.422302                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         5046                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         5046                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         6108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     62706792                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62706792                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000474                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10266.337917                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10266.337917                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     12888816                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     18821558                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     12888816                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     18821558                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1518692434                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14599747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.021832                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.924429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.074885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499705                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500293                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       49255262179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      49255262179                       # Number of data accesses

---------- End Simulation Statistics   ----------
