`begin_keywords "1800-2012"
`line 1 "../../../firmware/testbench/testmem_v1r0.v" 1

module epRISC_testRAM(iAddr, iClk, iData, iWrite, oData);

`line 4 "../../../firmware/testbench/testmem_v1r0.v" 0
    input iClk, iWrite;
    input [11:0] iAddr;
    input [31:0] iData;
    output wire [31:0] oData;

`line 9 "../../../firmware/testbench/testmem_v1r0.v" 0
    reg [31:0] rDataOut, rContents[0:4095];
    
    assign oData = rDataOut;
    
    always @(posedge iClk) begin
        if(iWrite)
            rContents[iAddr] = iData;
        else
            rDataOut = rContents[iAddr];
    end
    
endmodule

`line 22 "../../../firmware/testbench/testmem_v1r0.v" 0
module epRISC_testROM(iClk, iAddr, oData, iEnable);

`line 24 "../../../firmware/testbench/testmem_v1r0.v" 0
    input iClk, iEnable;
    input [9:0] iAddr;
    output wire [31:0] oData;
    
    reg [31:0] rDataOut, rContents[0:1023];
    
    assign oData = (iEnable) ? rDataOut : 32'bz;
    
    always @(posedge iClk) begin
        rDataOut = rContents[iAddr];
    end
    
    initial begin
        rContents[0] = 32'h24413345;
        rContents[1] = 32'h25000000;
        rContents[2] = 32'h26000200;
        rContents[3] = 32'h27010001;
        rContents[4] = 32'h66700000;
        rContents[5] = 32'h04000000;
        rContents[6] = 32'h04000000;
        rContents[7] = 32'h04000000;
        rContents[8] = 32'h04000000;
        rContents[9] = 32'h04000000;
        rContents[10] = 32'h04000000;
        rContents[11] = 32'h04000000;
        rContents[12] = 32'h04000000;
        rContents[13] = 32'h04000000;
        rContents[14] = 32'h04000000;
        rContents[15] = 32'h66400004;
        rContents[16] = 32'h18044001;
        rContents[17] = 32'h18055001;
        rContents[18] = 32'h66500003;
        rContents[19] = 32'h66400004;
        rContents[20] = 32'h18044001;
        rContents[21] = 32'h18055001;
        rContents[22] = 32'h66500003;
        rContents[23] = 32'h66400004;
        rContents[24] = 32'h18044001;
        rContents[25] = 32'h18055001;
        rContents[26] = 32'h66500003;
        rContents[27] = 32'h66400004;
        rContents[28] = 32'h18044001;
        rContents[29] = 32'h18055001;
        rContents[30] = 32'h66500003;
        rContents[31] = 32'h25000000;
        rContents[32] = 32'h66500003;
        rContents[33] = 32'h27010406;
        rContents[34] = 32'h66700000;
        rContents[35] = 32'h04200000;
    end

`line 75 "../../../firmware/testbench/testmem_v1r0.v" 0
endmodule

`line 77 "../../../firmware/testbench/testmem_v1r0.v" 2
