
STM32F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b07c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800b204  0800b204  0001b204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b220  0800b220  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b220  0800b220  0001b220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b228  0800b228  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b228  0800b228  0001b228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b22c  0800b22c  0001b22c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  0800b230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000984  200000a0  0800b2d0  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a24  0800b2d0  00020a24  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024cb5  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004de9  00000000  00000000  00044d85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f0  00000000  00000000  00049b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001710  00000000  00000000  0004b460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026895  00000000  00000000  0004cb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023765  00000000  00000000  00073405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5a4f  00000000  00000000  00096b6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016c5b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a6c  00000000  00000000  0016c60c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a0 	.word	0x200000a0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b1ec 	.word	0x0800b1ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a4 	.word	0x200000a4
 80001c4:	0800b1ec 	.word	0x0800b1ec

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 80004c0:	b590      	push	{r4, r7, lr}
 80004c2:	b08b      	sub	sp, #44	; 0x2c
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4604      	mov	r4, r0
 80004c8:	4608      	mov	r0, r1
 80004ca:	4611      	mov	r1, r2
 80004cc:	461a      	mov	r2, r3
 80004ce:	4623      	mov	r3, r4
 80004d0:	80fb      	strh	r3, [r7, #6]
 80004d2:	4603      	mov	r3, r0
 80004d4:	80bb      	strh	r3, [r7, #4]
 80004d6:	460b      	mov	r3, r1
 80004d8:	807b      	strh	r3, [r7, #2]
 80004da:	4613      	mov	r3, r2
 80004dc:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 80004de:	887b      	ldrh	r3, [r7, #2]
 80004e0:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 80004e2:	2300      	movs	r3, #0
 80004e4:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 80004e6:	887b      	ldrh	r3, [r7, #2]
 80004e8:	005b      	lsls	r3, r3, #1
 80004ea:	f1c3 0301 	rsb	r3, r3, #1
 80004ee:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 80004f0:	2300      	movs	r3, #0
 80004f2:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 80004f4:	2300      	movs	r3, #0
 80004f6:	617b      	str	r3, [r7, #20]

    while (x >= y)
 80004f8:	e061      	b.n	80005be <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 80004fa:	88fa      	ldrh	r2, [r7, #6]
 80004fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004fe:	1ad3      	subs	r3, r2, r3
 8000500:	613b      	str	r3, [r7, #16]
 8000502:	e018      	b.n	8000536 <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 8000504:	693b      	ldr	r3, [r7, #16]
 8000506:	b298      	uxth	r0, r3
 8000508:	6a3b      	ldr	r3, [r7, #32]
 800050a:	b29a      	uxth	r2, r3
 800050c:	88bb      	ldrh	r3, [r7, #4]
 800050e:	4413      	add	r3, r2
 8000510:	b29b      	uxth	r3, r3
 8000512:	883a      	ldrh	r2, [r7, #0]
 8000514:	4619      	mov	r1, r3
 8000516:	f000 fb47 	bl	8000ba8 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 800051a:	693b      	ldr	r3, [r7, #16]
 800051c:	b298      	uxth	r0, r3
 800051e:	6a3b      	ldr	r3, [r7, #32]
 8000520:	b29b      	uxth	r3, r3
 8000522:	88ba      	ldrh	r2, [r7, #4]
 8000524:	1ad3      	subs	r3, r2, r3
 8000526:	b29b      	uxth	r3, r3
 8000528:	883a      	ldrh	r2, [r7, #0]
 800052a:	4619      	mov	r1, r3
 800052c:	f000 fb3c 	bl	8000ba8 <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 8000530:	693b      	ldr	r3, [r7, #16]
 8000532:	3301      	adds	r3, #1
 8000534:	613b      	str	r3, [r7, #16]
 8000536:	88fa      	ldrh	r2, [r7, #6]
 8000538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800053a:	4413      	add	r3, r2
 800053c:	693a      	ldr	r2, [r7, #16]
 800053e:	429a      	cmp	r2, r3
 8000540:	dde0      	ble.n	8000504 <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 8000542:	88fa      	ldrh	r2, [r7, #6]
 8000544:	6a3b      	ldr	r3, [r7, #32]
 8000546:	1ad3      	subs	r3, r2, r3
 8000548:	60fb      	str	r3, [r7, #12]
 800054a:	e018      	b.n	800057e <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	b298      	uxth	r0, r3
 8000550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000552:	b29a      	uxth	r2, r3
 8000554:	88bb      	ldrh	r3, [r7, #4]
 8000556:	4413      	add	r3, r2
 8000558:	b29b      	uxth	r3, r3
 800055a:	883a      	ldrh	r2, [r7, #0]
 800055c:	4619      	mov	r1, r3
 800055e:	f000 fb23 	bl	8000ba8 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	b298      	uxth	r0, r3
 8000566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000568:	b29b      	uxth	r3, r3
 800056a:	88ba      	ldrh	r2, [r7, #4]
 800056c:	1ad3      	subs	r3, r2, r3
 800056e:	b29b      	uxth	r3, r3
 8000570:	883a      	ldrh	r2, [r7, #0]
 8000572:	4619      	mov	r1, r3
 8000574:	f000 fb18 	bl	8000ba8 <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	3301      	adds	r3, #1
 800057c:	60fb      	str	r3, [r7, #12]
 800057e:	88fa      	ldrh	r2, [r7, #6]
 8000580:	6a3b      	ldr	r3, [r7, #32]
 8000582:	4413      	add	r3, r2
 8000584:	68fa      	ldr	r2, [r7, #12]
 8000586:	429a      	cmp	r2, r3
 8000588:	dde0      	ble.n	800054c <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 800058a:	6a3b      	ldr	r3, [r7, #32]
 800058c:	3301      	adds	r3, #1
 800058e:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 8000590:	697a      	ldr	r2, [r7, #20]
 8000592:	69bb      	ldr	r3, [r7, #24]
 8000594:	4413      	add	r3, r2
 8000596:	617b      	str	r3, [r7, #20]
        yChange += 2;
 8000598:	69bb      	ldr	r3, [r7, #24]
 800059a:	3302      	adds	r3, #2
 800059c:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	005a      	lsls	r2, r3, #1
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	4413      	add	r3, r2
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	dd09      	ble.n	80005be <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 80005aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ac:	3b01      	subs	r3, #1
 80005ae:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 80005b0:	697a      	ldr	r2, [r7, #20]
 80005b2:	69fb      	ldr	r3, [r7, #28]
 80005b4:	4413      	add	r3, r2
 80005b6:	617b      	str	r3, [r7, #20]
            xChange += 2;
 80005b8:	69fb      	ldr	r3, [r7, #28]
 80005ba:	3302      	adds	r3, #2
 80005bc:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 80005be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005c0:	6a3b      	ldr	r3, [r7, #32]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	da99      	bge.n	80004fa <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 80005c6:	bf00      	nop
 80005c8:	bf00      	nop
 80005ca:	372c      	adds	r7, #44	; 0x2c
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd90      	pop	{r4, r7, pc}

080005d0 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80005d4:	2200      	movs	r2, #0
 80005d6:	2110      	movs	r1, #16
 80005d8:	4802      	ldr	r0, [pc, #8]	; (80005e4 <ILI9341_SPI_Init+0x14>)
 80005da:	f002 f987 	bl	80028ec <HAL_GPIO_WritePin>
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40021000 	.word	0x40021000

080005e8 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80005f2:	1df9      	adds	r1, r7, #7
 80005f4:	2301      	movs	r3, #1
 80005f6:	2201      	movs	r2, #1
 80005f8:	4803      	ldr	r0, [pc, #12]	; (8000608 <ILI9341_SPI_Send+0x20>)
 80005fa:	f006 f854 	bl	80066a6 <HAL_SPI_Transmit>
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000154 	.word	0x20000154

0800060c <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000616:	2200      	movs	r2, #0
 8000618:	2110      	movs	r1, #16
 800061a:	480a      	ldr	r0, [pc, #40]	; (8000644 <ILI9341_Write_Command+0x38>)
 800061c:	f002 f966 	bl	80028ec <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000620:	2200      	movs	r2, #0
 8000622:	2140      	movs	r1, #64	; 0x40
 8000624:	4807      	ldr	r0, [pc, #28]	; (8000644 <ILI9341_Write_Command+0x38>)
 8000626:	f002 f961 	bl	80028ec <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	4618      	mov	r0, r3
 800062e:	f7ff ffdb 	bl	80005e8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000632:	2201      	movs	r2, #1
 8000634:	2110      	movs	r1, #16
 8000636:	4803      	ldr	r0, [pc, #12]	; (8000644 <ILI9341_Write_Command+0x38>)
 8000638:	f002 f958 	bl	80028ec <HAL_GPIO_WritePin>
}
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	40021000 	.word	0x40021000

08000648 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000652:	2201      	movs	r2, #1
 8000654:	2140      	movs	r1, #64	; 0x40
 8000656:	480a      	ldr	r0, [pc, #40]	; (8000680 <ILI9341_Write_Data+0x38>)
 8000658:	f002 f948 	bl	80028ec <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	2110      	movs	r1, #16
 8000660:	4807      	ldr	r0, [pc, #28]	; (8000680 <ILI9341_Write_Data+0x38>)
 8000662:	f002 f943 	bl	80028ec <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ffbd 	bl	80005e8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800066e:	2201      	movs	r2, #1
 8000670:	2110      	movs	r1, #16
 8000672:	4803      	ldr	r0, [pc, #12]	; (8000680 <ILI9341_Write_Data+0x38>)
 8000674:	f002 f93a 	bl	80028ec <HAL_GPIO_WritePin>
}
 8000678:	bf00      	nop
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40021000 	.word	0x40021000

08000684 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8000684:	b590      	push	{r4, r7, lr}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	4604      	mov	r4, r0
 800068c:	4608      	mov	r0, r1
 800068e:	4611      	mov	r1, r2
 8000690:	461a      	mov	r2, r3
 8000692:	4623      	mov	r3, r4
 8000694:	80fb      	strh	r3, [r7, #6]
 8000696:	4603      	mov	r3, r0
 8000698:	80bb      	strh	r3, [r7, #4]
 800069a:	460b      	mov	r3, r1
 800069c:	807b      	strh	r3, [r7, #2]
 800069e:	4613      	mov	r3, r2
 80006a0:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 80006a2:	202a      	movs	r0, #42	; 0x2a
 80006a4:	f7ff ffb2 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 80006a8:	88fb      	ldrh	r3, [r7, #6]
 80006aa:	0a1b      	lsrs	r3, r3, #8
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ffc9 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80006b6:	88fb      	ldrh	r3, [r7, #6]
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	4618      	mov	r0, r3
 80006bc:	f7ff ffc4 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80006c0:	887b      	ldrh	r3, [r7, #2]
 80006c2:	0a1b      	lsrs	r3, r3, #8
 80006c4:	b29b      	uxth	r3, r3
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ffbd 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80006ce:	887b      	ldrh	r3, [r7, #2]
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff ffb8 	bl	8000648 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80006d8:	202b      	movs	r0, #43	; 0x2b
 80006da:	f7ff ff97 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80006de:	88bb      	ldrh	r3, [r7, #4]
 80006e0:	0a1b      	lsrs	r3, r3, #8
 80006e2:	b29b      	uxth	r3, r3
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ffae 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80006ec:	88bb      	ldrh	r3, [r7, #4]
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff ffa9 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80006f6:	883b      	ldrh	r3, [r7, #0]
 80006f8:	0a1b      	lsrs	r3, r3, #8
 80006fa:	b29b      	uxth	r3, r3
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ffa2 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8000704:	883b      	ldrh	r3, [r7, #0]
 8000706:	b2db      	uxtb	r3, r3
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff ff9d 	bl	8000648 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 800070e:	202c      	movs	r0, #44	; 0x2c
 8000710:	f7ff ff7c 	bl	800060c <ILI9341_Write_Command>
}
 8000714:	bf00      	nop
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	bd90      	pop	{r4, r7, pc}

0800071c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	2120      	movs	r1, #32
 8000724:	480a      	ldr	r0, [pc, #40]	; (8000750 <ILI9341_Reset+0x34>)
 8000726:	f002 f8e1 	bl	80028ec <HAL_GPIO_WritePin>
HAL_Delay(200);
 800072a:	20c8      	movs	r0, #200	; 0xc8
 800072c:	f001 fdf4 	bl	8002318 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	2110      	movs	r1, #16
 8000734:	4806      	ldr	r0, [pc, #24]	; (8000750 <ILI9341_Reset+0x34>)
 8000736:	f002 f8d9 	bl	80028ec <HAL_GPIO_WritePin>
HAL_Delay(200);
 800073a:	20c8      	movs	r0, #200	; 0xc8
 800073c:	f001 fdec 	bl	8002318 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8000740:	2201      	movs	r2, #1
 8000742:	2120      	movs	r1, #32
 8000744:	4802      	ldr	r0, [pc, #8]	; (8000750 <ILI9341_Reset+0x34>)
 8000746:	f002 f8d1 	bl	80028ec <HAL_GPIO_WritePin>
}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40021000 	.word	0x40021000

08000754 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8000762:	2036      	movs	r0, #54	; 0x36
 8000764:	f7ff ff52 	bl	800060c <ILI9341_Write_Command>
HAL_Delay(1);
 8000768:	2001      	movs	r0, #1
 800076a:	f001 fdd5 	bl	8002318 <HAL_Delay>
	
switch(screen_rotation) 
 800076e:	7bfb      	ldrb	r3, [r7, #15]
 8000770:	2b03      	cmp	r3, #3
 8000772:	d837      	bhi.n	80007e4 <ILI9341_Set_Rotation+0x90>
 8000774:	a201      	add	r2, pc, #4	; (adr r2, 800077c <ILI9341_Set_Rotation+0x28>)
 8000776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800077a:	bf00      	nop
 800077c:	0800078d 	.word	0x0800078d
 8000780:	080007a3 	.word	0x080007a3
 8000784:	080007b9 	.word	0x080007b9
 8000788:	080007cf 	.word	0x080007cf
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 800078c:	2048      	movs	r0, #72	; 0x48
 800078e:	f7ff ff5b 	bl	8000648 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8000792:	4b17      	ldr	r3, [pc, #92]	; (80007f0 <ILI9341_Set_Rotation+0x9c>)
 8000794:	22f0      	movs	r2, #240	; 0xf0
 8000796:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000798:	4b16      	ldr	r3, [pc, #88]	; (80007f4 <ILI9341_Set_Rotation+0xa0>)
 800079a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800079e:	801a      	strh	r2, [r3, #0]
			break;
 80007a0:	e021      	b.n	80007e6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 80007a2:	2028      	movs	r0, #40	; 0x28
 80007a4:	f7ff ff50 	bl	8000648 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80007a8:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <ILI9341_Set_Rotation+0x9c>)
 80007aa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80007ae:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80007b0:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <ILI9341_Set_Rotation+0xa0>)
 80007b2:	22f0      	movs	r2, #240	; 0xf0
 80007b4:	801a      	strh	r2, [r3, #0]
			break;
 80007b6:	e016      	b.n	80007e6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80007b8:	2088      	movs	r0, #136	; 0x88
 80007ba:	f7ff ff45 	bl	8000648 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80007be:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <ILI9341_Set_Rotation+0x9c>)
 80007c0:	22f0      	movs	r2, #240	; 0xf0
 80007c2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80007c4:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <ILI9341_Set_Rotation+0xa0>)
 80007c6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80007ca:	801a      	strh	r2, [r3, #0]
			break;
 80007cc:	e00b      	b.n	80007e6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80007ce:	20e8      	movs	r0, #232	; 0xe8
 80007d0:	f7ff ff3a 	bl	8000648 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <ILI9341_Set_Rotation+0x9c>)
 80007d6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80007da:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <ILI9341_Set_Rotation+0xa0>)
 80007de:	22f0      	movs	r2, #240	; 0xf0
 80007e0:	801a      	strh	r2, [r3, #0]
			break;
 80007e2:	e000      	b.n	80007e6 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80007e4:	bf00      	nop
	}
}
 80007e6:	bf00      	nop
 80007e8:	3710      	adds	r7, #16
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000002 	.word	0x20000002
 80007f4:	20000000 	.word	0x20000000

080007f8 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80007fc:	2201      	movs	r2, #1
 80007fe:	2120      	movs	r1, #32
 8000800:	4802      	ldr	r0, [pc, #8]	; (800080c <ILI9341_Enable+0x14>)
 8000802:	f002 f873 	bl	80028ec <HAL_GPIO_WritePin>
}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40021000 	.word	0x40021000

08000810 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8000814:	f7ff fff0 	bl	80007f8 <ILI9341_Enable>
ILI9341_SPI_Init();
 8000818:	f7ff feda 	bl	80005d0 <ILI9341_SPI_Init>
ILI9341_Reset();
 800081c:	f7ff ff7e 	bl	800071c <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff fef3 	bl	800060c <ILI9341_Write_Command>
HAL_Delay(1000);
 8000826:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800082a:	f001 fd75 	bl	8002318 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 800082e:	20cb      	movs	r0, #203	; 0xcb
 8000830:	f7ff feec 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8000834:	2039      	movs	r0, #57	; 0x39
 8000836:	f7ff ff07 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800083a:	202c      	movs	r0, #44	; 0x2c
 800083c:	f7ff ff04 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000840:	2000      	movs	r0, #0
 8000842:	f7ff ff01 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8000846:	2034      	movs	r0, #52	; 0x34
 8000848:	f7ff fefe 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 800084c:	2002      	movs	r0, #2
 800084e:	f7ff fefb 	bl	8000648 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8000852:	20cf      	movs	r0, #207	; 0xcf
 8000854:	f7ff feda 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000858:	2000      	movs	r0, #0
 800085a:	f7ff fef5 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800085e:	20c1      	movs	r0, #193	; 0xc1
 8000860:	f7ff fef2 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000864:	2030      	movs	r0, #48	; 0x30
 8000866:	f7ff feef 	bl	8000648 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800086a:	20e8      	movs	r0, #232	; 0xe8
 800086c:	f7ff fece 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000870:	2085      	movs	r0, #133	; 0x85
 8000872:	f7ff fee9 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000876:	2000      	movs	r0, #0
 8000878:	f7ff fee6 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 800087c:	2078      	movs	r0, #120	; 0x78
 800087e:	f7ff fee3 	bl	8000648 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8000882:	20ea      	movs	r0, #234	; 0xea
 8000884:	f7ff fec2 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000888:	2000      	movs	r0, #0
 800088a:	f7ff fedd 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800088e:	2000      	movs	r0, #0
 8000890:	f7ff feda 	bl	8000648 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000894:	20ed      	movs	r0, #237	; 0xed
 8000896:	f7ff feb9 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800089a:	2064      	movs	r0, #100	; 0x64
 800089c:	f7ff fed4 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80008a0:	2003      	movs	r0, #3
 80008a2:	f7ff fed1 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 80008a6:	2012      	movs	r0, #18
 80008a8:	f7ff fece 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 80008ac:	2081      	movs	r0, #129	; 0x81
 80008ae:	f7ff fecb 	bl	8000648 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 80008b2:	20f7      	movs	r0, #247	; 0xf7
 80008b4:	f7ff feaa 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 80008b8:	2020      	movs	r0, #32
 80008ba:	f7ff fec5 	bl	8000648 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80008be:	20c0      	movs	r0, #192	; 0xc0
 80008c0:	f7ff fea4 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80008c4:	2023      	movs	r0, #35	; 0x23
 80008c6:	f7ff febf 	bl	8000648 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80008ca:	20c1      	movs	r0, #193	; 0xc1
 80008cc:	f7ff fe9e 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80008d0:	2010      	movs	r0, #16
 80008d2:	f7ff feb9 	bl	8000648 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80008d6:	20c5      	movs	r0, #197	; 0xc5
 80008d8:	f7ff fe98 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80008dc:	203e      	movs	r0, #62	; 0x3e
 80008de:	f7ff feb3 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80008e2:	2028      	movs	r0, #40	; 0x28
 80008e4:	f7ff feb0 	bl	8000648 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80008e8:	20c7      	movs	r0, #199	; 0xc7
 80008ea:	f7ff fe8f 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80008ee:	2086      	movs	r0, #134	; 0x86
 80008f0:	f7ff feaa 	bl	8000648 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80008f4:	2036      	movs	r0, #54	; 0x36
 80008f6:	f7ff fe89 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80008fa:	2048      	movs	r0, #72	; 0x48
 80008fc:	f7ff fea4 	bl	8000648 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8000900:	203a      	movs	r0, #58	; 0x3a
 8000902:	f7ff fe83 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8000906:	2055      	movs	r0, #85	; 0x55
 8000908:	f7ff fe9e 	bl	8000648 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 800090c:	20b1      	movs	r0, #177	; 0xb1
 800090e:	f7ff fe7d 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000912:	2000      	movs	r0, #0
 8000914:	f7ff fe98 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000918:	2018      	movs	r0, #24
 800091a:	f7ff fe95 	bl	8000648 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 800091e:	20b6      	movs	r0, #182	; 0xb6
 8000920:	f7ff fe74 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000924:	2008      	movs	r0, #8
 8000926:	f7ff fe8f 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 800092a:	2082      	movs	r0, #130	; 0x82
 800092c:	f7ff fe8c 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000930:	2027      	movs	r0, #39	; 0x27
 8000932:	f7ff fe89 	bl	8000648 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000936:	20f2      	movs	r0, #242	; 0xf2
 8000938:	f7ff fe68 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800093c:	2000      	movs	r0, #0
 800093e:	f7ff fe83 	bl	8000648 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000942:	2026      	movs	r0, #38	; 0x26
 8000944:	f7ff fe62 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000948:	2001      	movs	r0, #1
 800094a:	f7ff fe7d 	bl	8000648 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 800094e:	20e0      	movs	r0, #224	; 0xe0
 8000950:	f7ff fe5c 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000954:	200f      	movs	r0, #15
 8000956:	f7ff fe77 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800095a:	2031      	movs	r0, #49	; 0x31
 800095c:	f7ff fe74 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000960:	202b      	movs	r0, #43	; 0x2b
 8000962:	f7ff fe71 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000966:	200c      	movs	r0, #12
 8000968:	f7ff fe6e 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800096c:	200e      	movs	r0, #14
 800096e:	f7ff fe6b 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000972:	2008      	movs	r0, #8
 8000974:	f7ff fe68 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000978:	204e      	movs	r0, #78	; 0x4e
 800097a:	f7ff fe65 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 800097e:	20f1      	movs	r0, #241	; 0xf1
 8000980:	f7ff fe62 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000984:	2037      	movs	r0, #55	; 0x37
 8000986:	f7ff fe5f 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 800098a:	2007      	movs	r0, #7
 800098c:	f7ff fe5c 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000990:	2010      	movs	r0, #16
 8000992:	f7ff fe59 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000996:	2003      	movs	r0, #3
 8000998:	f7ff fe56 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800099c:	200e      	movs	r0, #14
 800099e:	f7ff fe53 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 80009a2:	2009      	movs	r0, #9
 80009a4:	f7ff fe50 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80009a8:	2000      	movs	r0, #0
 80009aa:	f7ff fe4d 	bl	8000648 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 80009ae:	20e1      	movs	r0, #225	; 0xe1
 80009b0:	f7ff fe2c 	bl	800060c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80009b4:	2000      	movs	r0, #0
 80009b6:	f7ff fe47 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80009ba:	200e      	movs	r0, #14
 80009bc:	f7ff fe44 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 80009c0:	2014      	movs	r0, #20
 80009c2:	f7ff fe41 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80009c6:	2003      	movs	r0, #3
 80009c8:	f7ff fe3e 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 80009cc:	2011      	movs	r0, #17
 80009ce:	f7ff fe3b 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80009d2:	2007      	movs	r0, #7
 80009d4:	f7ff fe38 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80009d8:	2031      	movs	r0, #49	; 0x31
 80009da:	f7ff fe35 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80009de:	20c1      	movs	r0, #193	; 0xc1
 80009e0:	f7ff fe32 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 80009e4:	2048      	movs	r0, #72	; 0x48
 80009e6:	f7ff fe2f 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80009ea:	2008      	movs	r0, #8
 80009ec:	f7ff fe2c 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80009f0:	200f      	movs	r0, #15
 80009f2:	f7ff fe29 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80009f6:	200c      	movs	r0, #12
 80009f8:	f7ff fe26 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80009fc:	2031      	movs	r0, #49	; 0x31
 80009fe:	f7ff fe23 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000a02:	2036      	movs	r0, #54	; 0x36
 8000a04:	f7ff fe20 	bl	8000648 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000a08:	200f      	movs	r0, #15
 8000a0a:	f7ff fe1d 	bl	8000648 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000a0e:	2011      	movs	r0, #17
 8000a10:	f7ff fdfc 	bl	800060c <ILI9341_Write_Command>
HAL_Delay(120);
 8000a14:	2078      	movs	r0, #120	; 0x78
 8000a16:	f001 fc7f 	bl	8002318 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000a1a:	2029      	movs	r0, #41	; 0x29
 8000a1c:	f7ff fdf6 	bl	800060c <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000a20:	2003      	movs	r0, #3
 8000a22:	f7ff fe97 	bl	8000754 <ILI9341_Set_Rotation>

HAL_Delay(10);
 8000a26:	200a      	movs	r0, #10
 8000a28:	f001 fc76 	bl	8002318 <HAL_Delay>
//
}
 8000a2c:	bf00      	nop
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000a30:	b5b0      	push	{r4, r5, r7, lr}
 8000a32:	b08c      	sub	sp, #48	; 0x30
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	6039      	str	r1, [r7, #0]
 8000a3a:	80fb      	strh	r3, [r7, #6]
 8000a3c:	466b      	mov	r3, sp
 8000a3e:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000a4c:	d202      	bcs.n	8000a54 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24
 8000a52:	e002      	b.n	8000a5a <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000a54:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000a58:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	2140      	movs	r1, #64	; 0x40
 8000a5e:	483d      	ldr	r0, [pc, #244]	; (8000b54 <ILI9341_Draw_Colour_Burst+0x124>)
 8000a60:	f001 ff44 	bl	80028ec <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000a64:	2200      	movs	r2, #0
 8000a66:	2110      	movs	r1, #16
 8000a68:	483a      	ldr	r0, [pc, #232]	; (8000b54 <ILI9341_Draw_Colour_Burst+0x124>)
 8000a6a:	f001 ff3f 	bl	80028ec <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000a6e:	88fb      	ldrh	r3, [r7, #6]
 8000a70:	0a1b      	lsrs	r3, r3, #8
 8000a72:	b29b      	uxth	r3, r3
 8000a74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8000a78:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8000a7a:	4623      	mov	r3, r4
 8000a7c:	3b01      	subs	r3, #1
 8000a7e:	61fb      	str	r3, [r7, #28]
 8000a80:	4620      	mov	r0, r4
 8000a82:	f04f 0100 	mov.w	r1, #0
 8000a86:	f04f 0200 	mov.w	r2, #0
 8000a8a:	f04f 0300 	mov.w	r3, #0
 8000a8e:	00cb      	lsls	r3, r1, #3
 8000a90:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000a94:	00c2      	lsls	r2, r0, #3
 8000a96:	4620      	mov	r0, r4
 8000a98:	f04f 0100 	mov.w	r1, #0
 8000a9c:	f04f 0200 	mov.w	r2, #0
 8000aa0:	f04f 0300 	mov.w	r3, #0
 8000aa4:	00cb      	lsls	r3, r1, #3
 8000aa6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000aaa:	00c2      	lsls	r2, r0, #3
 8000aac:	1de3      	adds	r3, r4, #7
 8000aae:	08db      	lsrs	r3, r3, #3
 8000ab0:	00db      	lsls	r3, r3, #3
 8000ab2:	ebad 0d03 	sub.w	sp, sp, r3
 8000ab6:	466b      	mov	r3, sp
 8000ab8:	3300      	adds	r3, #0
 8000aba:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000abc:	2300      	movs	r3, #0
 8000abe:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ac0:	e00e      	b.n	8000ae0 <ILI9341_Draw_Colour_Burst+0xb0>
	{
		burst_buffer[j] = 	chifted;
 8000ac2:	69ba      	ldr	r2, [r7, #24]
 8000ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ac6:	4413      	add	r3, r2
 8000ac8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000acc:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	88fa      	ldrh	r2, [r7, #6]
 8000ad4:	b2d1      	uxtb	r1, r2
 8000ad6:	69ba      	ldr	r2, [r7, #24]
 8000ad8:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000adc:	3302      	adds	r3, #2
 8000ade:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ae0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d3ec      	bcc.n	8000ac2 <ILI9341_Draw_Colour_Burst+0x92>
	}

uint32_t Sending_Size = Size*2;
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000aee:	697a      	ldr	r2, [r7, #20]
 8000af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000af6:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000afc:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000b02:	fb01 f202 	mul.w	r2, r1, r2
 8000b06:	1a9b      	subs	r3, r3, r2
 8000b08:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000b0a:	693b      	ldr	r3, [r7, #16]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d010      	beq.n	8000b32 <ILI9341_Draw_Colour_Burst+0x102>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000b10:	2300      	movs	r3, #0
 8000b12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b14:	e009      	b.n	8000b2a <ILI9341_Draw_Colour_Burst+0xfa>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8000b16:	69b9      	ldr	r1, [r7, #24]
 8000b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b1a:	b29a      	uxth	r2, r3
 8000b1c:	230a      	movs	r3, #10
 8000b1e:	480e      	ldr	r0, [pc, #56]	; (8000b58 <ILI9341_Draw_Colour_Burst+0x128>)
 8000b20:	f005 fdc1 	bl	80066a6 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b26:	3301      	adds	r3, #1
 8000b28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d3f1      	bcc.n	8000b16 <ILI9341_Draw_Colour_Burst+0xe6>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8000b32:	69b9      	ldr	r1, [r7, #24]
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	b29a      	uxth	r2, r3
 8000b38:	230a      	movs	r3, #10
 8000b3a:	4807      	ldr	r0, [pc, #28]	; (8000b58 <ILI9341_Draw_Colour_Burst+0x128>)
 8000b3c:	f005 fdb3 	bl	80066a6 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000b40:	2201      	movs	r2, #1
 8000b42:	2110      	movs	r1, #16
 8000b44:	4803      	ldr	r0, [pc, #12]	; (8000b54 <ILI9341_Draw_Colour_Burst+0x124>)
 8000b46:	f001 fed1 	bl	80028ec <HAL_GPIO_WritePin>
 8000b4a:	46ad      	mov	sp, r5
}
 8000b4c:	bf00      	nop
 8000b4e:	3730      	adds	r7, #48	; 0x30
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bdb0      	pop	{r4, r5, r7, pc}
 8000b54:	40021000 	.word	0x40021000
 8000b58:	20000154 	.word	0x20000154

08000b5c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <ILI9341_Fill_Screen+0x44>)
 8000b68:	881b      	ldrh	r3, [r3, #0]
 8000b6a:	b29a      	uxth	r2, r3
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ba4 <ILI9341_Fill_Screen+0x48>)
 8000b6e:	881b      	ldrh	r3, [r3, #0]
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	2100      	movs	r1, #0
 8000b74:	2000      	movs	r0, #0
 8000b76:	f7ff fd85 	bl	8000684 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <ILI9341_Fill_Screen+0x44>)
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <ILI9341_Fill_Screen+0x48>)
 8000b84:	881b      	ldrh	r3, [r3, #0]
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	fb03 f302 	mul.w	r3, r3, r2
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	88fb      	ldrh	r3, [r7, #6]
 8000b90:	4611      	mov	r1, r2
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff ff4c 	bl	8000a30 <ILI9341_Draw_Colour_Burst>
}
 8000b98:	bf00      	nop
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20000002 	.word	0x20000002
 8000ba4:	20000000 	.word	0x20000000

08000ba8 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	80fb      	strh	r3, [r7, #6]
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	80bb      	strh	r3, [r7, #4]
 8000bb6:	4613      	mov	r3, r2
 8000bb8:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000bba:	4b5b      	ldr	r3, [pc, #364]	; (8000d28 <ILI9341_Draw_Pixel+0x180>)
 8000bbc:	881b      	ldrh	r3, [r3, #0]
 8000bbe:	b29b      	uxth	r3, r3
 8000bc0:	88fa      	ldrh	r2, [r7, #6]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	f080 80ac 	bcs.w	8000d20 <ILI9341_Draw_Pixel+0x178>
 8000bc8:	4b58      	ldr	r3, [pc, #352]	; (8000d2c <ILI9341_Draw_Pixel+0x184>)
 8000bca:	881b      	ldrh	r3, [r3, #0]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	88ba      	ldrh	r2, [r7, #4]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	f080 80a5 	bcs.w	8000d20 <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2140      	movs	r1, #64	; 0x40
 8000bda:	4855      	ldr	r0, [pc, #340]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000bdc:	f001 fe86 	bl	80028ec <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000be0:	2200      	movs	r2, #0
 8000be2:	2110      	movs	r1, #16
 8000be4:	4852      	ldr	r0, [pc, #328]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000be6:	f001 fe81 	bl	80028ec <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8000bea:	202a      	movs	r0, #42	; 0x2a
 8000bec:	f7ff fcfc 	bl	80005e8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	2140      	movs	r1, #64	; 0x40
 8000bf4:	484e      	ldr	r0, [pc, #312]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000bf6:	f001 fe79 	bl	80028ec <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	2110      	movs	r1, #16
 8000bfe:	484c      	ldr	r0, [pc, #304]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000c00:	f001 fe74 	bl	80028ec <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000c04:	2200      	movs	r2, #0
 8000c06:	2110      	movs	r1, #16
 8000c08:	4849      	ldr	r0, [pc, #292]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000c0a:	f001 fe6f 	bl	80028ec <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8000c0e:	88fb      	ldrh	r3, [r7, #6]
 8000c10:	0a1b      	lsrs	r3, r3, #8
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	753b      	strb	r3, [r7, #20]
 8000c18:	88fb      	ldrh	r3, [r7, #6]
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	757b      	strb	r3, [r7, #21]
 8000c1e:	88fb      	ldrh	r3, [r7, #6]
 8000c20:	3301      	adds	r3, #1
 8000c22:	121b      	asrs	r3, r3, #8
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	75bb      	strb	r3, [r7, #22]
 8000c28:	88fb      	ldrh	r3, [r7, #6]
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8000c32:	f107 0114 	add.w	r1, r7, #20
 8000c36:	2301      	movs	r3, #1
 8000c38:	2204      	movs	r2, #4
 8000c3a:	483e      	ldr	r0, [pc, #248]	; (8000d34 <ILI9341_Draw_Pixel+0x18c>)
 8000c3c:	f005 fd33 	bl	80066a6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	2110      	movs	r1, #16
 8000c44:	483a      	ldr	r0, [pc, #232]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000c46:	f001 fe51 	bl	80028ec <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2140      	movs	r1, #64	; 0x40
 8000c4e:	4838      	ldr	r0, [pc, #224]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000c50:	f001 fe4c 	bl	80028ec <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000c54:	2200      	movs	r2, #0
 8000c56:	2110      	movs	r1, #16
 8000c58:	4835      	ldr	r0, [pc, #212]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000c5a:	f001 fe47 	bl	80028ec <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8000c5e:	202b      	movs	r0, #43	; 0x2b
 8000c60:	f7ff fcc2 	bl	80005e8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000c64:	2201      	movs	r2, #1
 8000c66:	2140      	movs	r1, #64	; 0x40
 8000c68:	4831      	ldr	r0, [pc, #196]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000c6a:	f001 fe3f 	bl	80028ec <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000c6e:	2201      	movs	r2, #1
 8000c70:	2110      	movs	r1, #16
 8000c72:	482f      	ldr	r0, [pc, #188]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000c74:	f001 fe3a 	bl	80028ec <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2110      	movs	r1, #16
 8000c7c:	482c      	ldr	r0, [pc, #176]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000c7e:	f001 fe35 	bl	80028ec <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8000c82:	88bb      	ldrh	r3, [r7, #4]
 8000c84:	0a1b      	lsrs	r3, r3, #8
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	743b      	strb	r3, [r7, #16]
 8000c8c:	88bb      	ldrh	r3, [r7, #4]
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	747b      	strb	r3, [r7, #17]
 8000c92:	88bb      	ldrh	r3, [r7, #4]
 8000c94:	3301      	adds	r3, #1
 8000c96:	121b      	asrs	r3, r3, #8
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	74bb      	strb	r3, [r7, #18]
 8000c9c:	88bb      	ldrh	r3, [r7, #4]
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8000ca6:	f107 0110 	add.w	r1, r7, #16
 8000caa:	2301      	movs	r3, #1
 8000cac:	2204      	movs	r2, #4
 8000cae:	4821      	ldr	r0, [pc, #132]	; (8000d34 <ILI9341_Draw_Pixel+0x18c>)
 8000cb0:	f005 fcf9 	bl	80066a6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	2110      	movs	r1, #16
 8000cb8:	481d      	ldr	r0, [pc, #116]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000cba:	f001 fe17 	bl	80028ec <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2140      	movs	r1, #64	; 0x40
 8000cc2:	481b      	ldr	r0, [pc, #108]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000cc4:	f001 fe12 	bl	80028ec <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2110      	movs	r1, #16
 8000ccc:	4818      	ldr	r0, [pc, #96]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000cce:	f001 fe0d 	bl	80028ec <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8000cd2:	202c      	movs	r0, #44	; 0x2c
 8000cd4:	f7ff fc88 	bl	80005e8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000cd8:	2201      	movs	r2, #1
 8000cda:	2140      	movs	r1, #64	; 0x40
 8000cdc:	4814      	ldr	r0, [pc, #80]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000cde:	f001 fe05 	bl	80028ec <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	4812      	ldr	r0, [pc, #72]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000ce8:	f001 fe00 	bl	80028ec <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000cec:	2200      	movs	r2, #0
 8000cee:	2110      	movs	r1, #16
 8000cf0:	480f      	ldr	r0, [pc, #60]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000cf2:	f001 fdfb 	bl	80028ec <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8000cf6:	887b      	ldrh	r3, [r7, #2]
 8000cf8:	0a1b      	lsrs	r3, r3, #8
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	733b      	strb	r3, [r7, #12]
 8000d00:	887b      	ldrh	r3, [r7, #2]
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8000d06:	f107 010c 	add.w	r1, r7, #12
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	2202      	movs	r2, #2
 8000d0e:	4809      	ldr	r0, [pc, #36]	; (8000d34 <ILI9341_Draw_Pixel+0x18c>)
 8000d10:	f005 fcc9 	bl	80066a6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000d14:	2201      	movs	r2, #1
 8000d16:	2110      	movs	r1, #16
 8000d18:	4805      	ldr	r0, [pc, #20]	; (8000d30 <ILI9341_Draw_Pixel+0x188>)
 8000d1a:	f001 fde7 	bl	80028ec <HAL_GPIO_WritePin>
 8000d1e:	e000      	b.n	8000d22 <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000d20:	bf00      	nop
	
}
 8000d22:	3718      	adds	r7, #24
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000002 	.word	0x20000002
 8000d2c:	20000000 	.word	0x20000000
 8000d30:	40021000 	.word	0x40021000
 8000d34:	20000154 	.word	0x20000154

08000d38 <speed_test_LCD>:
//-------------------------------------------------------------------------------------------
/*
 * Random generate circles
 */
void speed_test_LCD(int number_of_tests)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	int i =0;
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
	while(i <= number_of_tests)
 8000d44:	e036      	b.n	8000db4 <speed_test_LCD+0x7c>
	{
		i ++;
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	617b      	str	r3, [r7, #20]
		//ILI9341_Draw_Text("", i, 200, YELLOW, 4, BLACK);
		uint32_t random_num = 0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	613b      	str	r3, [r7, #16]
		uint16_t xr = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	81fb      	strh	r3, [r7, #14]
		uint16_t yr = 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	81bb      	strh	r3, [r7, #12]
		uint16_t radiusr = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	817b      	strh	r3, [r7, #10]
		uint16_t colourr = 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	813b      	strh	r3, [r7, #8]

		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000d60:	4819      	ldr	r0, [pc, #100]	; (8000dc8 <speed_test_LCD+0x90>)
 8000d62:	f005 fc02 	bl	800656a <HAL_RNG_GetRandomNumber>
 8000d66:	6138      	str	r0, [r7, #16]
		xr = random_num;
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	81fb      	strh	r3, [r7, #14]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000d6c:	4816      	ldr	r0, [pc, #88]	; (8000dc8 <speed_test_LCD+0x90>)
 8000d6e:	f005 fbfc 	bl	800656a <HAL_RNG_GetRandomNumber>
 8000d72:	6138      	str	r0, [r7, #16]
		yr = random_num;
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	81bb      	strh	r3, [r7, #12]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000d78:	4813      	ldr	r0, [pc, #76]	; (8000dc8 <speed_test_LCD+0x90>)
 8000d7a:	f005 fbf6 	bl	800656a <HAL_RNG_GetRandomNumber>
 8000d7e:	6138      	str	r0, [r7, #16]
		radiusr = random_num;
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	817b      	strh	r3, [r7, #10]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8000d84:	4810      	ldr	r0, [pc, #64]	; (8000dc8 <speed_test_LCD+0x90>)
 8000d86:	f005 fbf0 	bl	800656a <HAL_RNG_GetRandomNumber>
 8000d8a:	6138      	str	r0, [r7, #16]
		colourr = random_num;
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	813b      	strh	r3, [r7, #8]

		xr &= 0x01FF;
 8000d90:	89fb      	ldrh	r3, [r7, #14]
 8000d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000d96:	81fb      	strh	r3, [r7, #14]
		yr &= 0x01FF;
 8000d98:	89bb      	ldrh	r3, [r7, #12]
 8000d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000d9e:	81bb      	strh	r3, [r7, #12]
		radiusr &= 0x001F;
 8000da0:	897b      	ldrh	r3, [r7, #10]
 8000da2:	f003 031f 	and.w	r3, r3, #31
 8000da6:	817b      	strh	r3, [r7, #10]
		colourr &= 0xFFFF;
		ILI9341_Draw_Filled_Circle(xr, yr, radiusr, colourr);
 8000da8:	893b      	ldrh	r3, [r7, #8]
 8000daa:	897a      	ldrh	r2, [r7, #10]
 8000dac:	89b9      	ldrh	r1, [r7, #12]
 8000dae:	89f8      	ldrh	r0, [r7, #14]
 8000db0:	f7ff fb86 	bl	80004c0 <ILI9341_Draw_Filled_Circle>
	while(i <= number_of_tests)
 8000db4:	697a      	ldr	r2, [r7, #20]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	ddc4      	ble.n	8000d46 <speed_test_LCD+0xe>
		//ILI9341_Draw_Pixel(xr, yr, WHITE);
	}

}
 8000dbc:	bf00      	nop
 8000dbe:	bf00      	nop
 8000dc0:	3718      	adds	r7, #24
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	2000023c 	.word	0x2000023c

08000dcc <I2C_1_scaner>:

};

//----------------------------------------------------------------------------------------------------
void I2C_1_scaner(void)
{
 8000dcc:	b590      	push	{r4, r7, lr}
 8000dce:	b087      	sub	sp, #28
 8000dd0:	af04      	add	r7, sp, #16
	/*Description function
	This function search devise connected to I2C in this case -hi2c1.
	After thet function print in console information about what to connect to I2C.
	*/
	uint8_t number_of_device=0;				// How many device controller is found
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	71fb      	strb	r3, [r7, #7]
		size=sizeof(str3);
		HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
	#endif
	//HAL_Delay(500);

	for(addres_devise=0x00; addres_devise<0xFF; addres_devise++)  // addres_devise<0x7F
 8000dd6:	4b2a      	ldr	r3, [pc, #168]	; (8000e80 <I2C_1_scaner+0xb4>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]
 8000ddc:	e043      	b.n	8000e66 <I2C_1_scaner+0x9a>
	{
		HAL_Delay(1);
 8000dde:	2001      	movs	r0, #1
 8000de0:	f001 fa9a 	bl	8002318 <HAL_Delay>
		STATUS=HAL_I2C_Mem_Read(&hi2c3, (uint16_t)addres_devise<<1,(uint16_t)addr, (uint16_t) sizebuf_I2C, &buff, (uint16_t) sizebuf_I2C,(uint32_t) timeout);
 8000de4:	4b26      	ldr	r3, [pc, #152]	; (8000e80 <I2C_1_scaner+0xb4>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	b299      	uxth	r1, r3
 8000dee:	4b25      	ldr	r3, [pc, #148]	; (8000e84 <I2C_1_scaner+0xb8>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	b298      	uxth	r0, r3
 8000df4:	4b24      	ldr	r3, [pc, #144]	; (8000e88 <I2C_1_scaner+0xbc>)
 8000df6:	881c      	ldrh	r4, [r3, #0]
 8000df8:	4b23      	ldr	r3, [pc, #140]	; (8000e88 <I2C_1_scaner+0xbc>)
 8000dfa:	881b      	ldrh	r3, [r3, #0]
 8000dfc:	4a23      	ldr	r2, [pc, #140]	; (8000e8c <I2C_1_scaner+0xc0>)
 8000dfe:	6812      	ldr	r2, [r2, #0]
 8000e00:	9202      	str	r2, [sp, #8]
 8000e02:	9301      	str	r3, [sp, #4]
 8000e04:	4b22      	ldr	r3, [pc, #136]	; (8000e90 <I2C_1_scaner+0xc4>)
 8000e06:	9300      	str	r3, [sp, #0]
 8000e08:	4623      	mov	r3, r4
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	4821      	ldr	r0, [pc, #132]	; (8000e94 <I2C_1_scaner+0xc8>)
 8000e0e:	f003 fc49 	bl	80046a4 <HAL_I2C_Mem_Read>
 8000e12:	4603      	mov	r3, r0
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	4b20      	ldr	r3, [pc, #128]	; (8000e98 <I2C_1_scaner+0xcc>)
 8000e18:	801a      	strh	r2, [r3, #0]

		if(STATUS==DEVICE_FOUND)																		// if devsice is found
 8000e1a:	4b1f      	ldr	r3, [pc, #124]	; (8000e98 <I2C_1_scaner+0xcc>)
 8000e1c:	881b      	ldrh	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d11b      	bne.n	8000e5a <I2C_1_scaner+0x8e>
		{
			number_of_device++;
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	3301      	adds	r3, #1
 8000e26:	71fb      	strb	r3, [r7, #7]

			if( (addres_devise == H_and_T_sensor_SI7021_I2C_ADDR) | (addres_devise == OLED_SSD136_I2C_ADDR))
 8000e28:	4b15      	ldr	r3, [pc, #84]	; (8000e80 <I2C_1_scaner+0xb4>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	2b40      	cmp	r3, #64	; 0x40
 8000e2e:	bf0c      	ite	eq
 8000e30:	2301      	moveq	r3, #1
 8000e32:	2300      	movne	r3, #0
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4b12      	ldr	r3, [pc, #72]	; (8000e80 <I2C_1_scaner+0xb4>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b3c      	cmp	r3, #60	; 0x3c
 8000e3c:	bf0c      	ite	eq
 8000e3e:	2301      	moveq	r3, #1
 8000e40:	2300      	movne	r3, #0
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	4313      	orrs	r3, r2
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d006      	beq.n	8000e5a <I2C_1_scaner+0x8e>
			{
				switch (addres_devise)
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	; (8000e80 <I2C_1_scaner+0xb4>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b3c      	cmp	r3, #60	; 0x3c
 8000e52:	d001      	beq.n	8000e58 <I2C_1_scaner+0x8c>
 8000e54:	2b40      	cmp	r3, #64	; 0x40
 8000e56:	e000      	b.n	8000e5a <I2C_1_scaner+0x8e>
							sprintf(str3,"Device address-0x%x - found. It is OLED \r\n",addres_devise);      // convert   in  str
							size=sizeof(str3);
							HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
							memset(str3, 0 , sizeof(str3));   // Clean str3
						#endif
				    break;
 8000e58:	bf00      	nop
	for(addres_devise=0x00; addres_devise<0xFF; addres_devise++)  // addres_devise<0x7F
 8000e5a:	4b09      	ldr	r3, [pc, #36]	; (8000e80 <I2C_1_scaner+0xb4>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	b2da      	uxtb	r2, r3
 8000e62:	4b07      	ldr	r3, [pc, #28]	; (8000e80 <I2C_1_scaner+0xb4>)
 8000e64:	701a      	strb	r2, [r3, #0]
 8000e66:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <I2C_1_scaner+0xb4>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2bff      	cmp	r3, #255	; 0xff
 8000e6c:	d1b7      	bne.n	8000dde <I2C_1_scaner+0x12>
		memset(str3, 0 , sizeof(str3));
		sprintf(str3,"DONE\r\n");      																	// convert   in  str
		size=sizeof(str3);
		HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
	#endif
	HAL_Delay(500);
 8000e6e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e72:	f001 fa51 	bl	8002318 <HAL_Delay>
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd90      	pop	{r4, r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	200000bc 	.word	0x200000bc
 8000e84:	200000bd 	.word	0x200000bd
 8000e88:	20000004 	.word	0x20000004
 8000e8c:	20000008 	.word	0x20000008
 8000e90:	200000be 	.word	0x200000be
 8000e94:	20000100 	.word	0x20000100
 8000e98:	200000c0 	.word	0x200000c0

08000e9c <read_digits>:
#include <stdbool.h>


//----------------------------------------------------------------------------------------
void read_digits(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
	char digith = 0;;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	71fb      	strb	r3, [r7, #7]

	digith = read_one_digit_from_keyboard();
 8000ea6:	f000 f853 	bl	8000f50 <read_one_digit_from_keyboard>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
	if(digith == '#')						// Clean buffer
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	2b23      	cmp	r3, #35	; 0x23
 8000eb2:	d10a      	bne.n	8000eca <read_digits+0x2e>
	{
		memset(keyboard.keyboard_digits_buffer, '\0', sizeof(keyboard.keyboard_digits_buffer));
 8000eb4:	221e      	movs	r2, #30
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4824      	ldr	r0, [pc, #144]	; (8000f4c <read_digits+0xb0>)
 8000eba:	f00a f8c7 	bl	800b04c <memset>
		keyboard.read_digits_position = 0;
 8000ebe:	4b23      	ldr	r3, [pc, #140]	; (8000f4c <read_digits+0xb0>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	625a      	str	r2, [r3, #36]	; 0x24
		keyboard.read_one_digit_status = false;
 8000ec4:	4b21      	ldr	r3, [pc, #132]	; (8000f4c <read_digits+0xb0>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	77da      	strb	r2, [r3, #31]
	}
	if(digith == '*')						// If pressed enter
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	2b2a      	cmp	r3, #42	; 0x2a
 8000ece:	d109      	bne.n	8000ee4 <read_digits+0x48>
	{
		keyboard.all_digits_was_read = true;
 8000ed0:	4b1e      	ldr	r3, [pc, #120]	; (8000f4c <read_digits+0xb0>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	f883 2020 	strb.w	r2, [r3, #32]
		keyboard.read_one_digit_status = false;
 8000ed8:	4b1c      	ldr	r3, [pc, #112]	; (8000f4c <read_digits+0xb0>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	77da      	strb	r2, [r3, #31]
		keyboard.read_digits_position = 0;
 8000ede:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <read_digits+0xb0>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if((digith != '\0') && (digith != '#')&& (digith != '*'))
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d028      	beq.n	8000f3c <read_digits+0xa0>
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	2b23      	cmp	r3, #35	; 0x23
 8000eee:	d025      	beq.n	8000f3c <read_digits+0xa0>
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	2b2a      	cmp	r3, #42	; 0x2a
 8000ef4:	d022      	beq.n	8000f3c <read_digits+0xa0>
	{
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 8000ef6:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <read_digits+0xb0>)
 8000ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efa:	4a14      	ldr	r2, [pc, #80]	; (8000f4c <read_digits+0xb0>)
 8000efc:	7f92      	ldrb	r2, [r2, #30]
 8000efe:	4293      	cmp	r3, r2
 8000f00:	dc11      	bgt.n	8000f26 <read_digits+0x8a>
		{
			keyboard.keyboard_digits_buffer[keyboard.read_digits_position] = digith;
 8000f02:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <read_digits+0xb0>)
 8000f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f06:	4911      	ldr	r1, [pc, #68]	; (8000f4c <read_digits+0xb0>)
 8000f08:	79fa      	ldrb	r2, [r7, #7]
 8000f0a:	54ca      	strb	r2, [r1, r3]
			keyboard.read_digits_position++;
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <read_digits+0xb0>)
 8000f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f10:	3301      	adds	r3, #1
 8000f12:	4a0e      	ldr	r2, [pc, #56]	; (8000f4c <read_digits+0xb0>)
 8000f14:	6253      	str	r3, [r2, #36]	; 0x24
			keyboard.all_digits_was_read = false;
 8000f16:	4b0d      	ldr	r3, [pc, #52]	; (8000f4c <read_digits+0xb0>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 2020 	strb.w	r2, [r3, #32]
			keyboard.read_one_digit_status = true;
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <read_digits+0xb0>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	77da      	strb	r2, [r3, #31]
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 8000f24:	e00e      	b.n	8000f44 <read_digits+0xa8>
		}
		else								// If entered all digits
		{
			keyboard.all_digits_was_read = true;
 8000f26:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <read_digits+0xb0>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	f883 2020 	strb.w	r2, [r3, #32]
			keyboard.read_one_digit_status = false;
 8000f2e:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <read_digits+0xb0>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	77da      	strb	r2, [r3, #31]
			keyboard.read_digits_position = 0;
 8000f34:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <read_digits+0xb0>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 8000f3a:	e003      	b.n	8000f44 <read_digits+0xa8>
		}
	}
	else									// If didn't enter any key
	{
		keyboard.read_one_digit_status = false;
 8000f3c:	4b03      	ldr	r3, [pc, #12]	; (8000f4c <read_digits+0xb0>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	77da      	strb	r2, [r3, #31]
	}
}
 8000f42:	bf00      	nop
 8000f44:	bf00      	nop
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	200000d8 	.word	0x200000d8

08000f50 <read_one_digit_from_keyboard>:

//----------------------------------------------------------------------------------------
char read_one_digit_from_keyboard(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
	char digit = '\0';
 8000f56:	2300      	movs	r3, #0
 8000f58:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f60:	48cf      	ldr	r0, [pc, #828]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000f62:	f001 fcc3 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f6c:	48cc      	ldr	r0, [pc, #816]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000f6e:	f001 fcbd 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8000f72:	2200      	movs	r2, #0
 8000f74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f78:	48c9      	ldr	r0, [pc, #804]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000f7a:	f001 fcb7 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f84:	48c6      	ldr	r0, [pc, #792]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000f86:	f001 fcb1 	bl	80028ec <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8000f8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f8e:	48c5      	ldr	r0, [pc, #788]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 8000f90:	f001 fc94 	bl	80028bc <HAL_GPIO_ReadPin>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d169      	bne.n	800106e <read_one_digit_from_keyboard+0x11e>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fa0:	48bf      	ldr	r0, [pc, #764]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000fa2:	f001 fca3 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fac:	48bc      	ldr	r0, [pc, #752]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000fae:	f001 fc9d 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fb8:	48b9      	ldr	r0, [pc, #740]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000fba:	f001 fc97 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc4:	48b6      	ldr	r0, [pc, #728]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000fc6:	f001 fc91 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8000fca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fce:	48b5      	ldr	r0, [pc, #724]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 8000fd0:	f001 fc74 	bl	80028bc <HAL_GPIO_ReadPin>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d101      	bne.n	8000fde <read_one_digit_from_keyboard+0x8e>
		{
			digit = '1';
 8000fda:	2331      	movs	r3, #49	; 0x31
 8000fdc:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fe4:	48ae      	ldr	r0, [pc, #696]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000fe6:	f001 fc81 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8000fea:	2200      	movs	r2, #0
 8000fec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ff0:	48ab      	ldr	r0, [pc, #684]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8000ff2:	f001 fc7b 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8000ff6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ffa:	48aa      	ldr	r0, [pc, #680]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 8000ffc:	f001 fc5e 	bl	80028bc <HAL_GPIO_ReadPin>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <read_one_digit_from_keyboard+0xba>
		{
			digit = '4';
 8001006:	2334      	movs	r3, #52	; 0x34
 8001008:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 800100a:	2201      	movs	r2, #1
 800100c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001010:	48a3      	ldr	r0, [pc, #652]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001012:	f001 fc6b 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	f44f 7100 	mov.w	r1, #512	; 0x200
 800101c:	48a0      	ldr	r0, [pc, #640]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800101e:	f001 fc65 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8001022:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001026:	489f      	ldr	r0, [pc, #636]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 8001028:	f001 fc48 	bl	80028bc <HAL_GPIO_ReadPin>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d101      	bne.n	8001036 <read_one_digit_from_keyboard+0xe6>
		{
			digit =  '7';
 8001032:	2337      	movs	r3, #55	; 0x37
 8001034:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8001036:	2201      	movs	r2, #1
 8001038:	f44f 7100 	mov.w	r1, #512	; 0x200
 800103c:	4898      	ldr	r0, [pc, #608]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800103e:	f001 fc55 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001048:	4895      	ldr	r0, [pc, #596]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800104a:	f001 fc4f 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 800104e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001052:	4894      	ldr	r0, [pc, #592]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 8001054:	f001 fc32 	bl	80028bc <HAL_GPIO_ReadPin>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <read_one_digit_from_keyboard+0x112>
		{
			digit =  '*';
 800105e:	232a      	movs	r3, #42	; 0x2a
 8001060:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8001062:	2201      	movs	r2, #1
 8001064:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001068:	488d      	ldr	r0, [pc, #564]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800106a:	f001 fc3f 	bl	80028ec <HAL_GPIO_WritePin>
	}
	////////////////////////////////////////////////////////////////
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800106e:	2200      	movs	r2, #0
 8001070:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001074:	488a      	ldr	r0, [pc, #552]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001076:	f001 fc39 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001080:	4887      	ldr	r0, [pc, #540]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001082:	f001 fc33 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	f44f 7100 	mov.w	r1, #512	; 0x200
 800108c:	4884      	ldr	r0, [pc, #528]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800108e:	f001 fc2d 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001092:	2200      	movs	r2, #0
 8001094:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001098:	4881      	ldr	r0, [pc, #516]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800109a:	f001 fc27 	bl	80028ec <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)	// Entered 2 or 5 or 8 or 0
 800109e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010a2:	4880      	ldr	r0, [pc, #512]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 80010a4:	f001 fc0a 	bl	80028bc <HAL_GPIO_ReadPin>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d169      	bne.n	8001182 <read_one_digit_from_keyboard+0x232>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010b4:	487a      	ldr	r0, [pc, #488]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80010b6:	f001 fc19 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 80010ba:	2201      	movs	r2, #1
 80010bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010c0:	4877      	ldr	r0, [pc, #476]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80010c2:	f001 fc13 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 80010c6:	2201      	movs	r2, #1
 80010c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010cc:	4874      	ldr	r0, [pc, #464]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80010ce:	f001 fc0d 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 80010d2:	2201      	movs	r2, #1
 80010d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010d8:	4871      	ldr	r0, [pc, #452]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80010da:	f001 fc07 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 80010de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010e2:	4870      	ldr	r0, [pc, #448]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 80010e4:	f001 fbea 	bl	80028bc <HAL_GPIO_ReadPin>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d101      	bne.n	80010f2 <read_one_digit_from_keyboard+0x1a2>
		{
			digit =  '2';
 80010ee:	2332      	movs	r3, #50	; 0x32
 80010f0:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 80010f2:	2201      	movs	r2, #1
 80010f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010f8:	4869      	ldr	r0, [pc, #420]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80010fa:	f001 fbf7 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 80010fe:	2200      	movs	r2, #0
 8001100:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001104:	4866      	ldr	r0, [pc, #408]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001106:	f001 fbf1 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 800110a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800110e:	4865      	ldr	r0, [pc, #404]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 8001110:	f001 fbd4 	bl	80028bc <HAL_GPIO_ReadPin>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <read_one_digit_from_keyboard+0x1ce>
		{
			digit =  '5';
 800111a:	2335      	movs	r3, #53	; 0x35
 800111c:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 800111e:	2201      	movs	r2, #1
 8001120:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001124:	485e      	ldr	r0, [pc, #376]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001126:	f001 fbe1 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 800112a:	2200      	movs	r2, #0
 800112c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001130:	485b      	ldr	r0, [pc, #364]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001132:	f001 fbdb 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 8001136:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800113a:	485a      	ldr	r0, [pc, #360]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 800113c:	f001 fbbe 	bl	80028bc <HAL_GPIO_ReadPin>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <read_one_digit_from_keyboard+0x1fa>
		{
			digit = '8';
 8001146:	2338      	movs	r3, #56	; 0x38
 8001148:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 800114a:	2201      	movs	r2, #1
 800114c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001150:	4853      	ldr	r0, [pc, #332]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001152:	f001 fbcb 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	f44f 7180 	mov.w	r1, #256	; 0x100
 800115c:	4850      	ldr	r0, [pc, #320]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800115e:	f001 fbc5 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 8001162:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001166:	484f      	ldr	r0, [pc, #316]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 8001168:	f001 fba8 	bl	80028bc <HAL_GPIO_ReadPin>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d101      	bne.n	8001176 <read_one_digit_from_keyboard+0x226>
		{
			digit = '0';
 8001172:	2330      	movs	r3, #48	; 0x30
 8001174:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8001176:	2201      	movs	r2, #1
 8001178:	f44f 7180 	mov.w	r1, #256	; 0x100
 800117c:	4848      	ldr	r0, [pc, #288]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800117e:	f001 fbb5 	bl	80028ec <HAL_GPIO_WritePin>
	}

	////////////////////////////////////////////////////////////////
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001188:	4845      	ldr	r0, [pc, #276]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800118a:	f001 fbaf 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001194:	4842      	ldr	r0, [pc, #264]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001196:	f001 fba9 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011a0:	483f      	ldr	r0, [pc, #252]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80011a2:	f001 fba3 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 80011a6:	2200      	movs	r2, #0
 80011a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ac:	483c      	ldr	r0, [pc, #240]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80011ae:	f001 fb9d 	bl	80028ec <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)	// Entered 3 or 6 or 9 or №
 80011b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011b6:	483b      	ldr	r0, [pc, #236]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 80011b8:	f001 fb80 	bl	80028bc <HAL_GPIO_ReadPin>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d169      	bne.n	8001296 <read_one_digit_from_keyboard+0x346>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011c8:	4835      	ldr	r0, [pc, #212]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80011ca:	f001 fb8f 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 80011ce:	2201      	movs	r2, #1
 80011d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011d4:	4832      	ldr	r0, [pc, #200]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80011d6:	f001 fb89 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e0:	482f      	ldr	r0, [pc, #188]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80011e2:	f001 fb83 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 80011e6:	2201      	movs	r2, #1
 80011e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ec:	482c      	ldr	r0, [pc, #176]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 80011ee:	f001 fb7d 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 80011f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011f6:	482b      	ldr	r0, [pc, #172]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 80011f8:	f001 fb60 	bl	80028bc <HAL_GPIO_ReadPin>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <read_one_digit_from_keyboard+0x2b6>
		{
			digit = '3';
 8001202:	2333      	movs	r3, #51	; 0x33
 8001204:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 8001206:	2201      	movs	r2, #1
 8001208:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800120c:	4824      	ldr	r0, [pc, #144]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800120e:	f001 fb6d 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8001212:	2200      	movs	r2, #0
 8001214:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001218:	4821      	ldr	r0, [pc, #132]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800121a:	f001 fb67 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 800121e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001222:	4820      	ldr	r0, [pc, #128]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 8001224:	f001 fb4a 	bl	80028bc <HAL_GPIO_ReadPin>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d101      	bne.n	8001232 <read_one_digit_from_keyboard+0x2e2>
		{
			digit = '6';
 800122e:	2336      	movs	r3, #54	; 0x36
 8001230:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 8001232:	2201      	movs	r2, #1
 8001234:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001238:	4819      	ldr	r0, [pc, #100]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 800123a:	f001 fb57 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 800123e:	2200      	movs	r2, #0
 8001240:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001244:	4816      	ldr	r0, [pc, #88]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001246:	f001 fb51 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 800124a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800124e:	4815      	ldr	r0, [pc, #84]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 8001250:	f001 fb34 	bl	80028bc <HAL_GPIO_ReadPin>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <read_one_digit_from_keyboard+0x30e>
		{
			digit = '9';
 800125a:	2339      	movs	r3, #57	; 0x39
 800125c:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 800125e:	2201      	movs	r2, #1
 8001260:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001264:	480e      	ldr	r0, [pc, #56]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001266:	f001 fb41 	bl	80028ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 800126a:	2200      	movs	r2, #0
 800126c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001270:	480b      	ldr	r0, [pc, #44]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001272:	f001 fb3b 	bl	80028ec <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 8001276:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800127a:	480a      	ldr	r0, [pc, #40]	; (80012a4 <read_one_digit_from_keyboard+0x354>)
 800127c:	f001 fb1e 	bl	80028bc <HAL_GPIO_ReadPin>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d101      	bne.n	800128a <read_one_digit_from_keyboard+0x33a>
		{
			digit = '#';
 8001286:	2323      	movs	r3, #35	; 0x23
 8001288:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 800128a:	2201      	movs	r2, #1
 800128c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001290:	4803      	ldr	r0, [pc, #12]	; (80012a0 <read_one_digit_from_keyboard+0x350>)
 8001292:	f001 fb2b 	bl	80028ec <HAL_GPIO_WritePin>
	}
	return digit;
 8001296:	79fb      	ldrb	r3, [r7, #7]
}
 8001298:	4618      	mov	r0, r3
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40020c00 	.word	0x40020c00
 80012a4:	40020400 	.word	0x40020400

080012a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b088      	sub	sp, #32
 80012ac:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ae:	f000 ffc1 	bl	8002234 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012b2:	f000 f86f 	bl	8001394 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012b6:	f000 faf3 	bl	80018a0 <MX_GPIO_Init>
  MX_I2S3_Init();
 80012ba:	f000 f927 	bl	800150c <MX_I2S3_Init>
  MX_SPI1_Init();
 80012be:	f000 f969 	bl	8001594 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80012c2:	f009 fb81 	bl	800a9c8 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 80012c6:	f000 fa29 	bl	800171c <MX_TIM2_Init>
  MX_SPI2_Init();
 80012ca:	f000 f999 	bl	8001600 <MX_SPI2_Init>
  MX_RNG_Init();
 80012ce:	f000 f94d 	bl	800156c <MX_RNG_Init>
  MX_TIM3_Init();
 80012d2:	f000 fa71 	bl	80017b8 <MX_TIM3_Init>
  MX_TIM1_Init();
 80012d6:	f000 f9c9 	bl	800166c <MX_TIM1_Init>
  MX_I2C3_Init();
 80012da:	f000 f8e9 	bl	80014b0 <MX_I2C3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80012de:	f000 f8db 	bl	8001498 <MX_NVIC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //int delay = 10;

  ILI9341_Init();
 80012e2:	f7ff fa95 	bl	8000810 <ILI9341_Init>
  ILI9341_Fill_Screen(BLACK);
 80012e6:	2000      	movs	r0, #0
 80012e8:	f7ff fc38 	bl	8000b5c <ILI9341_Fill_Screen>
  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);          // was  SCREEN_HORIZONTAL_2
 80012ec:	2003      	movs	r0, #3
 80012ee:	f7ff fa31 	bl	8000754 <ILI9341_Set_Rotation>


  ILI9341_Fill_Screen(BLACK);
 80012f2:	2000      	movs	r0, #0
 80012f4:	f7ff fc32 	bl	8000b5c <ILI9341_Fill_Screen>
  int number_of_tests = 100;
 80012f8:	2364      	movs	r3, #100	; 0x64
 80012fa:	60fb      	str	r3, [r7, #12]
  speed_test_LCD(number_of_tests);
 80012fc:	68f8      	ldr	r0, [r7, #12]
 80012fe:	f7ff fd1b 	bl	8000d38 <speed_test_LCD>

  ILI9341_Fill_Screen(BLACK);
 8001302:	2000      	movs	r0, #0
 8001304:	f7ff fc2a 	bl	8000b5c <ILI9341_Fill_Screen>

  // Start scan digits ///////////////////////////////
  HAL_TIM_Base_Start_IT(&htim3);			// Start read digits
 8001308:	481f      	ldr	r0, [pc, #124]	; (8001388 <main+0xe0>)
 800130a:	f005 fc23 	bl	8006b54 <HAL_TIM_Base_Start_IT>
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 800130e:	2100      	movs	r1, #0
 8001310:	481d      	ldr	r0, [pc, #116]	; (8001388 <main+0xe0>)
 8001312:	f005 fc8f 	bl	8006c34 <HAL_TIM_OC_Start_IT>
  keyboard.how_meny_digits_must_be_written = 10;
 8001316:	4b1d      	ldr	r3, [pc, #116]	; (800138c <main+0xe4>)
 8001318:	220a      	movs	r2, #10
 800131a:	779a      	strb	r2, [r3, #30]
  // Encoder /////////////////////////////////////////
//  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
//  int32_t prevCounter = 0;
  ////////////////////////////////////////////////////

  I2C_1_scaner();
 800131c:	f7ff fd56 	bl	8000dcc <I2C_1_scaner>
  // 0x246				//  ????
  // 0x247				// MEMS
  // 0x255              //  ????

  // Read ID from BME280 ////////////////////////////////////////////////////////////////
  uint16_t STATUS=0;
 8001320:	2300      	movs	r3, #0
 8001322:	817b      	strh	r3, [r7, #10]
  uint16_t addres_devise = 0x76;   // BME280
 8001324:	2376      	movs	r3, #118	; 0x76
 8001326:	813b      	strh	r3, [r7, #8]
  uint16_t addr = 0xD0;
 8001328:	23d0      	movs	r3, #208	; 0xd0
 800132a:	80fb      	strh	r3, [r7, #6]
  uint8_t buff=0;         // Return 0x96 -> Dec 60
 800132c:	2300      	movs	r3, #0
 800132e:	717b      	strb	r3, [r7, #5]
  STATUS=HAL_I2C_Mem_Read(&hi2c3, (uint16_t)addres_devise<<1,(uint16_t)addr, 1, &buff, 1, 1000);
 8001330:	893b      	ldrh	r3, [r7, #8]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	b299      	uxth	r1, r3
 8001336:	88fa      	ldrh	r2, [r7, #6]
 8001338:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133c:	9302      	str	r3, [sp, #8]
 800133e:	2301      	movs	r3, #1
 8001340:	9301      	str	r3, [sp, #4]
 8001342:	1d7b      	adds	r3, r7, #5
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	2301      	movs	r3, #1
 8001348:	4811      	ldr	r0, [pc, #68]	; (8001390 <main+0xe8>)
 800134a:	f003 f9ab 	bl	80046a4 <HAL_I2C_Mem_Read>
 800134e:	4603      	mov	r3, r0
 8001350:	817b      	strh	r3, [r7, #10]
  /////////////////////////////////////////////////////////////////////////////////////////

  // Read ID from DS3231 ////////////////////////////////////////////////////////////////
  addres_devise = 0x68;            // DS3231
 8001352:	2368      	movs	r3, #104	; 0x68
 8001354:	813b      	strh	r3, [r7, #8]
  addr = 0x00;						// Read seconds register
 8001356:	2300      	movs	r3, #0
 8001358:	80fb      	strh	r3, [r7, #6]
  buff=0;
 800135a:	2300      	movs	r3, #0
 800135c:	717b      	strb	r3, [r7, #5]
  STATUS=HAL_I2C_Mem_Read(&hi2c3, (uint16_t)addres_devise<<1,(uint16_t)addr, 1, &buff, 1, 1000);
 800135e:	893b      	ldrh	r3, [r7, #8]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	b299      	uxth	r1, r3
 8001364:	88fa      	ldrh	r2, [r7, #6]
 8001366:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800136a:	9302      	str	r3, [sp, #8]
 800136c:	2301      	movs	r3, #1
 800136e:	9301      	str	r3, [sp, #4]
 8001370:	1d7b      	adds	r3, r7, #5
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	2301      	movs	r3, #1
 8001376:	4806      	ldr	r0, [pc, #24]	; (8001390 <main+0xe8>)
 8001378:	f003 f994 	bl	80046a4 <HAL_I2C_Mem_Read>
 800137c:	4603      	mov	r3, r0
 800137e:	817b      	strh	r3, [r7, #10]
//	  HAL_TIM_Base_Stop_IT(&htim3);				// Stop timer measure
//	  ARR_REG = TIM3-> CNT;


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001380:	f009 fb48 	bl	800aa14 <MX_USB_HOST_Process>
 8001384:	e7fc      	b.n	8001380 <main+0xd8>
 8001386:	bf00      	nop
 8001388:	200001ac 	.word	0x200001ac
 800138c:	200000d8 	.word	0x200000d8
 8001390:	20000100 	.word	0x20000100

08001394 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b098      	sub	sp, #96	; 0x60
 8001398:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800139e:	2230      	movs	r2, #48	; 0x30
 80013a0:	2100      	movs	r1, #0
 80013a2:	4618      	mov	r0, r3
 80013a4:	f009 fe52 	bl	800b04c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013b8:	f107 030c 	add.w	r3, r7, #12
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	4b31      	ldr	r3, [pc, #196]	; (8001490 <SystemClock_Config+0xfc>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ce:	4a30      	ldr	r2, [pc, #192]	; (8001490 <SystemClock_Config+0xfc>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d4:	6413      	str	r3, [r2, #64]	; 0x40
 80013d6:	4b2e      	ldr	r3, [pc, #184]	; (8001490 <SystemClock_Config+0xfc>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013e2:	2300      	movs	r3, #0
 80013e4:	607b      	str	r3, [r7, #4]
 80013e6:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <SystemClock_Config+0x100>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a2a      	ldr	r2, [pc, #168]	; (8001494 <SystemClock_Config+0x100>)
 80013ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	4b28      	ldr	r3, [pc, #160]	; (8001494 <SystemClock_Config+0x100>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013fe:	2301      	movs	r3, #1
 8001400:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001402:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001406:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001408:	2302      	movs	r3, #2
 800140a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800140c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001410:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001412:	2308      	movs	r3, #8
 8001414:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001416:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800141a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800141c:	2302      	movs	r3, #2
 800141e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001420:	2307      	movs	r3, #7
 8001422:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001424:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001428:	4618      	mov	r0, r3
 800142a:	f004 fa85 	bl	8005938 <HAL_RCC_OscConfig>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001434:	f000 fbae 	bl	8001b94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001438:	230f      	movs	r3, #15
 800143a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800143c:	2302      	movs	r3, #2
 800143e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001444:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001448:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800144a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800144e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001450:	f107 031c 	add.w	r3, r7, #28
 8001454:	2105      	movs	r1, #5
 8001456:	4618      	mov	r0, r3
 8001458:	f004 fce6 	bl	8005e28 <HAL_RCC_ClockConfig>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001462:	f000 fb97 	bl	8001b94 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001466:	2301      	movs	r3, #1
 8001468:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800146a:	23c0      	movs	r3, #192	; 0xc0
 800146c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800146e:	2302      	movs	r3, #2
 8001470:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001472:	f107 030c 	add.w	r3, r7, #12
 8001476:	4618      	mov	r0, r3
 8001478:	f004 febe 	bl	80061f8 <HAL_RCCEx_PeriphCLKConfig>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001482:	f000 fb87 	bl	8001b94 <Error_Handler>
  }
}
 8001486:	bf00      	nop
 8001488:	3760      	adds	r7, #96	; 0x60
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40023800 	.word	0x40023800
 8001494:	40007000 	.word	0x40007000

08001498 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800149c:	2200      	movs	r2, #0
 800149e:	2100      	movs	r1, #0
 80014a0:	201c      	movs	r0, #28
 80014a2:	f001 f838 	bl	8002516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014a6:	201c      	movs	r0, #28
 80014a8:	f001 f851 	bl	800254e <HAL_NVIC_EnableIRQ>
}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80014b4:	4b12      	ldr	r3, [pc, #72]	; (8001500 <MX_I2C3_Init+0x50>)
 80014b6:	4a13      	ldr	r2, [pc, #76]	; (8001504 <MX_I2C3_Init+0x54>)
 80014b8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <MX_I2C3_Init+0x50>)
 80014bc:	4a12      	ldr	r2, [pc, #72]	; (8001508 <MX_I2C3_Init+0x58>)
 80014be:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014c0:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <MX_I2C3_Init+0x50>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <MX_I2C3_Init+0x50>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014cc:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <MX_I2C3_Init+0x50>)
 80014ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014d2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d4:	4b0a      	ldr	r3, [pc, #40]	; (8001500 <MX_I2C3_Init+0x50>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <MX_I2C3_Init+0x50>)
 80014dc:	2200      	movs	r2, #0
 80014de:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014e0:	4b07      	ldr	r3, [pc, #28]	; (8001500 <MX_I2C3_Init+0x50>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <MX_I2C3_Init+0x50>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80014ec:	4804      	ldr	r0, [pc, #16]	; (8001500 <MX_I2C3_Init+0x50>)
 80014ee:	f002 ff95 	bl	800441c <HAL_I2C_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80014f8:	f000 fb4c 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20000100 	.word	0x20000100
 8001504:	40005c00 	.word	0x40005c00
 8001508:	000186a0 	.word	0x000186a0

0800150c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001510:	4b13      	ldr	r3, [pc, #76]	; (8001560 <MX_I2S3_Init+0x54>)
 8001512:	4a14      	ldr	r2, [pc, #80]	; (8001564 <MX_I2S3_Init+0x58>)
 8001514:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001516:	4b12      	ldr	r3, [pc, #72]	; (8001560 <MX_I2S3_Init+0x54>)
 8001518:	f44f 7200 	mov.w	r2, #512	; 0x200
 800151c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800151e:	4b10      	ldr	r3, [pc, #64]	; (8001560 <MX_I2S3_Init+0x54>)
 8001520:	2200      	movs	r2, #0
 8001522:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001524:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <MX_I2S3_Init+0x54>)
 8001526:	2200      	movs	r2, #0
 8001528:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800152a:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <MX_I2S3_Init+0x54>)
 800152c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001530:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001532:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <MX_I2S3_Init+0x54>)
 8001534:	4a0c      	ldr	r2, [pc, #48]	; (8001568 <MX_I2S3_Init+0x5c>)
 8001536:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001538:	4b09      	ldr	r3, [pc, #36]	; (8001560 <MX_I2S3_Init+0x54>)
 800153a:	2200      	movs	r2, #0
 800153c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800153e:	4b08      	ldr	r3, [pc, #32]	; (8001560 <MX_I2S3_Init+0x54>)
 8001540:	2200      	movs	r2, #0
 8001542:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001544:	4b06      	ldr	r3, [pc, #24]	; (8001560 <MX_I2S3_Init+0x54>)
 8001546:	2200      	movs	r2, #0
 8001548:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800154a:	4805      	ldr	r0, [pc, #20]	; (8001560 <MX_I2S3_Init+0x54>)
 800154c:	f003 fd54 	bl	8004ff8 <HAL_I2S_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001556:	f000 fb1d 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	200002ec 	.word	0x200002ec
 8001564:	40003c00 	.word	0x40003c00
 8001568:	00017700 	.word	0x00017700

0800156c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001570:	4b06      	ldr	r3, [pc, #24]	; (800158c <MX_RNG_Init+0x20>)
 8001572:	4a07      	ldr	r2, [pc, #28]	; (8001590 <MX_RNG_Init+0x24>)
 8001574:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001576:	4805      	ldr	r0, [pc, #20]	; (800158c <MX_RNG_Init+0x20>)
 8001578:	f004 ff7e 	bl	8006478 <HAL_RNG_Init>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001582:	f000 fb07 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	2000023c 	.word	0x2000023c
 8001590:	50060800 	.word	0x50060800

08001594 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001598:	4b17      	ldr	r3, [pc, #92]	; (80015f8 <MX_SPI1_Init+0x64>)
 800159a:	4a18      	ldr	r2, [pc, #96]	; (80015fc <MX_SPI1_Init+0x68>)
 800159c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800159e:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015a6:	4b14      	ldr	r3, [pc, #80]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015ac:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015b2:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015b8:	4b0f      	ldr	r3, [pc, #60]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015be:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015c6:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015cc:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015d2:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015d8:	4b07      	ldr	r3, [pc, #28]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015da:	2200      	movs	r2, #0
 80015dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015de:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015e0:	220a      	movs	r2, #10
 80015e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015e4:	4804      	ldr	r0, [pc, #16]	; (80015f8 <MX_SPI1_Init+0x64>)
 80015e6:	f004 ffd5 	bl	8006594 <HAL_SPI_Init>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015f0:	f000 fad0 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	2000024c 	.word	0x2000024c
 80015fc:	40013000 	.word	0x40013000

08001600 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001604:	4b17      	ldr	r3, [pc, #92]	; (8001664 <MX_SPI2_Init+0x64>)
 8001606:	4a18      	ldr	r2, [pc, #96]	; (8001668 <MX_SPI2_Init+0x68>)
 8001608:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800160a:	4b16      	ldr	r3, [pc, #88]	; (8001664 <MX_SPI2_Init+0x64>)
 800160c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001610:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001612:	4b14      	ldr	r3, [pc, #80]	; (8001664 <MX_SPI2_Init+0x64>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001618:	4b12      	ldr	r3, [pc, #72]	; (8001664 <MX_SPI2_Init+0x64>)
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800161e:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_SPI2_Init+0x64>)
 8001620:	2200      	movs	r2, #0
 8001622:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <MX_SPI2_Init+0x64>)
 8001626:	2200      	movs	r2, #0
 8001628:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800162a:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <MX_SPI2_Init+0x64>)
 800162c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001630:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001632:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <MX_SPI2_Init+0x64>)
 8001634:	2200      	movs	r2, #0
 8001636:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001638:	4b0a      	ldr	r3, [pc, #40]	; (8001664 <MX_SPI2_Init+0x64>)
 800163a:	2200      	movs	r2, #0
 800163c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800163e:	4b09      	ldr	r3, [pc, #36]	; (8001664 <MX_SPI2_Init+0x64>)
 8001640:	2200      	movs	r2, #0
 8001642:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001644:	4b07      	ldr	r3, [pc, #28]	; (8001664 <MX_SPI2_Init+0x64>)
 8001646:	2200      	movs	r2, #0
 8001648:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800164a:	4b06      	ldr	r3, [pc, #24]	; (8001664 <MX_SPI2_Init+0x64>)
 800164c:	220a      	movs	r2, #10
 800164e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001650:	4804      	ldr	r0, [pc, #16]	; (8001664 <MX_SPI2_Init+0x64>)
 8001652:	f004 ff9f 	bl	8006594 <HAL_SPI_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800165c:	f000 fa9a 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000154 	.word	0x20000154
 8001668:	40003800 	.word	0x40003800

0800166c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08c      	sub	sp, #48	; 0x30
 8001670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001672:	f107 030c 	add.w	r3, r7, #12
 8001676:	2224      	movs	r2, #36	; 0x24
 8001678:	2100      	movs	r1, #0
 800167a:	4618      	mov	r0, r3
 800167c:	f009 fce6 	bl	800b04c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001680:	1d3b      	adds	r3, r7, #4
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001688:	4b22      	ldr	r3, [pc, #136]	; (8001714 <MX_TIM1_Init+0xa8>)
 800168a:	4a23      	ldr	r2, [pc, #140]	; (8001718 <MX_TIM1_Init+0xac>)
 800168c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800168e:	4b21      	ldr	r3, [pc, #132]	; (8001714 <MX_TIM1_Init+0xa8>)
 8001690:	2200      	movs	r2, #0
 8001692:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001694:	4b1f      	ldr	r3, [pc, #124]	; (8001714 <MX_TIM1_Init+0xa8>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800169a:	4b1e      	ldr	r3, [pc, #120]	; (8001714 <MX_TIM1_Init+0xa8>)
 800169c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a2:	4b1c      	ldr	r3, [pc, #112]	; (8001714 <MX_TIM1_Init+0xa8>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016a8:	4b1a      	ldr	r3, [pc, #104]	; (8001714 <MX_TIM1_Init+0xa8>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ae:	4b19      	ldr	r3, [pc, #100]	; (8001714 <MX_TIM1_Init+0xa8>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80016b4:	2301      	movs	r3, #1
 80016b6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016b8:	2300      	movs	r3, #0
 80016ba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016bc:	2301      	movs	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016c0:	2300      	movs	r3, #0
 80016c2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016c8:	2300      	movs	r3, #0
 80016ca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016cc:	2301      	movs	r3, #1
 80016ce:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	4619      	mov	r1, r3
 80016de:	480d      	ldr	r0, [pc, #52]	; (8001714 <MX_TIM1_Init+0xa8>)
 80016e0:	f005 fc0f 	bl	8006f02 <HAL_TIM_Encoder_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80016ea:	f000 fa53 	bl	8001b94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ee:	2300      	movs	r3, #0
 80016f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f2:	2300      	movs	r3, #0
 80016f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	4619      	mov	r1, r3
 80016fa:	4806      	ldr	r0, [pc, #24]	; (8001714 <MX_TIM1_Init+0xa8>)
 80016fc:	f006 fa74 	bl	8007be8 <HAL_TIMEx_MasterConfigSynchronization>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001706:	f000 fa45 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800170a:	bf00      	nop
 800170c:	3730      	adds	r7, #48	; 0x30
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	200001f4 	.word	0x200001f4
 8001718:	40010000 	.word	0x40010000

0800171c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001722:	f107 0308 	add.w	r3, r7, #8
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001730:	463b      	mov	r3, r7
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001738:	4b1e      	ldr	r3, [pc, #120]	; (80017b4 <MX_TIM2_Init+0x98>)
 800173a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800173e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 839;
 8001740:	4b1c      	ldr	r3, [pc, #112]	; (80017b4 <MX_TIM2_Init+0x98>)
 8001742:	f240 3247 	movw	r2, #839	; 0x347
 8001746:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001748:	4b1a      	ldr	r3, [pc, #104]	; (80017b4 <MX_TIM2_Init+0x98>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 800174e:	4b19      	ldr	r3, [pc, #100]	; (80017b4 <MX_TIM2_Init+0x98>)
 8001750:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001754:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001756:	4b17      	ldr	r3, [pc, #92]	; (80017b4 <MX_TIM2_Init+0x98>)
 8001758:	2200      	movs	r2, #0
 800175a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800175c:	4b15      	ldr	r3, [pc, #84]	; (80017b4 <MX_TIM2_Init+0x98>)
 800175e:	2280      	movs	r2, #128	; 0x80
 8001760:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001762:	4814      	ldr	r0, [pc, #80]	; (80017b4 <MX_TIM2_Init+0x98>)
 8001764:	f005 f9a6 	bl	8006ab4 <HAL_TIM_Base_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800176e:	f000 fa11 	bl	8001b94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001772:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001776:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001778:	f107 0308 	add.w	r3, r7, #8
 800177c:	4619      	mov	r1, r3
 800177e:	480d      	ldr	r0, [pc, #52]	; (80017b4 <MX_TIM2_Init+0x98>)
 8001780:	f005 fe2c 	bl	80073dc <HAL_TIM_ConfigClockSource>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800178a:	f000 fa03 	bl	8001b94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800178e:	2310      	movs	r3, #16
 8001790:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001792:	2300      	movs	r3, #0
 8001794:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001796:	463b      	mov	r3, r7
 8001798:	4619      	mov	r1, r3
 800179a:	4806      	ldr	r0, [pc, #24]	; (80017b4 <MX_TIM2_Init+0x98>)
 800179c:	f006 fa24 	bl	8007be8 <HAL_TIMEx_MasterConfigSynchronization>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80017a6:	f000 f9f5 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017aa:	bf00      	nop
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200002a4 	.word	0x200002a4

080017b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08e      	sub	sp, #56	; 0x38
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017cc:	f107 0320 	add.w	r3, r7, #32
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	60da      	str	r2, [r3, #12]
 80017e2:	611a      	str	r2, [r3, #16]
 80017e4:	615a      	str	r2, [r3, #20]
 80017e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017e8:	4b2b      	ldr	r3, [pc, #172]	; (8001898 <MX_TIM3_Init+0xe0>)
 80017ea:	4a2c      	ldr	r2, [pc, #176]	; (800189c <MX_TIM3_Init+0xe4>)
 80017ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2099;
 80017ee:	4b2a      	ldr	r3, [pc, #168]	; (8001898 <MX_TIM3_Init+0xe0>)
 80017f0:	f640 0233 	movw	r2, #2099	; 0x833
 80017f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f6:	4b28      	ldr	r3, [pc, #160]	; (8001898 <MX_TIM3_Init+0xe0>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80017fc:	4b26      	ldr	r3, [pc, #152]	; (8001898 <MX_TIM3_Init+0xe0>)
 80017fe:	f242 7210 	movw	r2, #10000	; 0x2710
 8001802:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001804:	4b24      	ldr	r3, [pc, #144]	; (8001898 <MX_TIM3_Init+0xe0>)
 8001806:	2200      	movs	r2, #0
 8001808:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800180a:	4b23      	ldr	r3, [pc, #140]	; (8001898 <MX_TIM3_Init+0xe0>)
 800180c:	2280      	movs	r2, #128	; 0x80
 800180e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001810:	4821      	ldr	r0, [pc, #132]	; (8001898 <MX_TIM3_Init+0xe0>)
 8001812:	f005 f94f 	bl	8006ab4 <HAL_TIM_Base_Init>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800181c:	f000 f9ba 	bl	8001b94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001820:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001826:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800182a:	4619      	mov	r1, r3
 800182c:	481a      	ldr	r0, [pc, #104]	; (8001898 <MX_TIM3_Init+0xe0>)
 800182e:	f005 fdd5 	bl	80073dc <HAL_TIM_ConfigClockSource>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001838:	f000 f9ac 	bl	8001b94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800183c:	4816      	ldr	r0, [pc, #88]	; (8001898 <MX_TIM3_Init+0xe0>)
 800183e:	f005 fb07 	bl	8006e50 <HAL_TIM_PWM_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001848:	f000 f9a4 	bl	8001b94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800184c:	2300      	movs	r3, #0
 800184e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001850:	2300      	movs	r3, #0
 8001852:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001854:	f107 0320 	add.w	r3, r7, #32
 8001858:	4619      	mov	r1, r3
 800185a:	480f      	ldr	r0, [pc, #60]	; (8001898 <MX_TIM3_Init+0xe0>)
 800185c:	f006 f9c4 	bl	8007be8 <HAL_TIMEx_MasterConfigSynchronization>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001866:	f000 f995 	bl	8001b94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800186a:	2360      	movs	r3, #96	; 0x60
 800186c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	2200      	movs	r2, #0
 800187e:	4619      	mov	r1, r3
 8001880:	4805      	ldr	r0, [pc, #20]	; (8001898 <MX_TIM3_Init+0xe0>)
 8001882:	f005 fced 	bl	8007260 <HAL_TIM_PWM_ConfigChannel>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800188c:	f000 f982 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001890:	bf00      	nop
 8001892:	3738      	adds	r7, #56	; 0x38
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200001ac 	.word	0x200001ac
 800189c:	40000400 	.word	0x40000400

080018a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08c      	sub	sp, #48	; 0x30
 80018a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a6:	f107 031c 	add.w	r3, r7, #28
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]
 80018b0:	609a      	str	r2, [r3, #8]
 80018b2:	60da      	str	r2, [r3, #12]
 80018b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	61bb      	str	r3, [r7, #24]
 80018ba:	4baf      	ldr	r3, [pc, #700]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	4aae      	ldr	r2, [pc, #696]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 80018c0:	f043 0310 	orr.w	r3, r3, #16
 80018c4:	6313      	str	r3, [r2, #48]	; 0x30
 80018c6:	4bac      	ldr	r3, [pc, #688]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	f003 0310 	and.w	r3, r3, #16
 80018ce:	61bb      	str	r3, [r7, #24]
 80018d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	4ba8      	ldr	r3, [pc, #672]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4aa7      	ldr	r2, [pc, #668]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4ba5      	ldr	r3, [pc, #660]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
 80018f2:	4ba1      	ldr	r3, [pc, #644]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4aa0      	ldr	r2, [pc, #640]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 80018f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b9e      	ldr	r3, [pc, #632]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001906:	613b      	str	r3, [r7, #16]
 8001908:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	4b9a      	ldr	r3, [pc, #616]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a99      	ldr	r2, [pc, #612]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b97      	ldr	r3, [pc, #604]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	4b93      	ldr	r3, [pc, #588]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	4a92      	ldr	r2, [pc, #584]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 8001930:	f043 0302 	orr.w	r3, r3, #2
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
 8001936:	4b90      	ldr	r3, [pc, #576]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	60bb      	str	r3, [r7, #8]
 8001940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	607b      	str	r3, [r7, #4]
 8001946:	4b8c      	ldr	r3, [pc, #560]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	4a8b      	ldr	r2, [pc, #556]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 800194c:	f043 0308 	orr.w	r3, r3, #8
 8001950:	6313      	str	r3, [r2, #48]	; 0x30
 8001952:	4b89      	ldr	r3, [pc, #548]	; (8001b78 <MX_GPIO_Init+0x2d8>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	f003 0308 	and.w	r3, r3, #8
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_MOSI_Pin|CS_I2C_SPI_Pin|CS_LCD_Pin|RESET_LCD_Pin
 800195e:	2200      	movs	r2, #0
 8001960:	217c      	movs	r1, #124	; 0x7c
 8001962:	4886      	ldr	r0, [pc, #536]	; (8001b7c <MX_GPIO_Init+0x2dc>)
 8001964:	f000 ffc2 	bl	80028ec <HAL_GPIO_WritePin>
                          |DC_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001968:	2201      	movs	r2, #1
 800196a:	2101      	movs	r1, #1
 800196c:	4884      	ldr	r0, [pc, #528]	; (8001b80 <MX_GPIO_Init+0x2e0>)
 800196e:	f000 ffbd 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin|KEYBOARD_ROW_3_Pin|KEYBOARD_ROW_2_Pin|KEYBOARD_ROW_1_Pin
 8001972:	2200      	movs	r2, #0
 8001974:	f64f 7110 	movw	r1, #65296	; 0xff10
 8001978:	4882      	ldr	r0, [pc, #520]	; (8001b84 <MX_GPIO_Init+0x2e4>)
 800197a:	f000 ffb7 	bl	80028ec <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_mcroSD_Pin|CS_M25Q_Pin, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	f44f 6104 	mov.w	r1, #2112	; 0x840
 8001984:	487e      	ldr	r0, [pc, #504]	; (8001b80 <MX_GPIO_Init+0x2e0>)
 8001986:	f000 ffb1 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|T_CLK_Pin|T_CS_Pin, GPIO_PIN_RESET);
 800198a:	2200      	movs	r2, #0
 800198c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001990:	487d      	ldr	r0, [pc, #500]	; (8001b88 <MX_GPIO_Init+0x2e8>)
 8001992:	f000 ffab 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_MOSI_Pin CS_LCD_Pin RESET_LCD_Pin DC_LCD_Pin */
  GPIO_InitStruct.Pin = T_MOSI_Pin|CS_LCD_Pin|RESET_LCD_Pin|DC_LCD_Pin;
 8001996:	2374      	movs	r3, #116	; 0x74
 8001998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199a:	2301      	movs	r3, #1
 800199c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a2:	2303      	movs	r3, #3
 80019a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019a6:	f107 031c 	add.w	r3, r7, #28
 80019aa:	4619      	mov	r1, r3
 80019ac:	4873      	ldr	r0, [pc, #460]	; (8001b7c <MX_GPIO_Init+0x2dc>)
 80019ae:	f000 fde9 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80019b2:	2308      	movs	r3, #8
 80019b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b6:	2301      	movs	r3, #1
 80019b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019be:	2300      	movs	r3, #0
 80019c0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80019c2:	f107 031c 	add.w	r3, r7, #28
 80019c6:	4619      	mov	r1, r3
 80019c8:	486c      	ldr	r0, [pc, #432]	; (8001b7c <MX_GPIO_Init+0x2dc>)
 80019ca:	f000 fddb 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : T_IRQ_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin;
 80019ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d4:	2300      	movs	r3, #0
 80019d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_IRQ_GPIO_Port, &GPIO_InitStruct);
 80019dc:	f107 031c 	add.w	r3, r7, #28
 80019e0:	4619      	mov	r1, r3
 80019e2:	4867      	ldr	r0, [pc, #412]	; (8001b80 <MX_GPIO_Init+0x2e0>)
 80019e4:	f000 fdce 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin CS_mcroSD_Pin CS_M25Q_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|CS_mcroSD_Pin|CS_M25Q_Pin;
 80019e8:	f640 0341 	movw	r3, #2113	; 0x841
 80019ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ee:	2301      	movs	r3, #1
 80019f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	2300      	movs	r3, #0
 80019f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019fa:	f107 031c 	add.w	r3, r7, #28
 80019fe:	4619      	mov	r1, r3
 8001a00:	485f      	ldr	r0, [pc, #380]	; (8001b80 <MX_GPIO_Init+0x2e0>)
 8001a02:	f000 fdbf 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001a06:	2308      	movs	r3, #8
 8001a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a12:	2300      	movs	r3, #0
 8001a14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a16:	2305      	movs	r3, #5
 8001a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4857      	ldr	r0, [pc, #348]	; (8001b80 <MX_GPIO_Init+0x2e0>)
 8001a22:	f000 fdaf 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a26:	2301      	movs	r3, #1
 8001a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a2a:	4b58      	ldr	r3, [pc, #352]	; (8001b8c <MX_GPIO_Init+0x2ec>)
 8001a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a32:	f107 031c 	add.w	r3, r7, #28
 8001a36:	4619      	mov	r1, r3
 8001a38:	4855      	ldr	r0, [pc, #340]	; (8001b90 <MX_GPIO_Init+0x2f0>)
 8001a3a:	f000 fda3 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001a3e:	2304      	movs	r3, #4
 8001a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a42:	2300      	movs	r3, #0
 8001a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	4619      	mov	r1, r3
 8001a50:	484d      	ldr	r0, [pc, #308]	; (8001b88 <MX_GPIO_Init+0x2e8>)
 8001a52:	f000 fd97 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : encoder_button_Pin */
  GPIO_InitStruct.Pin = encoder_button_Pin;
 8001a56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a60:	2301      	movs	r3, #1
 8001a62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(encoder_button_GPIO_Port, &GPIO_InitStruct);
 8001a64:	f107 031c 	add.w	r3, r7, #28
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4844      	ldr	r0, [pc, #272]	; (8001b7c <MX_GPIO_Init+0x2dc>)
 8001a6c:	f000 fd8a 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a76:	2302      	movs	r3, #2
 8001a78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a82:	2305      	movs	r3, #5
 8001a84:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001a86:	f107 031c 	add.w	r3, r7, #28
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	483e      	ldr	r0, [pc, #248]	; (8001b88 <MX_GPIO_Init+0x2e8>)
 8001a8e:	f000 fd79 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_COLUMN_3_Pin KEYBOARD_COLUMN_2_Pin KEYBOARD_COLUMN_1_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_COLUMN_3_Pin|KEYBOARD_COLUMN_2_Pin|KEYBOARD_COLUMN_1_Pin;
 8001a92:	f44f 43b0 	mov.w	r3, #22528	; 0x5800
 8001a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa0:	f107 031c 	add.w	r3, r7, #28
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4838      	ldr	r0, [pc, #224]	; (8001b88 <MX_GPIO_Init+0x2e8>)
 8001aa8:	f000 fd6c 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_ROW_4_Pin KEYBOARD_ROW_3_Pin KEYBOARD_ROW_2_Pin KEYBOARD_ROW_1_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_ROW_4_Pin|KEYBOARD_ROW_3_Pin|KEYBOARD_ROW_2_Pin|KEYBOARD_ROW_1_Pin
 8001aac:	f64f 7310 	movw	r3, #65296	; 0xff10
 8001ab0:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001abe:	f107 031c 	add.w	r3, r7, #28
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	482f      	ldr	r0, [pc, #188]	; (8001b84 <MX_GPIO_Init+0x2e4>)
 8001ac6:	f000 fd5d 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001aca:	2320      	movs	r3, #32
 8001acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ad6:	f107 031c 	add.w	r3, r7, #28
 8001ada:	4619      	mov	r1, r3
 8001adc:	4829      	ldr	r0, [pc, #164]	; (8001b84 <MX_GPIO_Init+0x2e4>)
 8001ade:	f000 fd51 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ae2:	2340      	movs	r3, #64	; 0x40
 8001ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aee:	2300      	movs	r3, #0
 8001af0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af2:	f107 031c 	add.w	r3, r7, #28
 8001af6:	4619      	mov	r1, r3
 8001af8:	4823      	ldr	r0, [pc, #140]	; (8001b88 <MX_GPIO_Init+0x2e8>)
 8001afa:	f000 fd43 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_CS_Pin;
 8001afe:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b04:	2301      	movs	r3, #1
 8001b06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b10:	f107 031c 	add.w	r3, r7, #28
 8001b14:	4619      	mov	r1, r3
 8001b16:	481c      	ldr	r0, [pc, #112]	; (8001b88 <MX_GPIO_Init+0x2e8>)
 8001b18:	f000 fd34 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SDA_Pin;
 8001b1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b22:	2312      	movs	r3, #18
 8001b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b26:	2301      	movs	r3, #1
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b2e:	2304      	movs	r3, #4
 8001b30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Audio_SDA_GPIO_Port, &GPIO_InitStruct);
 8001b32:	f107 031c 	add.w	r3, r7, #28
 8001b36:	4619      	mov	r1, r3
 8001b38:	4813      	ldr	r0, [pc, #76]	; (8001b88 <MX_GPIO_Init+0x2e8>)
 8001b3a:	f000 fd23 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : T_MISO_Pin */
  GPIO_InitStruct.Pin = T_MISO_Pin;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_MISO_GPIO_Port, &GPIO_InitStruct);
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	4619      	mov	r1, r3
 8001b50:	480a      	ldr	r0, [pc, #40]	; (8001b7c <MX_GPIO_Init+0x2dc>)
 8001b52:	f000 fd17 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001b56:	2302      	movs	r3, #2
 8001b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b5a:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <MX_GPIO_Init+0x2ec>)
 8001b5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001b62:	f107 031c 	add.w	r3, r7, #28
 8001b66:	4619      	mov	r1, r3
 8001b68:	4804      	ldr	r0, [pc, #16]	; (8001b7c <MX_GPIO_Init+0x2dc>)
 8001b6a:	f000 fd0b 	bl	8002584 <HAL_GPIO_Init>

}
 8001b6e:	bf00      	nop
 8001b70:	3730      	adds	r7, #48	; 0x30
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	40020800 	.word	0x40020800
 8001b84:	40020c00 	.word	0x40020c00
 8001b88:	40020400 	.word	0x40020400
 8001b8c:	10120000 	.word	0x10120000
 8001b90:	40020000 	.word	0x40020000

08001b94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b98:	b672      	cpsid	i
}
 8001b9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b9c:	e7fe      	b.n	8001b9c <Error_Handler+0x8>
	...

08001ba0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	4b14      	ldr	r3, [pc, #80]	; (8001bfc <HAL_MspInit+0x5c>)
 8001bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bae:	4a13      	ldr	r2, [pc, #76]	; (8001bfc <HAL_MspInit+0x5c>)
 8001bb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bb4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <HAL_MspInit+0x5c>)
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bbe:	607b      	str	r3, [r7, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	603b      	str	r3, [r7, #0]
 8001bc6:	4b0d      	ldr	r3, [pc, #52]	; (8001bfc <HAL_MspInit+0x5c>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	4a0c      	ldr	r2, [pc, #48]	; (8001bfc <HAL_MspInit+0x5c>)
 8001bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <HAL_MspInit+0x5c>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bda:	603b      	str	r3, [r7, #0]
 8001bdc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bde:	2007      	movs	r0, #7
 8001be0:	f000 fc8e 	bl	8002500 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2100      	movs	r1, #0
 8001be8:	2005      	movs	r0, #5
 8001bea:	f000 fc94 	bl	8002516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001bee:	2005      	movs	r0, #5
 8001bf0:	f000 fcad 	bl	800254e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bf4:	bf00      	nop
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40023800 	.word	0x40023800

08001c00 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08a      	sub	sp, #40	; 0x28
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a29      	ldr	r2, [pc, #164]	; (8001cc4 <HAL_I2C_MspInit+0xc4>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d14b      	bne.n	8001cba <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	613b      	str	r3, [r7, #16]
 8001c26:	4b28      	ldr	r3, [pc, #160]	; (8001cc8 <HAL_I2C_MspInit+0xc8>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	4a27      	ldr	r2, [pc, #156]	; (8001cc8 <HAL_I2C_MspInit+0xc8>)
 8001c2c:	f043 0304 	orr.w	r3, r3, #4
 8001c30:	6313      	str	r3, [r2, #48]	; 0x30
 8001c32:	4b25      	ldr	r3, [pc, #148]	; (8001cc8 <HAL_I2C_MspInit+0xc8>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	f003 0304 	and.w	r3, r3, #4
 8001c3a:	613b      	str	r3, [r7, #16]
 8001c3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60fb      	str	r3, [r7, #12]
 8001c42:	4b21      	ldr	r3, [pc, #132]	; (8001cc8 <HAL_I2C_MspInit+0xc8>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	4a20      	ldr	r2, [pc, #128]	; (8001cc8 <HAL_I2C_MspInit+0xc8>)
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4e:	4b1e      	ldr	r3, [pc, #120]	; (8001cc8 <HAL_I2C_MspInit+0xc8>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	60fb      	str	r3, [r7, #12]
 8001c58:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c60:	2312      	movs	r3, #18
 8001c62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c64:	2301      	movs	r3, #1
 8001c66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c6c:	2304      	movs	r3, #4
 8001c6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	4619      	mov	r1, r3
 8001c76:	4815      	ldr	r0, [pc, #84]	; (8001ccc <HAL_I2C_MspInit+0xcc>)
 8001c78:	f000 fc84 	bl	8002584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c82:	2312      	movs	r3, #18
 8001c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c86:	2301      	movs	r3, #1
 8001c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c8e:	2304      	movs	r3, #4
 8001c90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c92:	f107 0314 	add.w	r3, r7, #20
 8001c96:	4619      	mov	r1, r3
 8001c98:	480d      	ldr	r0, [pc, #52]	; (8001cd0 <HAL_I2C_MspInit+0xd0>)
 8001c9a:	f000 fc73 	bl	8002584 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <HAL_I2C_MspInit+0xc8>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca6:	4a08      	ldr	r2, [pc, #32]	; (8001cc8 <HAL_I2C_MspInit+0xc8>)
 8001ca8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001cac:	6413      	str	r3, [r2, #64]	; 0x40
 8001cae:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <HAL_I2C_MspInit+0xc8>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001cba:	bf00      	nop
 8001cbc:	3728      	adds	r7, #40	; 0x28
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40005c00 	.word	0x40005c00
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	40020800 	.word	0x40020800
 8001cd0:	40020000 	.word	0x40020000

08001cd4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	; 0x28
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	60da      	str	r2, [r3, #12]
 8001cea:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a28      	ldr	r2, [pc, #160]	; (8001d94 <HAL_I2S_MspInit+0xc0>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d14a      	bne.n	8001d8c <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	4b27      	ldr	r3, [pc, #156]	; (8001d98 <HAL_I2S_MspInit+0xc4>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	4a26      	ldr	r2, [pc, #152]	; (8001d98 <HAL_I2S_MspInit+0xc4>)
 8001d00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d04:	6413      	str	r3, [r2, #64]	; 0x40
 8001d06:	4b24      	ldr	r3, [pc, #144]	; (8001d98 <HAL_I2S_MspInit+0xc4>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d0e:	613b      	str	r3, [r7, #16]
 8001d10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	4b20      	ldr	r3, [pc, #128]	; (8001d98 <HAL_I2S_MspInit+0xc4>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	4a1f      	ldr	r2, [pc, #124]	; (8001d98 <HAL_I2S_MspInit+0xc4>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	6313      	str	r3, [r2, #48]	; 0x30
 8001d22:	4b1d      	ldr	r3, [pc, #116]	; (8001d98 <HAL_I2S_MspInit+0xc4>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	4b19      	ldr	r3, [pc, #100]	; (8001d98 <HAL_I2S_MspInit+0xc4>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	4a18      	ldr	r2, [pc, #96]	; (8001d98 <HAL_I2S_MspInit+0xc4>)
 8001d38:	f043 0304 	orr.w	r3, r3, #4
 8001d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3e:	4b16      	ldr	r3, [pc, #88]	; (8001d98 <HAL_I2S_MspInit+0xc4>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	f003 0304 	and.w	r3, r3, #4
 8001d46:	60bb      	str	r3, [r7, #8]
 8001d48:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001d4a:	2310      	movs	r3, #16
 8001d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d56:	2300      	movs	r3, #0
 8001d58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d5a:	2306      	movs	r3, #6
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001d5e:	f107 0314 	add.w	r3, r7, #20
 8001d62:	4619      	mov	r1, r3
 8001d64:	480d      	ldr	r0, [pc, #52]	; (8001d9c <HAL_I2S_MspInit+0xc8>)
 8001d66:	f000 fc0d 	bl	8002584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001d6a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d7c:	2306      	movs	r3, #6
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d80:	f107 0314 	add.w	r3, r7, #20
 8001d84:	4619      	mov	r1, r3
 8001d86:	4806      	ldr	r0, [pc, #24]	; (8001da0 <HAL_I2S_MspInit+0xcc>)
 8001d88:	f000 fbfc 	bl	8002584 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001d8c:	bf00      	nop
 8001d8e:	3728      	adds	r7, #40	; 0x28
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40003c00 	.word	0x40003c00
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	40020000 	.word	0x40020000
 8001da0:	40020800 	.word	0x40020800

08001da4 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a0b      	ldr	r2, [pc, #44]	; (8001de0 <HAL_RNG_MspInit+0x3c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d10d      	bne.n	8001dd2 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <HAL_RNG_MspInit+0x40>)
 8001dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dbe:	4a09      	ldr	r2, [pc, #36]	; (8001de4 <HAL_RNG_MspInit+0x40>)
 8001dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dc4:	6353      	str	r3, [r2, #52]	; 0x34
 8001dc6:	4b07      	ldr	r3, [pc, #28]	; (8001de4 <HAL_RNG_MspInit+0x40>)
 8001dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8001dd2:	bf00      	nop
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	50060800 	.word	0x50060800
 8001de4:	40023800 	.word	0x40023800

08001de8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08c      	sub	sp, #48	; 0x30
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 031c 	add.w	r3, r7, #28
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a41      	ldr	r2, [pc, #260]	; (8001f0c <HAL_SPI_MspInit+0x124>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d12c      	bne.n	8001e64 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
 8001e0e:	4b40      	ldr	r3, [pc, #256]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e12:	4a3f      	ldr	r2, [pc, #252]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e18:	6453      	str	r3, [r2, #68]	; 0x44
 8001e1a:	4b3d      	ldr	r3, [pc, #244]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e22:	61bb      	str	r3, [r7, #24]
 8001e24:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	4b39      	ldr	r3, [pc, #228]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	4a38      	ldr	r2, [pc, #224]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6313      	str	r3, [r2, #48]	; 0x30
 8001e36:	4b36      	ldr	r3, [pc, #216]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	617b      	str	r3, [r7, #20]
 8001e40:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001e42:	23e0      	movs	r3, #224	; 0xe0
 8001e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e46:	2302      	movs	r3, #2
 8001e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e52:	2305      	movs	r3, #5
 8001e54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e56:	f107 031c 	add.w	r3, r7, #28
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	482d      	ldr	r0, [pc, #180]	; (8001f14 <HAL_SPI_MspInit+0x12c>)
 8001e5e:	f000 fb91 	bl	8002584 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001e62:	e04f      	b.n	8001f04 <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI2)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a2b      	ldr	r2, [pc, #172]	; (8001f18 <HAL_SPI_MspInit+0x130>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d14a      	bne.n	8001f04 <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
 8001e72:	4b27      	ldr	r3, [pc, #156]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	4a26      	ldr	r2, [pc, #152]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e7e:	4b24      	ldr	r3, [pc, #144]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e86:	613b      	str	r3, [r7, #16]
 8001e88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	4b20      	ldr	r3, [pc, #128]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	4a1f      	ldr	r2, [pc, #124]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e94:	f043 0304 	orr.w	r3, r3, #4
 8001e98:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a18      	ldr	r2, [pc, #96]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001eb0:	f043 0302 	orr.w	r3, r3, #2
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <HAL_SPI_MspInit+0x128>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ec2:	2304      	movs	r3, #4
 8001ec4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ed2:	2305      	movs	r3, #5
 8001ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ed6:	f107 031c 	add.w	r3, r7, #28
 8001eda:	4619      	mov	r1, r3
 8001edc:	480f      	ldr	r0, [pc, #60]	; (8001f1c <HAL_SPI_MspInit+0x134>)
 8001ede:	f000 fb51 	bl	8002584 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001ee2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ef4:	2305      	movs	r3, #5
 8001ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef8:	f107 031c 	add.w	r3, r7, #28
 8001efc:	4619      	mov	r1, r3
 8001efe:	4808      	ldr	r0, [pc, #32]	; (8001f20 <HAL_SPI_MspInit+0x138>)
 8001f00:	f000 fb40 	bl	8002584 <HAL_GPIO_Init>
}
 8001f04:	bf00      	nop
 8001f06:	3730      	adds	r7, #48	; 0x30
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40013000 	.word	0x40013000
 8001f10:	40023800 	.word	0x40023800
 8001f14:	40020000 	.word	0x40020000
 8001f18:	40003800 	.word	0x40003800
 8001f1c:	40020800 	.word	0x40020800
 8001f20:	40020400 	.word	0x40020400

08001f24 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	; 0x28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a19      	ldr	r2, [pc, #100]	; (8001fa8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d12c      	bne.n	8001fa0 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
 8001f4a:	4b18      	ldr	r3, [pc, #96]	; (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4e:	4a17      	ldr	r2, [pc, #92]	; (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	6453      	str	r3, [r2, #68]	; 0x44
 8001f56:	4b15      	ldr	r3, [pc, #84]	; (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	4b11      	ldr	r3, [pc, #68]	; (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	4a10      	ldr	r2, [pc, #64]	; (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f6c:	f043 0310 	orr.w	r3, r3, #16
 8001f70:	6313      	str	r3, [r2, #48]	; 0x30
 8001f72:	4b0e      	ldr	r3, [pc, #56]	; (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	f003 0310 	and.w	r3, r3, #16
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001f7e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f84:	2302      	movs	r3, #2
 8001f86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f90:	2301      	movs	r3, #1
 8001f92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f94:	f107 0314 	add.w	r3, r7, #20
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001f9c:	f000 faf2 	bl	8002584 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001fa0:	bf00      	nop
 8001fa2:	3728      	adds	r7, #40	; 0x28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40010000 	.word	0x40010000
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40021000 	.word	0x40021000

08001fb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fc4:	d10e      	bne.n	8001fe4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b16      	ldr	r3, [pc, #88]	; (8002024 <HAL_TIM_Base_MspInit+0x70>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	4a15      	ldr	r2, [pc, #84]	; (8002024 <HAL_TIM_Base_MspInit+0x70>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fd6:	4b13      	ldr	r3, [pc, #76]	; (8002024 <HAL_TIM_Base_MspInit+0x70>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001fe2:	e01a      	b.n	800201a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a0f      	ldr	r2, [pc, #60]	; (8002028 <HAL_TIM_Base_MspInit+0x74>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d115      	bne.n	800201a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60bb      	str	r3, [r7, #8]
 8001ff2:	4b0c      	ldr	r3, [pc, #48]	; (8002024 <HAL_TIM_Base_MspInit+0x70>)
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff6:	4a0b      	ldr	r2, [pc, #44]	; (8002024 <HAL_TIM_Base_MspInit+0x70>)
 8001ff8:	f043 0302 	orr.w	r3, r3, #2
 8001ffc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ffe:	4b09      	ldr	r3, [pc, #36]	; (8002024 <HAL_TIM_Base_MspInit+0x70>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	60bb      	str	r3, [r7, #8]
 8002008:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	2100      	movs	r1, #0
 800200e:	201d      	movs	r0, #29
 8002010:	f000 fa81 	bl	8002516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002014:	201d      	movs	r0, #29
 8002016:	f000 fa9a 	bl	800254e <HAL_NVIC_EnableIRQ>
}
 800201a:	bf00      	nop
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800
 8002028:	40000400 	.word	0x40000400

0800202c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002030:	e7fe      	b.n	8002030 <NMI_Handler+0x4>

08002032 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002032:	b480      	push	{r7}
 8002034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002036:	e7fe      	b.n	8002036 <HardFault_Handler+0x4>

08002038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800203c:	e7fe      	b.n	800203c <MemManage_Handler+0x4>

0800203e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800203e:	b480      	push	{r7}
 8002040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002042:	e7fe      	b.n	8002042 <BusFault_Handler+0x4>

08002044 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002048:	e7fe      	b.n	8002048 <UsageFault_Handler+0x4>

0800204a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002078:	f000 f92e 	bl	80022d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800207c:	bf00      	nop
 800207e:	bd80      	pop	{r7, pc}

08002080 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
	...

08002090 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  //const int i = 0;
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);			// For
 8002094:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002098:	481b      	ldr	r0, [pc, #108]	; (8002108 <TIM2_IRQHandler+0x78>)
 800209a:	f000 fc40 	bl	800291e <HAL_GPIO_TogglePin>
  // Changing duty cycle every interrupt. (Period = 0,01 sec)
  // Duty cycle from 0 to 100 and back
  if(movement == 0)			// Up
 800209e:	4b1b      	ldr	r3, [pc, #108]	; (800210c <TIM2_IRQHandler+0x7c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d111      	bne.n	80020ca <TIM2_IRQHandler+0x3a>
  {
	  if(i <= 200)
 80020a6:	4b1a      	ldr	r3, [pc, #104]	; (8002110 <TIM2_IRQHandler+0x80>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2bc8      	cmp	r3, #200	; 0xc8
 80020ac:	dc0a      	bgt.n	80020c4 <TIM2_IRQHandler+0x34>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i);
 80020ae:	4b18      	ldr	r3, [pc, #96]	; (8002110 <TIM2_IRQHandler+0x80>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	4b18      	ldr	r3, [pc, #96]	; (8002114 <TIM2_IRQHandler+0x84>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	635a      	str	r2, [r3, #52]	; 0x34
		  i++;
 80020b8:	4b15      	ldr	r3, [pc, #84]	; (8002110 <TIM2_IRQHandler+0x80>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	3301      	adds	r3, #1
 80020be:	4a14      	ldr	r2, [pc, #80]	; (8002110 <TIM2_IRQHandler+0x80>)
 80020c0:	6013      	str	r3, [r2, #0]
 80020c2:	e002      	b.n	80020ca <TIM2_IRQHandler+0x3a>
	  }
	  else
	  {
		  movement = 1;
 80020c4:	4b11      	ldr	r3, [pc, #68]	; (800210c <TIM2_IRQHandler+0x7c>)
 80020c6:	2201      	movs	r2, #1
 80020c8:	601a      	str	r2, [r3, #0]
	  }
  }


  if(movement == 1)			// Down
 80020ca:	4b10      	ldr	r3, [pc, #64]	; (800210c <TIM2_IRQHandler+0x7c>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d114      	bne.n	80020fc <TIM2_IRQHandler+0x6c>
  {
	  if( i >= 100)
 80020d2:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <TIM2_IRQHandler+0x80>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2b63      	cmp	r3, #99	; 0x63
 80020d8:	dd0a      	ble.n	80020f0 <TIM2_IRQHandler+0x60>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i);
 80020da:	4b0d      	ldr	r3, [pc, #52]	; (8002110 <TIM2_IRQHandler+0x80>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	4b0d      	ldr	r3, [pc, #52]	; (8002114 <TIM2_IRQHandler+0x84>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	635a      	str	r2, [r3, #52]	; 0x34
		  i--;
 80020e4:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <TIM2_IRQHandler+0x80>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	3b01      	subs	r3, #1
 80020ea:	4a09      	ldr	r2, [pc, #36]	; (8002110 <TIM2_IRQHandler+0x80>)
 80020ec:	6013      	str	r3, [r2, #0]
 80020ee:	e005      	b.n	80020fc <TIM2_IRQHandler+0x6c>
	  }
	  else
	  {
		  movement = 0;
 80020f0:	4b06      	ldr	r3, [pc, #24]	; (800210c <TIM2_IRQHandler+0x7c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
		  i = 100;
 80020f6:	4b06      	ldr	r3, [pc, #24]	; (8002110 <TIM2_IRQHandler+0x80>)
 80020f8:	2264      	movs	r2, #100	; 0x64
 80020fa:	601a      	str	r2, [r3, #0]
	  }
  }

 //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020fc:	4805      	ldr	r0, [pc, #20]	; (8002114 <TIM2_IRQHandler+0x84>)
 80020fe:	f004 ffa6 	bl	800704e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40020c00 	.word	0x40020c00
 800210c:	200000c4 	.word	0x200000c4
 8002110:	2000000c 	.word	0x2000000c
 8002114:	200002a4 	.word	0x200002a4

08002118 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 800211c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002120:	4804      	ldr	r0, [pc, #16]	; (8002134 <TIM3_IRQHandler+0x1c>)
 8002122:	f000 fbfc 	bl	800291e <HAL_GPIO_TogglePin>
  read_digits();
 8002126:	f7fe feb9 	bl	8000e9c <read_digits>

	//keyboard_test();
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800212a:	4803      	ldr	r0, [pc, #12]	; (8002138 <TIM3_IRQHandler+0x20>)
 800212c:	f004 ff8f 	bl	800704e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40020c00 	.word	0x40020c00
 8002138:	200001ac 	.word	0x200001ac

0800213c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002140:	4802      	ldr	r0, [pc, #8]	; (800214c <OTG_FS_IRQHandler+0x10>)
 8002142:	f000 fe71 	bl	8002e28 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000710 	.word	0x20000710

08002150 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002158:	4a14      	ldr	r2, [pc, #80]	; (80021ac <_sbrk+0x5c>)
 800215a:	4b15      	ldr	r3, [pc, #84]	; (80021b0 <_sbrk+0x60>)
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002164:	4b13      	ldr	r3, [pc, #76]	; (80021b4 <_sbrk+0x64>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d102      	bne.n	8002172 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800216c:	4b11      	ldr	r3, [pc, #68]	; (80021b4 <_sbrk+0x64>)
 800216e:	4a12      	ldr	r2, [pc, #72]	; (80021b8 <_sbrk+0x68>)
 8002170:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002172:	4b10      	ldr	r3, [pc, #64]	; (80021b4 <_sbrk+0x64>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	429a      	cmp	r2, r3
 800217e:	d207      	bcs.n	8002190 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002180:	f008 ff2a 	bl	800afd8 <__errno>
 8002184:	4603      	mov	r3, r0
 8002186:	220c      	movs	r2, #12
 8002188:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800218a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800218e:	e009      	b.n	80021a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002190:	4b08      	ldr	r3, [pc, #32]	; (80021b4 <_sbrk+0x64>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002196:	4b07      	ldr	r3, [pc, #28]	; (80021b4 <_sbrk+0x64>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4413      	add	r3, r2
 800219e:	4a05      	ldr	r2, [pc, #20]	; (80021b4 <_sbrk+0x64>)
 80021a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021a2:	68fb      	ldr	r3, [r7, #12]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20020000 	.word	0x20020000
 80021b0:	00000400 	.word	0x00000400
 80021b4:	200000c8 	.word	0x200000c8
 80021b8:	20000a28 	.word	0x20000a28

080021bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021c0:	4b06      	ldr	r3, [pc, #24]	; (80021dc <SystemInit+0x20>)
 80021c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c6:	4a05      	ldr	r2, [pc, #20]	; (80021dc <SystemInit+0x20>)
 80021c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	e000ed00 	.word	0xe000ed00

080021e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002218 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021e4:	480d      	ldr	r0, [pc, #52]	; (800221c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021e6:	490e      	ldr	r1, [pc, #56]	; (8002220 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021e8:	4a0e      	ldr	r2, [pc, #56]	; (8002224 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021ec:	e002      	b.n	80021f4 <LoopCopyDataInit>

080021ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021f2:	3304      	adds	r3, #4

080021f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021f8:	d3f9      	bcc.n	80021ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021fa:	4a0b      	ldr	r2, [pc, #44]	; (8002228 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021fc:	4c0b      	ldr	r4, [pc, #44]	; (800222c <LoopFillZerobss+0x26>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002200:	e001      	b.n	8002206 <LoopFillZerobss>

08002202 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002202:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002204:	3204      	adds	r2, #4

08002206 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002206:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002208:	d3fb      	bcc.n	8002202 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800220a:	f7ff ffd7 	bl	80021bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800220e:	f008 fee9 	bl	800afe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002212:	f7ff f849 	bl	80012a8 <main>
  bx  lr    
 8002216:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002218:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800221c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002220:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8002224:	0800b230 	.word	0x0800b230
  ldr r2, =_sbss
 8002228:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 800222c:	20000a24 	.word	0x20000a24

08002230 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002230:	e7fe      	b.n	8002230 <ADC_IRQHandler>
	...

08002234 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002238:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <HAL_Init+0x40>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0d      	ldr	r2, [pc, #52]	; (8002274 <HAL_Init+0x40>)
 800223e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002242:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002244:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <HAL_Init+0x40>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a0a      	ldr	r2, [pc, #40]	; (8002274 <HAL_Init+0x40>)
 800224a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800224e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <HAL_Init+0x40>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a07      	ldr	r2, [pc, #28]	; (8002274 <HAL_Init+0x40>)
 8002256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800225a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800225c:	2003      	movs	r0, #3
 800225e:	f000 f94f 	bl	8002500 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002262:	2000      	movs	r0, #0
 8002264:	f000 f808 	bl	8002278 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002268:	f7ff fc9a 	bl	8001ba0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40023c00 	.word	0x40023c00

08002278 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002280:	4b12      	ldr	r3, [pc, #72]	; (80022cc <HAL_InitTick+0x54>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <HAL_InitTick+0x58>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	4619      	mov	r1, r3
 800228a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800228e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002292:	fbb2 f3f3 	udiv	r3, r2, r3
 8002296:	4618      	mov	r0, r3
 8002298:	f000 f967 	bl	800256a <HAL_SYSTICK_Config>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e00e      	b.n	80022c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b0f      	cmp	r3, #15
 80022aa:	d80a      	bhi.n	80022c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ac:	2200      	movs	r2, #0
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80022b4:	f000 f92f 	bl	8002516 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022b8:	4a06      	ldr	r2, [pc, #24]	; (80022d4 <HAL_InitTick+0x5c>)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022be:	2300      	movs	r3, #0
 80022c0:	e000      	b.n	80022c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000010 	.word	0x20000010
 80022d0:	20000018 	.word	0x20000018
 80022d4:	20000014 	.word	0x20000014

080022d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022dc:	4b06      	ldr	r3, [pc, #24]	; (80022f8 <HAL_IncTick+0x20>)
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	461a      	mov	r2, r3
 80022e2:	4b06      	ldr	r3, [pc, #24]	; (80022fc <HAL_IncTick+0x24>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4413      	add	r3, r2
 80022e8:	4a04      	ldr	r2, [pc, #16]	; (80022fc <HAL_IncTick+0x24>)
 80022ea:	6013      	str	r3, [r2, #0]
}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	20000018 	.word	0x20000018
 80022fc:	20000334 	.word	0x20000334

08002300 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  return uwTick;
 8002304:	4b03      	ldr	r3, [pc, #12]	; (8002314 <HAL_GetTick+0x14>)
 8002306:	681b      	ldr	r3, [r3, #0]
}
 8002308:	4618      	mov	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	20000334 	.word	0x20000334

08002318 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002320:	f7ff ffee 	bl	8002300 <HAL_GetTick>
 8002324:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002330:	d005      	beq.n	800233e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002332:	4b0a      	ldr	r3, [pc, #40]	; (800235c <HAL_Delay+0x44>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	461a      	mov	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	4413      	add	r3, r2
 800233c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800233e:	bf00      	nop
 8002340:	f7ff ffde 	bl	8002300 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	429a      	cmp	r2, r3
 800234e:	d8f7      	bhi.n	8002340 <HAL_Delay+0x28>
  {
  }
}
 8002350:	bf00      	nop
 8002352:	bf00      	nop
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000018 	.word	0x20000018

08002360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002370:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002376:	68ba      	ldr	r2, [r7, #8]
 8002378:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800237c:	4013      	ands	r3, r2
 800237e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002388:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800238c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002392:	4a04      	ldr	r2, [pc, #16]	; (80023a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	60d3      	str	r3, [r2, #12]
}
 8002398:	bf00      	nop
 800239a:	3714      	adds	r7, #20
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023ac:	4b04      	ldr	r3, [pc, #16]	; (80023c0 <__NVIC_GetPriorityGrouping+0x18>)
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	0a1b      	lsrs	r3, r3, #8
 80023b2:	f003 0307 	and.w	r3, r3, #7
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	db0b      	blt.n	80023ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	f003 021f 	and.w	r2, r3, #31
 80023dc:	4907      	ldr	r1, [pc, #28]	; (80023fc <__NVIC_EnableIRQ+0x38>)
 80023de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e2:	095b      	lsrs	r3, r3, #5
 80023e4:	2001      	movs	r0, #1
 80023e6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	e000e100 	.word	0xe000e100

08002400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	6039      	str	r1, [r7, #0]
 800240a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800240c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002410:	2b00      	cmp	r3, #0
 8002412:	db0a      	blt.n	800242a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	b2da      	uxtb	r2, r3
 8002418:	490c      	ldr	r1, [pc, #48]	; (800244c <__NVIC_SetPriority+0x4c>)
 800241a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241e:	0112      	lsls	r2, r2, #4
 8002420:	b2d2      	uxtb	r2, r2
 8002422:	440b      	add	r3, r1
 8002424:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002428:	e00a      	b.n	8002440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	b2da      	uxtb	r2, r3
 800242e:	4908      	ldr	r1, [pc, #32]	; (8002450 <__NVIC_SetPriority+0x50>)
 8002430:	79fb      	ldrb	r3, [r7, #7]
 8002432:	f003 030f 	and.w	r3, r3, #15
 8002436:	3b04      	subs	r3, #4
 8002438:	0112      	lsls	r2, r2, #4
 800243a:	b2d2      	uxtb	r2, r2
 800243c:	440b      	add	r3, r1
 800243e:	761a      	strb	r2, [r3, #24]
}
 8002440:	bf00      	nop
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	e000e100 	.word	0xe000e100
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002454:	b480      	push	{r7}
 8002456:	b089      	sub	sp, #36	; 0x24
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	f1c3 0307 	rsb	r3, r3, #7
 800246e:	2b04      	cmp	r3, #4
 8002470:	bf28      	it	cs
 8002472:	2304      	movcs	r3, #4
 8002474:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	3304      	adds	r3, #4
 800247a:	2b06      	cmp	r3, #6
 800247c:	d902      	bls.n	8002484 <NVIC_EncodePriority+0x30>
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	3b03      	subs	r3, #3
 8002482:	e000      	b.n	8002486 <NVIC_EncodePriority+0x32>
 8002484:	2300      	movs	r3, #0
 8002486:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002488:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	43da      	mvns	r2, r3
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	401a      	ands	r2, r3
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800249c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	fa01 f303 	lsl.w	r3, r1, r3
 80024a6:	43d9      	mvns	r1, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024ac:	4313      	orrs	r3, r2
         );
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3724      	adds	r7, #36	; 0x24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
	...

080024bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024cc:	d301      	bcc.n	80024d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024ce:	2301      	movs	r3, #1
 80024d0:	e00f      	b.n	80024f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024d2:	4a0a      	ldr	r2, [pc, #40]	; (80024fc <SysTick_Config+0x40>)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	3b01      	subs	r3, #1
 80024d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024da:	210f      	movs	r1, #15
 80024dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024e0:	f7ff ff8e 	bl	8002400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024e4:	4b05      	ldr	r3, [pc, #20]	; (80024fc <SysTick_Config+0x40>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ea:	4b04      	ldr	r3, [pc, #16]	; (80024fc <SysTick_Config+0x40>)
 80024ec:	2207      	movs	r2, #7
 80024ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	e000e010 	.word	0xe000e010

08002500 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7ff ff29 	bl	8002360 <__NVIC_SetPriorityGrouping>
}
 800250e:	bf00      	nop
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002516:	b580      	push	{r7, lr}
 8002518:	b086      	sub	sp, #24
 800251a:	af00      	add	r7, sp, #0
 800251c:	4603      	mov	r3, r0
 800251e:	60b9      	str	r1, [r7, #8]
 8002520:	607a      	str	r2, [r7, #4]
 8002522:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002524:	2300      	movs	r3, #0
 8002526:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002528:	f7ff ff3e 	bl	80023a8 <__NVIC_GetPriorityGrouping>
 800252c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	68b9      	ldr	r1, [r7, #8]
 8002532:	6978      	ldr	r0, [r7, #20]
 8002534:	f7ff ff8e 	bl	8002454 <NVIC_EncodePriority>
 8002538:	4602      	mov	r2, r0
 800253a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800253e:	4611      	mov	r1, r2
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ff5d 	bl	8002400 <__NVIC_SetPriority>
}
 8002546:	bf00      	nop
 8002548:	3718      	adds	r7, #24
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b082      	sub	sp, #8
 8002552:	af00      	add	r7, sp, #0
 8002554:	4603      	mov	r3, r0
 8002556:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff ff31 	bl	80023c4 <__NVIC_EnableIRQ>
}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b082      	sub	sp, #8
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7ff ffa2 	bl	80024bc <SysTick_Config>
 8002578:	4603      	mov	r3, r0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002584:	b480      	push	{r7}
 8002586:	b089      	sub	sp, #36	; 0x24
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800258e:	2300      	movs	r3, #0
 8002590:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002592:	2300      	movs	r3, #0
 8002594:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002596:	2300      	movs	r3, #0
 8002598:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800259a:	2300      	movs	r3, #0
 800259c:	61fb      	str	r3, [r7, #28]
 800259e:	e16b      	b.n	8002878 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025a0:	2201      	movs	r2, #1
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	4013      	ands	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	f040 815a 	bne.w	8002872 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f003 0303 	and.w	r3, r3, #3
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d005      	beq.n	80025d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d130      	bne.n	8002638 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	2203      	movs	r2, #3
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	43db      	mvns	r3, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4013      	ands	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	68da      	ldr	r2, [r3, #12]
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800260c:	2201      	movs	r2, #1
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	091b      	lsrs	r3, r3, #4
 8002622:	f003 0201 	and.w	r2, r3, #1
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4313      	orrs	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f003 0303 	and.w	r3, r3, #3
 8002640:	2b03      	cmp	r3, #3
 8002642:	d017      	beq.n	8002674 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	2203      	movs	r2, #3
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4013      	ands	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	4313      	orrs	r3, r2
 800266c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f003 0303 	and.w	r3, r3, #3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d123      	bne.n	80026c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	08da      	lsrs	r2, r3, #3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3208      	adds	r2, #8
 8002688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800268c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	220f      	movs	r2, #15
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	43db      	mvns	r3, r3
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4013      	ands	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	691a      	ldr	r2, [r3, #16]
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	08da      	lsrs	r2, r3, #3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3208      	adds	r2, #8
 80026c2:	69b9      	ldr	r1, [r7, #24]
 80026c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	2203      	movs	r2, #3
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4013      	ands	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f003 0203 	and.w	r2, r3, #3
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002704:	2b00      	cmp	r3, #0
 8002706:	f000 80b4 	beq.w	8002872 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800270a:	2300      	movs	r3, #0
 800270c:	60fb      	str	r3, [r7, #12]
 800270e:	4b60      	ldr	r3, [pc, #384]	; (8002890 <HAL_GPIO_Init+0x30c>)
 8002710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002712:	4a5f      	ldr	r2, [pc, #380]	; (8002890 <HAL_GPIO_Init+0x30c>)
 8002714:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002718:	6453      	str	r3, [r2, #68]	; 0x44
 800271a:	4b5d      	ldr	r3, [pc, #372]	; (8002890 <HAL_GPIO_Init+0x30c>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002726:	4a5b      	ldr	r2, [pc, #364]	; (8002894 <HAL_GPIO_Init+0x310>)
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	089b      	lsrs	r3, r3, #2
 800272c:	3302      	adds	r3, #2
 800272e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	220f      	movs	r2, #15
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43db      	mvns	r3, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4013      	ands	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a52      	ldr	r2, [pc, #328]	; (8002898 <HAL_GPIO_Init+0x314>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d02b      	beq.n	80027aa <HAL_GPIO_Init+0x226>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a51      	ldr	r2, [pc, #324]	; (800289c <HAL_GPIO_Init+0x318>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d025      	beq.n	80027a6 <HAL_GPIO_Init+0x222>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a50      	ldr	r2, [pc, #320]	; (80028a0 <HAL_GPIO_Init+0x31c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d01f      	beq.n	80027a2 <HAL_GPIO_Init+0x21e>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a4f      	ldr	r2, [pc, #316]	; (80028a4 <HAL_GPIO_Init+0x320>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d019      	beq.n	800279e <HAL_GPIO_Init+0x21a>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a4e      	ldr	r2, [pc, #312]	; (80028a8 <HAL_GPIO_Init+0x324>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d013      	beq.n	800279a <HAL_GPIO_Init+0x216>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a4d      	ldr	r2, [pc, #308]	; (80028ac <HAL_GPIO_Init+0x328>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d00d      	beq.n	8002796 <HAL_GPIO_Init+0x212>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a4c      	ldr	r2, [pc, #304]	; (80028b0 <HAL_GPIO_Init+0x32c>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d007      	beq.n	8002792 <HAL_GPIO_Init+0x20e>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a4b      	ldr	r2, [pc, #300]	; (80028b4 <HAL_GPIO_Init+0x330>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d101      	bne.n	800278e <HAL_GPIO_Init+0x20a>
 800278a:	2307      	movs	r3, #7
 800278c:	e00e      	b.n	80027ac <HAL_GPIO_Init+0x228>
 800278e:	2308      	movs	r3, #8
 8002790:	e00c      	b.n	80027ac <HAL_GPIO_Init+0x228>
 8002792:	2306      	movs	r3, #6
 8002794:	e00a      	b.n	80027ac <HAL_GPIO_Init+0x228>
 8002796:	2305      	movs	r3, #5
 8002798:	e008      	b.n	80027ac <HAL_GPIO_Init+0x228>
 800279a:	2304      	movs	r3, #4
 800279c:	e006      	b.n	80027ac <HAL_GPIO_Init+0x228>
 800279e:	2303      	movs	r3, #3
 80027a0:	e004      	b.n	80027ac <HAL_GPIO_Init+0x228>
 80027a2:	2302      	movs	r3, #2
 80027a4:	e002      	b.n	80027ac <HAL_GPIO_Init+0x228>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e000      	b.n	80027ac <HAL_GPIO_Init+0x228>
 80027aa:	2300      	movs	r3, #0
 80027ac:	69fa      	ldr	r2, [r7, #28]
 80027ae:	f002 0203 	and.w	r2, r2, #3
 80027b2:	0092      	lsls	r2, r2, #2
 80027b4:	4093      	lsls	r3, r2
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027bc:	4935      	ldr	r1, [pc, #212]	; (8002894 <HAL_GPIO_Init+0x310>)
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	089b      	lsrs	r3, r3, #2
 80027c2:	3302      	adds	r3, #2
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027ca:	4b3b      	ldr	r3, [pc, #236]	; (80028b8 <HAL_GPIO_Init+0x334>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	43db      	mvns	r3, r3
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	4013      	ands	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027ee:	4a32      	ldr	r2, [pc, #200]	; (80028b8 <HAL_GPIO_Init+0x334>)
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80027f4:	4b30      	ldr	r3, [pc, #192]	; (80028b8 <HAL_GPIO_Init+0x334>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	43db      	mvns	r3, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4013      	ands	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d003      	beq.n	8002818 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	4313      	orrs	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002818:	4a27      	ldr	r2, [pc, #156]	; (80028b8 <HAL_GPIO_Init+0x334>)
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800281e:	4b26      	ldr	r3, [pc, #152]	; (80028b8 <HAL_GPIO_Init+0x334>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	43db      	mvns	r3, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4013      	ands	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002842:	4a1d      	ldr	r2, [pc, #116]	; (80028b8 <HAL_GPIO_Init+0x334>)
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002848:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <HAL_GPIO_Init+0x334>)
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	43db      	mvns	r3, r3
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	4013      	ands	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d003      	beq.n	800286c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4313      	orrs	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800286c:	4a12      	ldr	r2, [pc, #72]	; (80028b8 <HAL_GPIO_Init+0x334>)
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	3301      	adds	r3, #1
 8002876:	61fb      	str	r3, [r7, #28]
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	2b0f      	cmp	r3, #15
 800287c:	f67f ae90 	bls.w	80025a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002880:	bf00      	nop
 8002882:	bf00      	nop
 8002884:	3724      	adds	r7, #36	; 0x24
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	40023800 	.word	0x40023800
 8002894:	40013800 	.word	0x40013800
 8002898:	40020000 	.word	0x40020000
 800289c:	40020400 	.word	0x40020400
 80028a0:	40020800 	.word	0x40020800
 80028a4:	40020c00 	.word	0x40020c00
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40021400 	.word	0x40021400
 80028b0:	40021800 	.word	0x40021800
 80028b4:	40021c00 	.word	0x40021c00
 80028b8:	40013c00 	.word	0x40013c00

080028bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	887b      	ldrh	r3, [r7, #2]
 80028ce:	4013      	ands	r3, r2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d002      	beq.n	80028da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028d4:	2301      	movs	r3, #1
 80028d6:	73fb      	strb	r3, [r7, #15]
 80028d8:	e001      	b.n	80028de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028da:	2300      	movs	r3, #0
 80028dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028de:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3714      	adds	r7, #20
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	460b      	mov	r3, r1
 80028f6:	807b      	strh	r3, [r7, #2]
 80028f8:	4613      	mov	r3, r2
 80028fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028fc:	787b      	ldrb	r3, [r7, #1]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002902:	887a      	ldrh	r2, [r7, #2]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002908:	e003      	b.n	8002912 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800290a:	887b      	ldrh	r3, [r7, #2]
 800290c:	041a      	lsls	r2, r3, #16
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	619a      	str	r2, [r3, #24]
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800291e:	b480      	push	{r7}
 8002920:	b085      	sub	sp, #20
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	460b      	mov	r3, r1
 8002928:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002930:	887a      	ldrh	r2, [r7, #2]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	4013      	ands	r3, r2
 8002936:	041a      	lsls	r2, r3, #16
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	43d9      	mvns	r1, r3
 800293c:	887b      	ldrh	r3, [r7, #2]
 800293e:	400b      	ands	r3, r1
 8002940:	431a      	orrs	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	619a      	str	r2, [r3, #24]
}
 8002946:	bf00      	nop
 8002948:	3714      	adds	r7, #20
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002952:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002954:	b08f      	sub	sp, #60	; 0x3c
 8002956:	af0a      	add	r7, sp, #40	; 0x28
 8002958:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e054      	b.n	8002a0e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2b00      	cmp	r3, #0
 8002974:	d106      	bne.n	8002984 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f008 f880 	bl	800aa84 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2203      	movs	r2, #3
 8002988:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002994:	2b00      	cmp	r3, #0
 8002996:	d102      	bne.n	800299e <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f005 fa22 	bl	8007dec <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	603b      	str	r3, [r7, #0]
 80029ae:	687e      	ldr	r6, [r7, #4]
 80029b0:	466d      	mov	r5, sp
 80029b2:	f106 0410 	add.w	r4, r6, #16
 80029b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029c2:	e885 0003 	stmia.w	r5, {r0, r1}
 80029c6:	1d33      	adds	r3, r6, #4
 80029c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029ca:	6838      	ldr	r0, [r7, #0]
 80029cc:	f005 f99c 	bl	8007d08 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2101      	movs	r1, #1
 80029d6:	4618      	mov	r0, r3
 80029d8:	f005 fa19 	bl	8007e0e <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	603b      	str	r3, [r7, #0]
 80029e2:	687e      	ldr	r6, [r7, #4]
 80029e4:	466d      	mov	r5, sp
 80029e6:	f106 0410 	add.w	r4, r6, #16
 80029ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80029fa:	1d33      	adds	r3, r6, #4
 80029fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029fe:	6838      	ldr	r0, [r7, #0]
 8002a00:	f005 fb2c 	bl	800805c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a16 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002a16:	b590      	push	{r4, r7, lr}
 8002a18:	b089      	sub	sp, #36	; 0x24
 8002a1a:	af04      	add	r7, sp, #16
 8002a1c:	6078      	str	r0, [r7, #4]
 8002a1e:	4608      	mov	r0, r1
 8002a20:	4611      	mov	r1, r2
 8002a22:	461a      	mov	r2, r3
 8002a24:	4603      	mov	r3, r0
 8002a26:	70fb      	strb	r3, [r7, #3]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	70bb      	strb	r3, [r7, #2]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d101      	bne.n	8002a3e <HAL_HCD_HC_Init+0x28>
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	e076      	b.n	8002b2c <HAL_HCD_HC_Init+0x116>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2201      	movs	r2, #1
 8002a42:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002a46:	78fb      	ldrb	r3, [r7, #3]
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	212c      	movs	r1, #44	; 0x2c
 8002a4c:	fb01 f303 	mul.w	r3, r1, r3
 8002a50:	4413      	add	r3, r2
 8002a52:	333d      	adds	r3, #61	; 0x3d
 8002a54:	2200      	movs	r2, #0
 8002a56:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002a58:	78fb      	ldrb	r3, [r7, #3]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	212c      	movs	r1, #44	; 0x2c
 8002a5e:	fb01 f303 	mul.w	r3, r1, r3
 8002a62:	4413      	add	r3, r2
 8002a64:	3338      	adds	r3, #56	; 0x38
 8002a66:	787a      	ldrb	r2, [r7, #1]
 8002a68:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002a6a:	78fb      	ldrb	r3, [r7, #3]
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	212c      	movs	r1, #44	; 0x2c
 8002a70:	fb01 f303 	mul.w	r3, r1, r3
 8002a74:	4413      	add	r3, r2
 8002a76:	3340      	adds	r3, #64	; 0x40
 8002a78:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002a7a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002a7c:	78fb      	ldrb	r3, [r7, #3]
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	212c      	movs	r1, #44	; 0x2c
 8002a82:	fb01 f303 	mul.w	r3, r1, r3
 8002a86:	4413      	add	r3, r2
 8002a88:	3339      	adds	r3, #57	; 0x39
 8002a8a:	78fa      	ldrb	r2, [r7, #3]
 8002a8c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002a8e:	78fb      	ldrb	r3, [r7, #3]
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	212c      	movs	r1, #44	; 0x2c
 8002a94:	fb01 f303 	mul.w	r3, r1, r3
 8002a98:	4413      	add	r3, r2
 8002a9a:	333f      	adds	r3, #63	; 0x3f
 8002a9c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002aa0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002aa2:	78fb      	ldrb	r3, [r7, #3]
 8002aa4:	78ba      	ldrb	r2, [r7, #2]
 8002aa6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002aaa:	b2d0      	uxtb	r0, r2
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	212c      	movs	r1, #44	; 0x2c
 8002ab0:	fb01 f303 	mul.w	r3, r1, r3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	333a      	adds	r3, #58	; 0x3a
 8002ab8:	4602      	mov	r2, r0
 8002aba:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002abc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	da09      	bge.n	8002ad8 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002ac4:	78fb      	ldrb	r3, [r7, #3]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	212c      	movs	r1, #44	; 0x2c
 8002aca:	fb01 f303 	mul.w	r3, r1, r3
 8002ace:	4413      	add	r3, r2
 8002ad0:	333b      	adds	r3, #59	; 0x3b
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	701a      	strb	r2, [r3, #0]
 8002ad6:	e008      	b.n	8002aea <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002ad8:	78fb      	ldrb	r3, [r7, #3]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	212c      	movs	r1, #44	; 0x2c
 8002ade:	fb01 f303 	mul.w	r3, r1, r3
 8002ae2:	4413      	add	r3, r2
 8002ae4:	333b      	adds	r3, #59	; 0x3b
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002aea:	78fb      	ldrb	r3, [r7, #3]
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	212c      	movs	r1, #44	; 0x2c
 8002af0:	fb01 f303 	mul.w	r3, r1, r3
 8002af4:	4413      	add	r3, r2
 8002af6:	333c      	adds	r3, #60	; 0x3c
 8002af8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002afc:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6818      	ldr	r0, [r3, #0]
 8002b02:	787c      	ldrb	r4, [r7, #1]
 8002b04:	78ba      	ldrb	r2, [r7, #2]
 8002b06:	78f9      	ldrb	r1, [r7, #3]
 8002b08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002b0a:	9302      	str	r3, [sp, #8]
 8002b0c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b10:	9301      	str	r3, [sp, #4]
 8002b12:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	4623      	mov	r3, r4
 8002b1a:	f005 fc21 	bl	8008360 <USB_HC_Init>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd90      	pop	{r4, r7, pc}

08002b34 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002b40:	2300      	movs	r3, #0
 8002b42:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d101      	bne.n	8002b52 <HAL_HCD_HC_Halt+0x1e>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	e00f      	b.n	8002b72 <HAL_HCD_HC_Halt+0x3e>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	78fa      	ldrb	r2, [r7, #3]
 8002b60:	4611      	mov	r1, r2
 8002b62:	4618      	mov	r0, r3
 8002b64:	f005 fe5d 	bl	8008822 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
	...

08002b7c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	4608      	mov	r0, r1
 8002b86:	4611      	mov	r1, r2
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	70fb      	strb	r3, [r7, #3]
 8002b8e:	460b      	mov	r3, r1
 8002b90:	70bb      	strb	r3, [r7, #2]
 8002b92:	4613      	mov	r3, r2
 8002b94:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002b96:	78fb      	ldrb	r3, [r7, #3]
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	212c      	movs	r1, #44	; 0x2c
 8002b9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ba0:	4413      	add	r3, r2
 8002ba2:	333b      	adds	r3, #59	; 0x3b
 8002ba4:	78ba      	ldrb	r2, [r7, #2]
 8002ba6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002ba8:	78fb      	ldrb	r3, [r7, #3]
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	212c      	movs	r1, #44	; 0x2c
 8002bae:	fb01 f303 	mul.w	r3, r1, r3
 8002bb2:	4413      	add	r3, r2
 8002bb4:	333f      	adds	r3, #63	; 0x3f
 8002bb6:	787a      	ldrb	r2, [r7, #1]
 8002bb8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002bba:	7c3b      	ldrb	r3, [r7, #16]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d112      	bne.n	8002be6 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002bc0:	78fb      	ldrb	r3, [r7, #3]
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	212c      	movs	r1, #44	; 0x2c
 8002bc6:	fb01 f303 	mul.w	r3, r1, r3
 8002bca:	4413      	add	r3, r2
 8002bcc:	3342      	adds	r3, #66	; 0x42
 8002bce:	2203      	movs	r2, #3
 8002bd0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002bd2:	78fb      	ldrb	r3, [r7, #3]
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	212c      	movs	r1, #44	; 0x2c
 8002bd8:	fb01 f303 	mul.w	r3, r1, r3
 8002bdc:	4413      	add	r3, r2
 8002bde:	333d      	adds	r3, #61	; 0x3d
 8002be0:	7f3a      	ldrb	r2, [r7, #28]
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	e008      	b.n	8002bf8 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002be6:	78fb      	ldrb	r3, [r7, #3]
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	212c      	movs	r1, #44	; 0x2c
 8002bec:	fb01 f303 	mul.w	r3, r1, r3
 8002bf0:	4413      	add	r3, r2
 8002bf2:	3342      	adds	r3, #66	; 0x42
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002bf8:	787b      	ldrb	r3, [r7, #1]
 8002bfa:	2b03      	cmp	r3, #3
 8002bfc:	f200 80c6 	bhi.w	8002d8c <HAL_HCD_HC_SubmitRequest+0x210>
 8002c00:	a201      	add	r2, pc, #4	; (adr r2, 8002c08 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c06:	bf00      	nop
 8002c08:	08002c19 	.word	0x08002c19
 8002c0c:	08002d79 	.word	0x08002d79
 8002c10:	08002c7d 	.word	0x08002c7d
 8002c14:	08002cfb 	.word	0x08002cfb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002c18:	7c3b      	ldrb	r3, [r7, #16]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	f040 80b8 	bne.w	8002d90 <HAL_HCD_HC_SubmitRequest+0x214>
 8002c20:	78bb      	ldrb	r3, [r7, #2]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f040 80b4 	bne.w	8002d90 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002c28:	8b3b      	ldrh	r3, [r7, #24]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d108      	bne.n	8002c40 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002c2e:	78fb      	ldrb	r3, [r7, #3]
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	212c      	movs	r1, #44	; 0x2c
 8002c34:	fb01 f303 	mul.w	r3, r1, r3
 8002c38:	4413      	add	r3, r2
 8002c3a:	3355      	adds	r3, #85	; 0x55
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002c40:	78fb      	ldrb	r3, [r7, #3]
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	212c      	movs	r1, #44	; 0x2c
 8002c46:	fb01 f303 	mul.w	r3, r1, r3
 8002c4a:	4413      	add	r3, r2
 8002c4c:	3355      	adds	r3, #85	; 0x55
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d109      	bne.n	8002c68 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002c54:	78fb      	ldrb	r3, [r7, #3]
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	212c      	movs	r1, #44	; 0x2c
 8002c5a:	fb01 f303 	mul.w	r3, r1, r3
 8002c5e:	4413      	add	r3, r2
 8002c60:	3342      	adds	r3, #66	; 0x42
 8002c62:	2200      	movs	r2, #0
 8002c64:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002c66:	e093      	b.n	8002d90 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c68:	78fb      	ldrb	r3, [r7, #3]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	212c      	movs	r1, #44	; 0x2c
 8002c6e:	fb01 f303 	mul.w	r3, r1, r3
 8002c72:	4413      	add	r3, r2
 8002c74:	3342      	adds	r3, #66	; 0x42
 8002c76:	2202      	movs	r2, #2
 8002c78:	701a      	strb	r2, [r3, #0]
      break;
 8002c7a:	e089      	b.n	8002d90 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002c7c:	78bb      	ldrb	r3, [r7, #2]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d11d      	bne.n	8002cbe <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002c82:	78fb      	ldrb	r3, [r7, #3]
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	212c      	movs	r1, #44	; 0x2c
 8002c88:	fb01 f303 	mul.w	r3, r1, r3
 8002c8c:	4413      	add	r3, r2
 8002c8e:	3355      	adds	r3, #85	; 0x55
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d109      	bne.n	8002caa <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002c96:	78fb      	ldrb	r3, [r7, #3]
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	212c      	movs	r1, #44	; 0x2c
 8002c9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ca0:	4413      	add	r3, r2
 8002ca2:	3342      	adds	r3, #66	; 0x42
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002ca8:	e073      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002caa:	78fb      	ldrb	r3, [r7, #3]
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	212c      	movs	r1, #44	; 0x2c
 8002cb0:	fb01 f303 	mul.w	r3, r1, r3
 8002cb4:	4413      	add	r3, r2
 8002cb6:	3342      	adds	r3, #66	; 0x42
 8002cb8:	2202      	movs	r2, #2
 8002cba:	701a      	strb	r2, [r3, #0]
      break;
 8002cbc:	e069      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002cbe:	78fb      	ldrb	r3, [r7, #3]
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	212c      	movs	r1, #44	; 0x2c
 8002cc4:	fb01 f303 	mul.w	r3, r1, r3
 8002cc8:	4413      	add	r3, r2
 8002cca:	3354      	adds	r3, #84	; 0x54
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d109      	bne.n	8002ce6 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002cd2:	78fb      	ldrb	r3, [r7, #3]
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	212c      	movs	r1, #44	; 0x2c
 8002cd8:	fb01 f303 	mul.w	r3, r1, r3
 8002cdc:	4413      	add	r3, r2
 8002cde:	3342      	adds	r3, #66	; 0x42
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	701a      	strb	r2, [r3, #0]
      break;
 8002ce4:	e055      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ce6:	78fb      	ldrb	r3, [r7, #3]
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	212c      	movs	r1, #44	; 0x2c
 8002cec:	fb01 f303 	mul.w	r3, r1, r3
 8002cf0:	4413      	add	r3, r2
 8002cf2:	3342      	adds	r3, #66	; 0x42
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	701a      	strb	r2, [r3, #0]
      break;
 8002cf8:	e04b      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002cfa:	78bb      	ldrb	r3, [r7, #2]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d11d      	bne.n	8002d3c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d00:	78fb      	ldrb	r3, [r7, #3]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	212c      	movs	r1, #44	; 0x2c
 8002d06:	fb01 f303 	mul.w	r3, r1, r3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	3355      	adds	r3, #85	; 0x55
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d109      	bne.n	8002d28 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d14:	78fb      	ldrb	r3, [r7, #3]
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	212c      	movs	r1, #44	; 0x2c
 8002d1a:	fb01 f303 	mul.w	r3, r1, r3
 8002d1e:	4413      	add	r3, r2
 8002d20:	3342      	adds	r3, #66	; 0x42
 8002d22:	2200      	movs	r2, #0
 8002d24:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002d26:	e034      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d28:	78fb      	ldrb	r3, [r7, #3]
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	212c      	movs	r1, #44	; 0x2c
 8002d2e:	fb01 f303 	mul.w	r3, r1, r3
 8002d32:	4413      	add	r3, r2
 8002d34:	3342      	adds	r3, #66	; 0x42
 8002d36:	2202      	movs	r2, #2
 8002d38:	701a      	strb	r2, [r3, #0]
      break;
 8002d3a:	e02a      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002d3c:	78fb      	ldrb	r3, [r7, #3]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	212c      	movs	r1, #44	; 0x2c
 8002d42:	fb01 f303 	mul.w	r3, r1, r3
 8002d46:	4413      	add	r3, r2
 8002d48:	3354      	adds	r3, #84	; 0x54
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d109      	bne.n	8002d64 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d50:	78fb      	ldrb	r3, [r7, #3]
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	212c      	movs	r1, #44	; 0x2c
 8002d56:	fb01 f303 	mul.w	r3, r1, r3
 8002d5a:	4413      	add	r3, r2
 8002d5c:	3342      	adds	r3, #66	; 0x42
 8002d5e:	2200      	movs	r2, #0
 8002d60:	701a      	strb	r2, [r3, #0]
      break;
 8002d62:	e016      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d64:	78fb      	ldrb	r3, [r7, #3]
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	212c      	movs	r1, #44	; 0x2c
 8002d6a:	fb01 f303 	mul.w	r3, r1, r3
 8002d6e:	4413      	add	r3, r2
 8002d70:	3342      	adds	r3, #66	; 0x42
 8002d72:	2202      	movs	r2, #2
 8002d74:	701a      	strb	r2, [r3, #0]
      break;
 8002d76:	e00c      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	212c      	movs	r1, #44	; 0x2c
 8002d7e:	fb01 f303 	mul.w	r3, r1, r3
 8002d82:	4413      	add	r3, r2
 8002d84:	3342      	adds	r3, #66	; 0x42
 8002d86:	2200      	movs	r2, #0
 8002d88:	701a      	strb	r2, [r3, #0]
      break;
 8002d8a:	e002      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8002d8c:	bf00      	nop
 8002d8e:	e000      	b.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8002d90:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002d92:	78fb      	ldrb	r3, [r7, #3]
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	212c      	movs	r1, #44	; 0x2c
 8002d98:	fb01 f303 	mul.w	r3, r1, r3
 8002d9c:	4413      	add	r3, r2
 8002d9e:	3344      	adds	r3, #68	; 0x44
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002da4:	78fb      	ldrb	r3, [r7, #3]
 8002da6:	8b3a      	ldrh	r2, [r7, #24]
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	202c      	movs	r0, #44	; 0x2c
 8002dac:	fb00 f303 	mul.w	r3, r0, r3
 8002db0:	440b      	add	r3, r1
 8002db2:	334c      	adds	r3, #76	; 0x4c
 8002db4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002db6:	78fb      	ldrb	r3, [r7, #3]
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	212c      	movs	r1, #44	; 0x2c
 8002dbc:	fb01 f303 	mul.w	r3, r1, r3
 8002dc0:	4413      	add	r3, r2
 8002dc2:	3360      	adds	r3, #96	; 0x60
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002dc8:	78fb      	ldrb	r3, [r7, #3]
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	212c      	movs	r1, #44	; 0x2c
 8002dce:	fb01 f303 	mul.w	r3, r1, r3
 8002dd2:	4413      	add	r3, r2
 8002dd4:	3350      	adds	r3, #80	; 0x50
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002dda:	78fb      	ldrb	r3, [r7, #3]
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	212c      	movs	r1, #44	; 0x2c
 8002de0:	fb01 f303 	mul.w	r3, r1, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	3339      	adds	r3, #57	; 0x39
 8002de8:	78fa      	ldrb	r2, [r7, #3]
 8002dea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002dec:	78fb      	ldrb	r3, [r7, #3]
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	212c      	movs	r1, #44	; 0x2c
 8002df2:	fb01 f303 	mul.w	r3, r1, r3
 8002df6:	4413      	add	r3, r2
 8002df8:	3361      	adds	r3, #97	; 0x61
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6818      	ldr	r0, [r3, #0]
 8002e02:	78fb      	ldrb	r3, [r7, #3]
 8002e04:	222c      	movs	r2, #44	; 0x2c
 8002e06:	fb02 f303 	mul.w	r3, r2, r3
 8002e0a:	3338      	adds	r3, #56	; 0x38
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	18d1      	adds	r1, r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	461a      	mov	r2, r3
 8002e18:	f005 fbb0 	bl	800857c <USB_HC_StartXfer>
 8002e1c:	4603      	mov	r3, r0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop

08002e28 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f005 f8c9 	bl	8007fd6 <USB_GetMode>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	f040 80ef 	bne.w	800302a <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f005 f8ad 	bl	8007fb0 <USB_ReadInterrupts>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f000 80e5 	beq.w	8003028 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f005 f8a4 	bl	8007fb0 <USB_ReadInterrupts>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002e72:	d104      	bne.n	8002e7e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002e7c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f005 f894 	bl	8007fb0 <USB_ReadInterrupts>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e92:	d104      	bne.n	8002e9e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002e9c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f005 f884 	bl	8007fb0 <USB_ReadInterrupts>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002eae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002eb2:	d104      	bne.n	8002ebe <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002ebc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f005 f874 	bl	8007fb0 <USB_ReadInterrupts>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d103      	bne.n	8002eda <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2202      	movs	r2, #2
 8002ed8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f005 f866 	bl	8007fb0 <USB_ReadInterrupts>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002eea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002eee:	d115      	bne.n	8002f1c <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002ef8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d108      	bne.n	8002f1c <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f007 fe38 	bl	800ab80 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2101      	movs	r1, #1
 8002f16:	4618      	mov	r0, r3
 8002f18:	f005 f95c 	bl	80081d4 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4618      	mov	r0, r3
 8002f22:	f005 f845 	bl	8007fb0 <USB_ReadInterrupts>
 8002f26:	4603      	mov	r3, r0
 8002f28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f30:	d102      	bne.n	8002f38 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f001 f9ff 	bl	8004336 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f005 f837 	bl	8007fb0 <USB_ReadInterrupts>
 8002f42:	4603      	mov	r3, r0
 8002f44:	f003 0308 	and.w	r3, r3, #8
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d106      	bne.n	8002f5a <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f007 fdfb 	bl	800ab48 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2208      	movs	r2, #8
 8002f58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f005 f826 	bl	8007fb0 <USB_ReadInterrupts>
 8002f64:	4603      	mov	r3, r0
 8002f66:	f003 0310 	and.w	r3, r3, #16
 8002f6a:	2b10      	cmp	r3, #16
 8002f6c:	d101      	bne.n	8002f72 <HAL_HCD_IRQHandler+0x14a>
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e000      	b.n	8002f74 <HAL_HCD_IRQHandler+0x14c>
 8002f72:	2300      	movs	r3, #0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d012      	beq.n	8002f9e <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 0210 	bic.w	r2, r2, #16
 8002f86:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f001 f902 	bl	8004192 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	699a      	ldr	r2, [r3, #24]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f042 0210 	orr.w	r2, r2, #16
 8002f9c:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f005 f804 	bl	8007fb0 <USB_ReadInterrupts>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002fb2:	d13a      	bne.n	800302a <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f005 fc21 	bl	8008800 <USB_HC_ReadInterrupt>
 8002fbe:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	617b      	str	r3, [r7, #20]
 8002fc4:	e025      	b.n	8003012 <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	f003 030f 	and.w	r3, r3, #15
 8002fcc:	68ba      	ldr	r2, [r7, #8]
 8002fce:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d018      	beq.n	800300c <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	015a      	lsls	r2, r3, #5
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ff0:	d106      	bne.n	8003000 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 f8ab 	bl	8003154 <HCD_HC_IN_IRQHandler>
 8002ffe:	e005      	b.n	800300c <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	b2db      	uxtb	r3, r3
 8003004:	4619      	mov	r1, r3
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 fcc6 	bl	8003998 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	3301      	adds	r3, #1
 8003010:	617b      	str	r3, [r7, #20]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	429a      	cmp	r2, r3
 800301a:	d3d4      	bcc.n	8002fc6 <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003024:	615a      	str	r2, [r3, #20]
 8003026:	e000      	b.n	800302a <HAL_HCD_IRQHandler+0x202>
      return;
 8003028:	bf00      	nop
    }
  }
}
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800303e:	2b01      	cmp	r3, #1
 8003040:	d101      	bne.n	8003046 <HAL_HCD_Start+0x16>
 8003042:	2302      	movs	r3, #2
 8003044:	e013      	b.n	800306e <HAL_HCD_Start+0x3e>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4618      	mov	r0, r3
 8003054:	f004 feb9 	bl	8007dca <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2101      	movs	r1, #1
 800305e:	4618      	mov	r0, r3
 8003060:	f005 f91c 	bl	800829c <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b082      	sub	sp, #8
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_HCD_Stop+0x16>
 8003088:	2302      	movs	r3, #2
 800308a:	e00d      	b.n	80030a8 <HAL_HCD_Stop+0x32>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4618      	mov	r0, r3
 800309a:	f005 fd1b 	bl	8008ad4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4618      	mov	r0, r3
 80030be:	f005 f8c3 	bl	8008248 <USB_ResetPort>
 80030c2:	4603      	mov	r3, r0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3708      	adds	r7, #8
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	460b      	mov	r3, r1
 80030d6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80030d8:	78fb      	ldrb	r3, [r7, #3]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	212c      	movs	r1, #44	; 0x2c
 80030de:	fb01 f303 	mul.w	r3, r1, r3
 80030e2:	4413      	add	r3, r2
 80030e4:	3360      	adds	r3, #96	; 0x60
 80030e6:	781b      	ldrb	r3, [r3, #0]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	460b      	mov	r3, r1
 80030fe:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003100:	78fb      	ldrb	r3, [r7, #3]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	212c      	movs	r1, #44	; 0x2c
 8003106:	fb01 f303 	mul.w	r3, r1, r3
 800310a:	4413      	add	r3, r2
 800310c:	3350      	adds	r3, #80	; 0x50
 800310e:	681b      	ldr	r3, [r3, #0]
}
 8003110:	4618      	mov	r0, r3
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4618      	mov	r0, r3
 800312a:	f005 f907 	bl	800833c <USB_GetCurrentFrame>
 800312e:	4603      	mov	r3, r0
}
 8003130:	4618      	mov	r0, r3
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f005 f8e2 	bl	800830e <USB_GetHostSpeed>
 800314a:	4603      	mov	r3, r0
}
 800314c:	4618      	mov	r0, r3
 800314e:	3708      	adds	r7, #8
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	460b      	mov	r3, r1
 800315e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800316a:	78fb      	ldrb	r3, [r7, #3]
 800316c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	015a      	lsls	r2, r3, #5
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	4413      	add	r3, r2
 8003176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	2b04      	cmp	r3, #4
 8003182:	d119      	bne.n	80031b8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	015a      	lsls	r2, r3, #5
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	4413      	add	r3, r2
 800318c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003190:	461a      	mov	r2, r3
 8003192:	2304      	movs	r3, #4
 8003194:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	015a      	lsls	r2, r3, #5
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	4413      	add	r3, r2
 800319e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	0151      	lsls	r1, r2, #5
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	440a      	add	r2, r1
 80031ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80031b0:	f043 0302 	orr.w	r3, r3, #2
 80031b4:	60d3      	str	r3, [r2, #12]
 80031b6:	e101      	b.n	80033bc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	015a      	lsls	r2, r3, #5
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	4413      	add	r3, r2
 80031c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031ce:	d12b      	bne.n	8003228 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	015a      	lsls	r2, r3, #5
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	4413      	add	r3, r2
 80031d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031dc:	461a      	mov	r2, r3
 80031de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031e2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	212c      	movs	r1, #44	; 0x2c
 80031ea:	fb01 f303 	mul.w	r3, r1, r3
 80031ee:	4413      	add	r3, r2
 80031f0:	3361      	adds	r3, #97	; 0x61
 80031f2:	2207      	movs	r2, #7
 80031f4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	015a      	lsls	r2, r3, #5
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	4413      	add	r3, r2
 80031fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	0151      	lsls	r1, r2, #5
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	440a      	add	r2, r1
 800320c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003210:	f043 0302 	orr.w	r3, r3, #2
 8003214:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	b2d2      	uxtb	r2, r2
 800321e:	4611      	mov	r1, r2
 8003220:	4618      	mov	r0, r3
 8003222:	f005 fafe 	bl	8008822 <USB_HC_Halt>
 8003226:	e0c9      	b.n	80033bc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	015a      	lsls	r2, r3, #5
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	4413      	add	r3, r2
 8003230:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 0320 	and.w	r3, r3, #32
 800323a:	2b20      	cmp	r3, #32
 800323c:	d109      	bne.n	8003252 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	015a      	lsls	r2, r3, #5
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4413      	add	r3, r2
 8003246:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800324a:	461a      	mov	r2, r3
 800324c:	2320      	movs	r3, #32
 800324e:	6093      	str	r3, [r2, #8]
 8003250:	e0b4      	b.n	80033bc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	015a      	lsls	r2, r3, #5
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	4413      	add	r3, r2
 800325a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 0308 	and.w	r3, r3, #8
 8003264:	2b08      	cmp	r3, #8
 8003266:	d133      	bne.n	80032d0 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	015a      	lsls	r2, r3, #5
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	4413      	add	r3, r2
 8003270:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	0151      	lsls	r1, r2, #5
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	440a      	add	r2, r1
 800327e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003282:	f043 0302 	orr.w	r3, r3, #2
 8003286:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	212c      	movs	r1, #44	; 0x2c
 800328e:	fb01 f303 	mul.w	r3, r1, r3
 8003292:	4413      	add	r3, r2
 8003294:	3361      	adds	r3, #97	; 0x61
 8003296:	2205      	movs	r2, #5
 8003298:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	015a      	lsls	r2, r3, #5
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	4413      	add	r3, r2
 80032a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032a6:	461a      	mov	r2, r3
 80032a8:	2310      	movs	r3, #16
 80032aa:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	015a      	lsls	r2, r3, #5
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	4413      	add	r3, r2
 80032b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032b8:	461a      	mov	r2, r3
 80032ba:	2308      	movs	r3, #8
 80032bc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	4611      	mov	r1, r2
 80032c8:	4618      	mov	r0, r3
 80032ca:	f005 faaa 	bl	8008822 <USB_HC_Halt>
 80032ce:	e075      	b.n	80033bc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	015a      	lsls	r2, r3, #5
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	4413      	add	r3, r2
 80032d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032e6:	d134      	bne.n	8003352 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	015a      	lsls	r2, r3, #5
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	4413      	add	r3, r2
 80032f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	0151      	lsls	r1, r2, #5
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	440a      	add	r2, r1
 80032fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003302:	f043 0302 	orr.w	r3, r3, #2
 8003306:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	212c      	movs	r1, #44	; 0x2c
 800330e:	fb01 f303 	mul.w	r3, r1, r3
 8003312:	4413      	add	r3, r2
 8003314:	3361      	adds	r3, #97	; 0x61
 8003316:	2208      	movs	r2, #8
 8003318:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	015a      	lsls	r2, r3, #5
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4413      	add	r3, r2
 8003322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003326:	461a      	mov	r2, r3
 8003328:	2310      	movs	r3, #16
 800332a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	015a      	lsls	r2, r3, #5
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	4413      	add	r3, r2
 8003334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003338:	461a      	mov	r2, r3
 800333a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800333e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	4611      	mov	r1, r2
 800334a:	4618      	mov	r0, r3
 800334c:	f005 fa69 	bl	8008822 <USB_HC_Halt>
 8003350:	e034      	b.n	80033bc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	015a      	lsls	r2, r3, #5
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	4413      	add	r3, r2
 800335a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003364:	2b80      	cmp	r3, #128	; 0x80
 8003366:	d129      	bne.n	80033bc <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	015a      	lsls	r2, r3, #5
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	4413      	add	r3, r2
 8003370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	0151      	lsls	r1, r2, #5
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	440a      	add	r2, r1
 800337e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003382:	f043 0302 	orr.w	r3, r3, #2
 8003386:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	212c      	movs	r1, #44	; 0x2c
 800338e:	fb01 f303 	mul.w	r3, r1, r3
 8003392:	4413      	add	r3, r2
 8003394:	3361      	adds	r3, #97	; 0x61
 8003396:	2206      	movs	r2, #6
 8003398:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	b2d2      	uxtb	r2, r2
 80033a2:	4611      	mov	r1, r2
 80033a4:	4618      	mov	r0, r3
 80033a6:	f005 fa3c 	bl	8008822 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	015a      	lsls	r2, r3, #5
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	4413      	add	r3, r2
 80033b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033b6:	461a      	mov	r2, r3
 80033b8:	2380      	movs	r3, #128	; 0x80
 80033ba:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	015a      	lsls	r2, r3, #5
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	4413      	add	r3, r2
 80033c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033d2:	d122      	bne.n	800341a <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	015a      	lsls	r2, r3, #5
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	4413      	add	r3, r2
 80033dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	0151      	lsls	r1, r2, #5
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	440a      	add	r2, r1
 80033ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033ee:	f043 0302 	orr.w	r3, r3, #2
 80033f2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	b2d2      	uxtb	r2, r2
 80033fc:	4611      	mov	r1, r2
 80033fe:	4618      	mov	r0, r3
 8003400:	f005 fa0f 	bl	8008822 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	015a      	lsls	r2, r3, #5
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	4413      	add	r3, r2
 800340c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003410:	461a      	mov	r2, r3
 8003412:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003416:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003418:	e2ba      	b.n	8003990 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	015a      	lsls	r2, r3, #5
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	4413      	add	r3, r2
 8003422:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b01      	cmp	r3, #1
 800342e:	f040 811b 	bne.w	8003668 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d019      	beq.n	800346e <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	212c      	movs	r1, #44	; 0x2c
 8003440:	fb01 f303 	mul.w	r3, r1, r3
 8003444:	4413      	add	r3, r2
 8003446:	3348      	adds	r3, #72	; 0x48
 8003448:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	0159      	lsls	r1, r3, #5
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	440b      	add	r3, r1
 8003452:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800345c:	1ad2      	subs	r2, r2, r3
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	202c      	movs	r0, #44	; 0x2c
 8003464:	fb00 f303 	mul.w	r3, r0, r3
 8003468:	440b      	add	r3, r1
 800346a:	3350      	adds	r3, #80	; 0x50
 800346c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	212c      	movs	r1, #44	; 0x2c
 8003474:	fb01 f303 	mul.w	r3, r1, r3
 8003478:	4413      	add	r3, r2
 800347a:	3361      	adds	r3, #97	; 0x61
 800347c:	2201      	movs	r2, #1
 800347e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	212c      	movs	r1, #44	; 0x2c
 8003486:	fb01 f303 	mul.w	r3, r1, r3
 800348a:	4413      	add	r3, r2
 800348c:	335c      	adds	r3, #92	; 0x5c
 800348e:	2200      	movs	r2, #0
 8003490:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	015a      	lsls	r2, r3, #5
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4413      	add	r3, r2
 800349a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800349e:	461a      	mov	r2, r3
 80034a0:	2301      	movs	r3, #1
 80034a2:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	212c      	movs	r1, #44	; 0x2c
 80034aa:	fb01 f303 	mul.w	r3, r1, r3
 80034ae:	4413      	add	r3, r2
 80034b0:	333f      	adds	r3, #63	; 0x3f
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d009      	beq.n	80034cc <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	212c      	movs	r1, #44	; 0x2c
 80034be:	fb01 f303 	mul.w	r3, r1, r3
 80034c2:	4413      	add	r3, r2
 80034c4:	333f      	adds	r3, #63	; 0x3f
 80034c6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d121      	bne.n	8003510 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	015a      	lsls	r2, r3, #5
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4413      	add	r3, r2
 80034d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	0151      	lsls	r1, r2, #5
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	440a      	add	r2, r1
 80034e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034e6:	f043 0302 	orr.w	r3, r3, #2
 80034ea:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	b2d2      	uxtb	r2, r2
 80034f4:	4611      	mov	r1, r2
 80034f6:	4618      	mov	r0, r3
 80034f8:	f005 f993 	bl	8008822 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	015a      	lsls	r2, r3, #5
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	4413      	add	r3, r2
 8003504:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003508:	461a      	mov	r2, r3
 800350a:	2310      	movs	r3, #16
 800350c:	6093      	str	r3, [r2, #8]
 800350e:	e066      	b.n	80035de <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	212c      	movs	r1, #44	; 0x2c
 8003516:	fb01 f303 	mul.w	r3, r1, r3
 800351a:	4413      	add	r3, r2
 800351c:	333f      	adds	r3, #63	; 0x3f
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	2b03      	cmp	r3, #3
 8003522:	d127      	bne.n	8003574 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	015a      	lsls	r2, r3, #5
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	4413      	add	r3, r2
 800352c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	0151      	lsls	r1, r2, #5
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	440a      	add	r2, r1
 800353a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800353e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003542:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	212c      	movs	r1, #44	; 0x2c
 800354a:	fb01 f303 	mul.w	r3, r1, r3
 800354e:	4413      	add	r3, r2
 8003550:	3360      	adds	r3, #96	; 0x60
 8003552:	2201      	movs	r2, #1
 8003554:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	b2d9      	uxtb	r1, r3
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	202c      	movs	r0, #44	; 0x2c
 8003560:	fb00 f303 	mul.w	r3, r0, r3
 8003564:	4413      	add	r3, r2
 8003566:	3360      	adds	r3, #96	; 0x60
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	461a      	mov	r2, r3
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f007 fb15 	bl	800ab9c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003572:	e034      	b.n	80035de <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	212c      	movs	r1, #44	; 0x2c
 800357a:	fb01 f303 	mul.w	r3, r1, r3
 800357e:	4413      	add	r3, r2
 8003580:	333f      	adds	r3, #63	; 0x3f
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d12a      	bne.n	80035de <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	212c      	movs	r1, #44	; 0x2c
 800358e:	fb01 f303 	mul.w	r3, r1, r3
 8003592:	4413      	add	r3, r2
 8003594:	3360      	adds	r3, #96	; 0x60
 8003596:	2201      	movs	r2, #1
 8003598:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	212c      	movs	r1, #44	; 0x2c
 80035a0:	fb01 f303 	mul.w	r3, r1, r3
 80035a4:	4413      	add	r3, r2
 80035a6:	3354      	adds	r3, #84	; 0x54
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	f083 0301 	eor.w	r3, r3, #1
 80035ae:	b2d8      	uxtb	r0, r3
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	212c      	movs	r1, #44	; 0x2c
 80035b6:	fb01 f303 	mul.w	r3, r1, r3
 80035ba:	4413      	add	r3, r2
 80035bc:	3354      	adds	r3, #84	; 0x54
 80035be:	4602      	mov	r2, r0
 80035c0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	b2d9      	uxtb	r1, r3
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	202c      	movs	r0, #44	; 0x2c
 80035cc:	fb00 f303 	mul.w	r3, r0, r3
 80035d0:	4413      	add	r3, r2
 80035d2:	3360      	adds	r3, #96	; 0x60
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	461a      	mov	r2, r3
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f007 fadf 	bl	800ab9c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d12b      	bne.n	800363e <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	212c      	movs	r1, #44	; 0x2c
 80035ec:	fb01 f303 	mul.w	r3, r1, r3
 80035f0:	4413      	add	r3, r2
 80035f2:	3348      	adds	r3, #72	; 0x48
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	6879      	ldr	r1, [r7, #4]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	202c      	movs	r0, #44	; 0x2c
 80035fc:	fb00 f202 	mul.w	r2, r0, r2
 8003600:	440a      	add	r2, r1
 8003602:	3240      	adds	r2, #64	; 0x40
 8003604:	8812      	ldrh	r2, [r2, #0]
 8003606:	fbb3 f3f2 	udiv	r3, r3, r2
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 81be 	beq.w	8003990 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	212c      	movs	r1, #44	; 0x2c
 800361a:	fb01 f303 	mul.w	r3, r1, r3
 800361e:	4413      	add	r3, r2
 8003620:	3354      	adds	r3, #84	; 0x54
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	f083 0301 	eor.w	r3, r3, #1
 8003628:	b2d8      	uxtb	r0, r3
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	212c      	movs	r1, #44	; 0x2c
 8003630:	fb01 f303 	mul.w	r3, r1, r3
 8003634:	4413      	add	r3, r2
 8003636:	3354      	adds	r3, #84	; 0x54
 8003638:	4602      	mov	r2, r0
 800363a:	701a      	strb	r2, [r3, #0]
}
 800363c:	e1a8      	b.n	8003990 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	212c      	movs	r1, #44	; 0x2c
 8003644:	fb01 f303 	mul.w	r3, r1, r3
 8003648:	4413      	add	r3, r2
 800364a:	3354      	adds	r3, #84	; 0x54
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	f083 0301 	eor.w	r3, r3, #1
 8003652:	b2d8      	uxtb	r0, r3
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	212c      	movs	r1, #44	; 0x2c
 800365a:	fb01 f303 	mul.w	r3, r1, r3
 800365e:	4413      	add	r3, r2
 8003660:	3354      	adds	r3, #84	; 0x54
 8003662:	4602      	mov	r2, r0
 8003664:	701a      	strb	r2, [r3, #0]
}
 8003666:	e193      	b.n	8003990 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	015a      	lsls	r2, r3, #5
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	4413      	add	r3, r2
 8003670:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b02      	cmp	r3, #2
 800367c:	f040 8106 	bne.w	800388c <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	015a      	lsls	r2, r3, #5
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	4413      	add	r3, r2
 8003688:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	0151      	lsls	r1, r2, #5
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	440a      	add	r2, r1
 8003696:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800369a:	f023 0302 	bic.w	r3, r3, #2
 800369e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	212c      	movs	r1, #44	; 0x2c
 80036a6:	fb01 f303 	mul.w	r3, r1, r3
 80036aa:	4413      	add	r3, r2
 80036ac:	3361      	adds	r3, #97	; 0x61
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d109      	bne.n	80036c8 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	212c      	movs	r1, #44	; 0x2c
 80036ba:	fb01 f303 	mul.w	r3, r1, r3
 80036be:	4413      	add	r3, r2
 80036c0:	3360      	adds	r3, #96	; 0x60
 80036c2:	2201      	movs	r2, #1
 80036c4:	701a      	strb	r2, [r3, #0]
 80036c6:	e0c9      	b.n	800385c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	212c      	movs	r1, #44	; 0x2c
 80036ce:	fb01 f303 	mul.w	r3, r1, r3
 80036d2:	4413      	add	r3, r2
 80036d4:	3361      	adds	r3, #97	; 0x61
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	2b05      	cmp	r3, #5
 80036da:	d109      	bne.n	80036f0 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	212c      	movs	r1, #44	; 0x2c
 80036e2:	fb01 f303 	mul.w	r3, r1, r3
 80036e6:	4413      	add	r3, r2
 80036e8:	3360      	adds	r3, #96	; 0x60
 80036ea:	2205      	movs	r2, #5
 80036ec:	701a      	strb	r2, [r3, #0]
 80036ee:	e0b5      	b.n	800385c <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	212c      	movs	r1, #44	; 0x2c
 80036f6:	fb01 f303 	mul.w	r3, r1, r3
 80036fa:	4413      	add	r3, r2
 80036fc:	3361      	adds	r3, #97	; 0x61
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	2b06      	cmp	r3, #6
 8003702:	d009      	beq.n	8003718 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	212c      	movs	r1, #44	; 0x2c
 800370a:	fb01 f303 	mul.w	r3, r1, r3
 800370e:	4413      	add	r3, r2
 8003710:	3361      	adds	r3, #97	; 0x61
 8003712:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003714:	2b08      	cmp	r3, #8
 8003716:	d150      	bne.n	80037ba <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	212c      	movs	r1, #44	; 0x2c
 800371e:	fb01 f303 	mul.w	r3, r1, r3
 8003722:	4413      	add	r3, r2
 8003724:	335c      	adds	r3, #92	; 0x5c
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	1c5a      	adds	r2, r3, #1
 800372a:	6879      	ldr	r1, [r7, #4]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	202c      	movs	r0, #44	; 0x2c
 8003730:	fb00 f303 	mul.w	r3, r0, r3
 8003734:	440b      	add	r3, r1
 8003736:	335c      	adds	r3, #92	; 0x5c
 8003738:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	212c      	movs	r1, #44	; 0x2c
 8003740:	fb01 f303 	mul.w	r3, r1, r3
 8003744:	4413      	add	r3, r2
 8003746:	335c      	adds	r3, #92	; 0x5c
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d912      	bls.n	8003774 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	212c      	movs	r1, #44	; 0x2c
 8003754:	fb01 f303 	mul.w	r3, r1, r3
 8003758:	4413      	add	r3, r2
 800375a:	335c      	adds	r3, #92	; 0x5c
 800375c:	2200      	movs	r2, #0
 800375e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	212c      	movs	r1, #44	; 0x2c
 8003766:	fb01 f303 	mul.w	r3, r1, r3
 800376a:	4413      	add	r3, r2
 800376c:	3360      	adds	r3, #96	; 0x60
 800376e:	2204      	movs	r2, #4
 8003770:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003772:	e073      	b.n	800385c <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	212c      	movs	r1, #44	; 0x2c
 800377a:	fb01 f303 	mul.w	r3, r1, r3
 800377e:	4413      	add	r3, r2
 8003780:	3360      	adds	r3, #96	; 0x60
 8003782:	2202      	movs	r2, #2
 8003784:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	015a      	lsls	r2, r3, #5
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	4413      	add	r3, r2
 800378e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800379c:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80037a4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	015a      	lsls	r2, r3, #5
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	4413      	add	r3, r2
 80037ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037b2:	461a      	mov	r2, r3
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80037b8:	e050      	b.n	800385c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	212c      	movs	r1, #44	; 0x2c
 80037c0:	fb01 f303 	mul.w	r3, r1, r3
 80037c4:	4413      	add	r3, r2
 80037c6:	3361      	adds	r3, #97	; 0x61
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b03      	cmp	r3, #3
 80037cc:	d122      	bne.n	8003814 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	212c      	movs	r1, #44	; 0x2c
 80037d4:	fb01 f303 	mul.w	r3, r1, r3
 80037d8:	4413      	add	r3, r2
 80037da:	3360      	adds	r3, #96	; 0x60
 80037dc:	2202      	movs	r2, #2
 80037de:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	015a      	lsls	r2, r3, #5
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	4413      	add	r3, r2
 80037e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80037f6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80037fe:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	015a      	lsls	r2, r3, #5
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	4413      	add	r3, r2
 8003808:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800380c:	461a      	mov	r2, r3
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	e023      	b.n	800385c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	212c      	movs	r1, #44	; 0x2c
 800381a:	fb01 f303 	mul.w	r3, r1, r3
 800381e:	4413      	add	r3, r2
 8003820:	3361      	adds	r3, #97	; 0x61
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	2b07      	cmp	r3, #7
 8003826:	d119      	bne.n	800385c <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	212c      	movs	r1, #44	; 0x2c
 800382e:	fb01 f303 	mul.w	r3, r1, r3
 8003832:	4413      	add	r3, r2
 8003834:	335c      	adds	r3, #92	; 0x5c
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	1c5a      	adds	r2, r3, #1
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	202c      	movs	r0, #44	; 0x2c
 8003840:	fb00 f303 	mul.w	r3, r0, r3
 8003844:	440b      	add	r3, r1
 8003846:	335c      	adds	r3, #92	; 0x5c
 8003848:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	212c      	movs	r1, #44	; 0x2c
 8003850:	fb01 f303 	mul.w	r3, r1, r3
 8003854:	4413      	add	r3, r2
 8003856:	3360      	adds	r3, #96	; 0x60
 8003858:	2204      	movs	r2, #4
 800385a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	015a      	lsls	r2, r3, #5
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	4413      	add	r3, r2
 8003864:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003868:	461a      	mov	r2, r3
 800386a:	2302      	movs	r3, #2
 800386c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	b2d9      	uxtb	r1, r3
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	202c      	movs	r0, #44	; 0x2c
 8003878:	fb00 f303 	mul.w	r3, r0, r3
 800387c:	4413      	add	r3, r2
 800387e:	3360      	adds	r3, #96	; 0x60
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	461a      	mov	r2, r3
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f007 f989 	bl	800ab9c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800388a:	e081      	b.n	8003990 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	015a      	lsls	r2, r3, #5
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	4413      	add	r3, r2
 8003894:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 0310 	and.w	r3, r3, #16
 800389e:	2b10      	cmp	r3, #16
 80038a0:	d176      	bne.n	8003990 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	212c      	movs	r1, #44	; 0x2c
 80038a8:	fb01 f303 	mul.w	r3, r1, r3
 80038ac:	4413      	add	r3, r2
 80038ae:	333f      	adds	r3, #63	; 0x3f
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	2b03      	cmp	r3, #3
 80038b4:	d121      	bne.n	80038fa <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	212c      	movs	r1, #44	; 0x2c
 80038bc:	fb01 f303 	mul.w	r3, r1, r3
 80038c0:	4413      	add	r3, r2
 80038c2:	335c      	adds	r3, #92	; 0x5c
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	015a      	lsls	r2, r3, #5
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	4413      	add	r3, r2
 80038d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	0151      	lsls	r1, r2, #5
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	440a      	add	r2, r1
 80038de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038e2:	f043 0302 	orr.w	r3, r3, #2
 80038e6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	4611      	mov	r1, r2
 80038f2:	4618      	mov	r0, r3
 80038f4:	f004 ff95 	bl	8008822 <USB_HC_Halt>
 80038f8:	e041      	b.n	800397e <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	212c      	movs	r1, #44	; 0x2c
 8003900:	fb01 f303 	mul.w	r3, r1, r3
 8003904:	4413      	add	r3, r2
 8003906:	333f      	adds	r3, #63	; 0x3f
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d009      	beq.n	8003922 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	212c      	movs	r1, #44	; 0x2c
 8003914:	fb01 f303 	mul.w	r3, r1, r3
 8003918:	4413      	add	r3, r2
 800391a:	333f      	adds	r3, #63	; 0x3f
 800391c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800391e:	2b02      	cmp	r3, #2
 8003920:	d12d      	bne.n	800397e <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	212c      	movs	r1, #44	; 0x2c
 8003928:	fb01 f303 	mul.w	r3, r1, r3
 800392c:	4413      	add	r3, r2
 800392e:	335c      	adds	r3, #92	; 0x5c
 8003930:	2200      	movs	r2, #0
 8003932:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d120      	bne.n	800397e <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	212c      	movs	r1, #44	; 0x2c
 8003942:	fb01 f303 	mul.w	r3, r1, r3
 8003946:	4413      	add	r3, r2
 8003948:	3361      	adds	r3, #97	; 0x61
 800394a:	2203      	movs	r2, #3
 800394c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	015a      	lsls	r2, r3, #5
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	4413      	add	r3, r2
 8003956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	0151      	lsls	r1, r2, #5
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	440a      	add	r2, r1
 8003964:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003968:	f043 0302 	orr.w	r3, r3, #2
 800396c:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	b2d2      	uxtb	r2, r2
 8003976:	4611      	mov	r1, r2
 8003978:	4618      	mov	r0, r3
 800397a:	f004 ff52 	bl	8008822 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	015a      	lsls	r2, r3, #5
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	4413      	add	r3, r2
 8003986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800398a:	461a      	mov	r2, r3
 800398c:	2310      	movs	r3, #16
 800398e:	6093      	str	r3, [r2, #8]
}
 8003990:	bf00      	nop
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b088      	sub	sp, #32
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	460b      	mov	r3, r1
 80039a2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80039ae:	78fb      	ldrb	r3, [r7, #3]
 80039b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	015a      	lsls	r2, r3, #5
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	4413      	add	r3, r2
 80039ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b04      	cmp	r3, #4
 80039c6:	d119      	bne.n	80039fc <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	015a      	lsls	r2, r3, #5
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	4413      	add	r3, r2
 80039d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039d4:	461a      	mov	r2, r3
 80039d6:	2304      	movs	r3, #4
 80039d8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	015a      	lsls	r2, r3, #5
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	4413      	add	r3, r2
 80039e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	0151      	lsls	r1, r2, #5
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	440a      	add	r2, r1
 80039f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80039f4:	f043 0302 	orr.w	r3, r3, #2
 80039f8:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80039fa:	e3c6      	b.n	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	015a      	lsls	r2, r3, #5
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	4413      	add	r3, r2
 8003a04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 0320 	and.w	r3, r3, #32
 8003a0e:	2b20      	cmp	r3, #32
 8003a10:	d13e      	bne.n	8003a90 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	015a      	lsls	r2, r3, #5
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	4413      	add	r3, r2
 8003a1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a1e:	461a      	mov	r2, r3
 8003a20:	2320      	movs	r3, #32
 8003a22:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	212c      	movs	r1, #44	; 0x2c
 8003a2a:	fb01 f303 	mul.w	r3, r1, r3
 8003a2e:	4413      	add	r3, r2
 8003a30:	333d      	adds	r3, #61	; 0x3d
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	f040 83a8 	bne.w	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	212c      	movs	r1, #44	; 0x2c
 8003a40:	fb01 f303 	mul.w	r3, r1, r3
 8003a44:	4413      	add	r3, r2
 8003a46:	333d      	adds	r3, #61	; 0x3d
 8003a48:	2200      	movs	r2, #0
 8003a4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	212c      	movs	r1, #44	; 0x2c
 8003a52:	fb01 f303 	mul.w	r3, r1, r3
 8003a56:	4413      	add	r3, r2
 8003a58:	3360      	adds	r3, #96	; 0x60
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	015a      	lsls	r2, r3, #5
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	4413      	add	r3, r2
 8003a66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	0151      	lsls	r1, r2, #5
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	440a      	add	r2, r1
 8003a74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a78:	f043 0302 	orr.w	r3, r3, #2
 8003a7c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	b2d2      	uxtb	r2, r2
 8003a86:	4611      	mov	r1, r2
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f004 feca 	bl	8008822 <USB_HC_Halt>
}
 8003a8e:	e37c      	b.n	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	015a      	lsls	r2, r3, #5
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	4413      	add	r3, r2
 8003a98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aa2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aa6:	d122      	bne.n	8003aee <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	015a      	lsls	r2, r3, #5
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	4413      	add	r3, r2
 8003ab0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	0151      	lsls	r1, r2, #5
 8003aba:	69ba      	ldr	r2, [r7, #24]
 8003abc:	440a      	add	r2, r1
 8003abe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ac2:	f043 0302 	orr.w	r3, r3, #2
 8003ac6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	697a      	ldr	r2, [r7, #20]
 8003ace:	b2d2      	uxtb	r2, r2
 8003ad0:	4611      	mov	r1, r2
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f004 fea5 	bl	8008822 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	015a      	lsls	r2, r3, #5
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	4413      	add	r3, r2
 8003ae0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003aea:	6093      	str	r3, [r2, #8]
}
 8003aec:	e34d      	b.n	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	015a      	lsls	r2, r3, #5
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	4413      	add	r3, r2
 8003af6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d150      	bne.n	8003ba6 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	212c      	movs	r1, #44	; 0x2c
 8003b0a:	fb01 f303 	mul.w	r3, r1, r3
 8003b0e:	4413      	add	r3, r2
 8003b10:	335c      	adds	r3, #92	; 0x5c
 8003b12:	2200      	movs	r2, #0
 8003b14:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b28:	2b40      	cmp	r3, #64	; 0x40
 8003b2a:	d111      	bne.n	8003b50 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	212c      	movs	r1, #44	; 0x2c
 8003b32:	fb01 f303 	mul.w	r3, r1, r3
 8003b36:	4413      	add	r3, r2
 8003b38:	333d      	adds	r3, #61	; 0x3d
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	015a      	lsls	r2, r3, #5
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	4413      	add	r3, r2
 8003b46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	2340      	movs	r3, #64	; 0x40
 8003b4e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	015a      	lsls	r2, r3, #5
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	4413      	add	r3, r2
 8003b58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	0151      	lsls	r1, r2, #5
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	440a      	add	r2, r1
 8003b66:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b6a:	f043 0302 	orr.w	r3, r3, #2
 8003b6e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	4611      	mov	r1, r2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f004 fe51 	bl	8008822 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	015a      	lsls	r2, r3, #5
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	4413      	add	r3, r2
 8003b88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	2301      	movs	r3, #1
 8003b90:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	212c      	movs	r1, #44	; 0x2c
 8003b98:	fb01 f303 	mul.w	r3, r1, r3
 8003b9c:	4413      	add	r3, r2
 8003b9e:	3361      	adds	r3, #97	; 0x61
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	701a      	strb	r2, [r3, #0]
}
 8003ba4:	e2f1      	b.n	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	015a      	lsls	r2, r3, #5
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	4413      	add	r3, r2
 8003bae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb8:	2b40      	cmp	r3, #64	; 0x40
 8003bba:	d13c      	bne.n	8003c36 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	212c      	movs	r1, #44	; 0x2c
 8003bc2:	fb01 f303 	mul.w	r3, r1, r3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	3361      	adds	r3, #97	; 0x61
 8003bca:	2204      	movs	r2, #4
 8003bcc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	212c      	movs	r1, #44	; 0x2c
 8003bd4:	fb01 f303 	mul.w	r3, r1, r3
 8003bd8:	4413      	add	r3, r2
 8003bda:	333d      	adds	r3, #61	; 0x3d
 8003bdc:	2201      	movs	r2, #1
 8003bde:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003be0:	687a      	ldr	r2, [r7, #4]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	212c      	movs	r1, #44	; 0x2c
 8003be6:	fb01 f303 	mul.w	r3, r1, r3
 8003bea:	4413      	add	r3, r2
 8003bec:	335c      	adds	r3, #92	; 0x5c
 8003bee:	2200      	movs	r2, #0
 8003bf0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	015a      	lsls	r2, r3, #5
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	0151      	lsls	r1, r2, #5
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	440a      	add	r2, r1
 8003c08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c0c:	f043 0302 	orr.w	r3, r3, #2
 8003c10:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	b2d2      	uxtb	r2, r2
 8003c1a:	4611      	mov	r1, r2
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f004 fe00 	bl	8008822 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	015a      	lsls	r2, r3, #5
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	4413      	add	r3, r2
 8003c2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c2e:	461a      	mov	r2, r3
 8003c30:	2340      	movs	r3, #64	; 0x40
 8003c32:	6093      	str	r3, [r2, #8]
}
 8003c34:	e2a9      	b.n	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	015a      	lsls	r2, r3, #5
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f003 0308 	and.w	r3, r3, #8
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d12a      	bne.n	8003ca2 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	015a      	lsls	r2, r3, #5
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	4413      	add	r3, r2
 8003c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c58:	461a      	mov	r2, r3
 8003c5a:	2308      	movs	r3, #8
 8003c5c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	015a      	lsls	r2, r3, #5
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	4413      	add	r3, r2
 8003c66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	0151      	lsls	r1, r2, #5
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	440a      	add	r2, r1
 8003c74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c78:	f043 0302 	orr.w	r3, r3, #2
 8003c7c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	697a      	ldr	r2, [r7, #20]
 8003c84:	b2d2      	uxtb	r2, r2
 8003c86:	4611      	mov	r1, r2
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f004 fdca 	bl	8008822 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	212c      	movs	r1, #44	; 0x2c
 8003c94:	fb01 f303 	mul.w	r3, r1, r3
 8003c98:	4413      	add	r3, r2
 8003c9a:	3361      	adds	r3, #97	; 0x61
 8003c9c:	2205      	movs	r2, #5
 8003c9e:	701a      	strb	r2, [r3, #0]
}
 8003ca0:	e273      	b.n	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	015a      	lsls	r2, r3, #5
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	4413      	add	r3, r2
 8003caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f003 0310 	and.w	r3, r3, #16
 8003cb4:	2b10      	cmp	r3, #16
 8003cb6:	d150      	bne.n	8003d5a <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	212c      	movs	r1, #44	; 0x2c
 8003cbe:	fb01 f303 	mul.w	r3, r1, r3
 8003cc2:	4413      	add	r3, r2
 8003cc4:	335c      	adds	r3, #92	; 0x5c
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	212c      	movs	r1, #44	; 0x2c
 8003cd0:	fb01 f303 	mul.w	r3, r1, r3
 8003cd4:	4413      	add	r3, r2
 8003cd6:	3361      	adds	r3, #97	; 0x61
 8003cd8:	2203      	movs	r2, #3
 8003cda:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	212c      	movs	r1, #44	; 0x2c
 8003ce2:	fb01 f303 	mul.w	r3, r1, r3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	333d      	adds	r3, #61	; 0x3d
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d112      	bne.n	8003d16 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	212c      	movs	r1, #44	; 0x2c
 8003cf6:	fb01 f303 	mul.w	r3, r1, r3
 8003cfa:	4413      	add	r3, r2
 8003cfc:	333c      	adds	r3, #60	; 0x3c
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d108      	bne.n	8003d16 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	212c      	movs	r1, #44	; 0x2c
 8003d0a:	fb01 f303 	mul.w	r3, r1, r3
 8003d0e:	4413      	add	r3, r2
 8003d10:	333d      	adds	r3, #61	; 0x3d
 8003d12:	2201      	movs	r2, #1
 8003d14:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	015a      	lsls	r2, r3, #5
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	0151      	lsls	r1, r2, #5
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	440a      	add	r2, r1
 8003d2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d30:	f043 0302 	orr.w	r3, r3, #2
 8003d34:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	b2d2      	uxtb	r2, r2
 8003d3e:	4611      	mov	r1, r2
 8003d40:	4618      	mov	r0, r3
 8003d42:	f004 fd6e 	bl	8008822 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	015a      	lsls	r2, r3, #5
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d52:	461a      	mov	r2, r3
 8003d54:	2310      	movs	r3, #16
 8003d56:	6093      	str	r3, [r2, #8]
}
 8003d58:	e217      	b.n	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	015a      	lsls	r2, r3, #5
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	4413      	add	r3, r2
 8003d62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d6c:	2b80      	cmp	r3, #128	; 0x80
 8003d6e:	d174      	bne.n	8003e5a <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d121      	bne.n	8003dbc <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	212c      	movs	r1, #44	; 0x2c
 8003d7e:	fb01 f303 	mul.w	r3, r1, r3
 8003d82:	4413      	add	r3, r2
 8003d84:	3361      	adds	r3, #97	; 0x61
 8003d86:	2206      	movs	r2, #6
 8003d88:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	015a      	lsls	r2, r3, #5
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	4413      	add	r3, r2
 8003d92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	697a      	ldr	r2, [r7, #20]
 8003d9a:	0151      	lsls	r1, r2, #5
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	440a      	add	r2, r1
 8003da0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003da4:	f043 0302 	orr.w	r3, r3, #2
 8003da8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	b2d2      	uxtb	r2, r2
 8003db2:	4611      	mov	r1, r2
 8003db4:	4618      	mov	r0, r3
 8003db6:	f004 fd34 	bl	8008822 <USB_HC_Halt>
 8003dba:	e044      	b.n	8003e46 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	212c      	movs	r1, #44	; 0x2c
 8003dc2:	fb01 f303 	mul.w	r3, r1, r3
 8003dc6:	4413      	add	r3, r2
 8003dc8:	335c      	adds	r3, #92	; 0x5c
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	6879      	ldr	r1, [r7, #4]
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	202c      	movs	r0, #44	; 0x2c
 8003dd4:	fb00 f303 	mul.w	r3, r0, r3
 8003dd8:	440b      	add	r3, r1
 8003dda:	335c      	adds	r3, #92	; 0x5c
 8003ddc:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	212c      	movs	r1, #44	; 0x2c
 8003de4:	fb01 f303 	mul.w	r3, r1, r3
 8003de8:	4413      	add	r3, r2
 8003dea:	335c      	adds	r3, #92	; 0x5c
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d920      	bls.n	8003e34 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	212c      	movs	r1, #44	; 0x2c
 8003df8:	fb01 f303 	mul.w	r3, r1, r3
 8003dfc:	4413      	add	r3, r2
 8003dfe:	335c      	adds	r3, #92	; 0x5c
 8003e00:	2200      	movs	r2, #0
 8003e02:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	212c      	movs	r1, #44	; 0x2c
 8003e0a:	fb01 f303 	mul.w	r3, r1, r3
 8003e0e:	4413      	add	r3, r2
 8003e10:	3360      	adds	r3, #96	; 0x60
 8003e12:	2204      	movs	r2, #4
 8003e14:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	b2d9      	uxtb	r1, r3
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	202c      	movs	r0, #44	; 0x2c
 8003e20:	fb00 f303 	mul.w	r3, r0, r3
 8003e24:	4413      	add	r3, r2
 8003e26:	3360      	adds	r3, #96	; 0x60
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f006 feb5 	bl	800ab9c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003e32:	e008      	b.n	8003e46 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	212c      	movs	r1, #44	; 0x2c
 8003e3a:	fb01 f303 	mul.w	r3, r1, r3
 8003e3e:	4413      	add	r3, r2
 8003e40:	3360      	adds	r3, #96	; 0x60
 8003e42:	2202      	movs	r2, #2
 8003e44:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	015a      	lsls	r2, r3, #5
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e52:	461a      	mov	r2, r3
 8003e54:	2380      	movs	r3, #128	; 0x80
 8003e56:	6093      	str	r3, [r2, #8]
}
 8003e58:	e197      	b.n	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	015a      	lsls	r2, r3, #5
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	4413      	add	r3, r2
 8003e62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e70:	d134      	bne.n	8003edc <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	015a      	lsls	r2, r3, #5
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	4413      	add	r3, r2
 8003e7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	0151      	lsls	r1, r2, #5
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	440a      	add	r2, r1
 8003e88:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e8c:	f043 0302 	orr.w	r3, r3, #2
 8003e90:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	697a      	ldr	r2, [r7, #20]
 8003e98:	b2d2      	uxtb	r2, r2
 8003e9a:	4611      	mov	r1, r2
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f004 fcc0 	bl	8008822 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	015a      	lsls	r2, r3, #5
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	4413      	add	r3, r2
 8003eaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eae:	461a      	mov	r2, r3
 8003eb0:	2310      	movs	r3, #16
 8003eb2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	015a      	lsls	r2, r3, #5
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	4413      	add	r3, r2
 8003ebc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ec6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	212c      	movs	r1, #44	; 0x2c
 8003ece:	fb01 f303 	mul.w	r3, r1, r3
 8003ed2:	4413      	add	r3, r2
 8003ed4:	3361      	adds	r3, #97	; 0x61
 8003ed6:	2208      	movs	r2, #8
 8003ed8:	701a      	strb	r2, [r3, #0]
}
 8003eda:	e156      	b.n	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	015a      	lsls	r2, r3, #5
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	f040 814b 	bne.w	800418a <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	015a      	lsls	r2, r3, #5
 8003ef8:	69bb      	ldr	r3, [r7, #24]
 8003efa:	4413      	add	r3, r2
 8003efc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	0151      	lsls	r1, r2, #5
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	440a      	add	r2, r1
 8003f0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f0e:	f023 0302 	bic.w	r3, r3, #2
 8003f12:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	212c      	movs	r1, #44	; 0x2c
 8003f1a:	fb01 f303 	mul.w	r3, r1, r3
 8003f1e:	4413      	add	r3, r2
 8003f20:	3361      	adds	r3, #97	; 0x61
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d179      	bne.n	800401c <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	212c      	movs	r1, #44	; 0x2c
 8003f2e:	fb01 f303 	mul.w	r3, r1, r3
 8003f32:	4413      	add	r3, r2
 8003f34:	3360      	adds	r3, #96	; 0x60
 8003f36:	2201      	movs	r2, #1
 8003f38:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	212c      	movs	r1, #44	; 0x2c
 8003f40:	fb01 f303 	mul.w	r3, r1, r3
 8003f44:	4413      	add	r3, r2
 8003f46:	333f      	adds	r3, #63	; 0x3f
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d00a      	beq.n	8003f64 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	212c      	movs	r1, #44	; 0x2c
 8003f54:	fb01 f303 	mul.w	r3, r1, r3
 8003f58:	4413      	add	r3, r2
 8003f5a:	333f      	adds	r3, #63	; 0x3f
 8003f5c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003f5e:	2b03      	cmp	r3, #3
 8003f60:	f040 80fc 	bne.w	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d142      	bne.n	8003ff2 <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	212c      	movs	r1, #44	; 0x2c
 8003f72:	fb01 f303 	mul.w	r3, r1, r3
 8003f76:	4413      	add	r3, r2
 8003f78:	334c      	adds	r3, #76	; 0x4c
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f000 80ed 	beq.w	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	212c      	movs	r1, #44	; 0x2c
 8003f88:	fb01 f303 	mul.w	r3, r1, r3
 8003f8c:	4413      	add	r3, r2
 8003f8e:	334c      	adds	r3, #76	; 0x4c
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	202c      	movs	r0, #44	; 0x2c
 8003f98:	fb00 f202 	mul.w	r2, r0, r2
 8003f9c:	440a      	add	r2, r1
 8003f9e:	3240      	adds	r2, #64	; 0x40
 8003fa0:	8812      	ldrh	r2, [r2, #0]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	202c      	movs	r0, #44	; 0x2c
 8003fac:	fb00 f202 	mul.w	r2, r0, r2
 8003fb0:	440a      	add	r2, r1
 8003fb2:	3240      	adds	r2, #64	; 0x40
 8003fb4:	8812      	ldrh	r2, [r2, #0]
 8003fb6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f000 80ca 	beq.w	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	212c      	movs	r1, #44	; 0x2c
 8003fce:	fb01 f303 	mul.w	r3, r1, r3
 8003fd2:	4413      	add	r3, r2
 8003fd4:	3355      	adds	r3, #85	; 0x55
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	f083 0301 	eor.w	r3, r3, #1
 8003fdc:	b2d8      	uxtb	r0, r3
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	212c      	movs	r1, #44	; 0x2c
 8003fe4:	fb01 f303 	mul.w	r3, r1, r3
 8003fe8:	4413      	add	r3, r2
 8003fea:	3355      	adds	r3, #85	; 0x55
 8003fec:	4602      	mov	r2, r0
 8003fee:	701a      	strb	r2, [r3, #0]
 8003ff0:	e0b4      	b.n	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	212c      	movs	r1, #44	; 0x2c
 8003ff8:	fb01 f303 	mul.w	r3, r1, r3
 8003ffc:	4413      	add	r3, r2
 8003ffe:	3355      	adds	r3, #85	; 0x55
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	f083 0301 	eor.w	r3, r3, #1
 8004006:	b2d8      	uxtb	r0, r3
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	212c      	movs	r1, #44	; 0x2c
 800400e:	fb01 f303 	mul.w	r3, r1, r3
 8004012:	4413      	add	r3, r2
 8004014:	3355      	adds	r3, #85	; 0x55
 8004016:	4602      	mov	r2, r0
 8004018:	701a      	strb	r2, [r3, #0]
 800401a:	e09f      	b.n	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	212c      	movs	r1, #44	; 0x2c
 8004022:	fb01 f303 	mul.w	r3, r1, r3
 8004026:	4413      	add	r3, r2
 8004028:	3361      	adds	r3, #97	; 0x61
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	2b03      	cmp	r3, #3
 800402e:	d109      	bne.n	8004044 <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	212c      	movs	r1, #44	; 0x2c
 8004036:	fb01 f303 	mul.w	r3, r1, r3
 800403a:	4413      	add	r3, r2
 800403c:	3360      	adds	r3, #96	; 0x60
 800403e:	2202      	movs	r2, #2
 8004040:	701a      	strb	r2, [r3, #0]
 8004042:	e08b      	b.n	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	212c      	movs	r1, #44	; 0x2c
 800404a:	fb01 f303 	mul.w	r3, r1, r3
 800404e:	4413      	add	r3, r2
 8004050:	3361      	adds	r3, #97	; 0x61
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	2b04      	cmp	r3, #4
 8004056:	d109      	bne.n	800406c <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	212c      	movs	r1, #44	; 0x2c
 800405e:	fb01 f303 	mul.w	r3, r1, r3
 8004062:	4413      	add	r3, r2
 8004064:	3360      	adds	r3, #96	; 0x60
 8004066:	2202      	movs	r2, #2
 8004068:	701a      	strb	r2, [r3, #0]
 800406a:	e077      	b.n	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	212c      	movs	r1, #44	; 0x2c
 8004072:	fb01 f303 	mul.w	r3, r1, r3
 8004076:	4413      	add	r3, r2
 8004078:	3361      	adds	r3, #97	; 0x61
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2b05      	cmp	r3, #5
 800407e:	d109      	bne.n	8004094 <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	212c      	movs	r1, #44	; 0x2c
 8004086:	fb01 f303 	mul.w	r3, r1, r3
 800408a:	4413      	add	r3, r2
 800408c:	3360      	adds	r3, #96	; 0x60
 800408e:	2205      	movs	r2, #5
 8004090:	701a      	strb	r2, [r3, #0]
 8004092:	e063      	b.n	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	212c      	movs	r1, #44	; 0x2c
 800409a:	fb01 f303 	mul.w	r3, r1, r3
 800409e:	4413      	add	r3, r2
 80040a0:	3361      	adds	r3, #97	; 0x61
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	2b06      	cmp	r3, #6
 80040a6:	d009      	beq.n	80040bc <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	212c      	movs	r1, #44	; 0x2c
 80040ae:	fb01 f303 	mul.w	r3, r1, r3
 80040b2:	4413      	add	r3, r2
 80040b4:	3361      	adds	r3, #97	; 0x61
 80040b6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d14f      	bne.n	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	212c      	movs	r1, #44	; 0x2c
 80040c2:	fb01 f303 	mul.w	r3, r1, r3
 80040c6:	4413      	add	r3, r2
 80040c8:	335c      	adds	r3, #92	; 0x5c
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	1c5a      	adds	r2, r3, #1
 80040ce:	6879      	ldr	r1, [r7, #4]
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	202c      	movs	r0, #44	; 0x2c
 80040d4:	fb00 f303 	mul.w	r3, r0, r3
 80040d8:	440b      	add	r3, r1
 80040da:	335c      	adds	r3, #92	; 0x5c
 80040dc:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	212c      	movs	r1, #44	; 0x2c
 80040e4:	fb01 f303 	mul.w	r3, r1, r3
 80040e8:	4413      	add	r3, r2
 80040ea:	335c      	adds	r3, #92	; 0x5c
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d912      	bls.n	8004118 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	212c      	movs	r1, #44	; 0x2c
 80040f8:	fb01 f303 	mul.w	r3, r1, r3
 80040fc:	4413      	add	r3, r2
 80040fe:	335c      	adds	r3, #92	; 0x5c
 8004100:	2200      	movs	r2, #0
 8004102:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	212c      	movs	r1, #44	; 0x2c
 800410a:	fb01 f303 	mul.w	r3, r1, r3
 800410e:	4413      	add	r3, r2
 8004110:	3360      	adds	r3, #96	; 0x60
 8004112:	2204      	movs	r2, #4
 8004114:	701a      	strb	r2, [r3, #0]
 8004116:	e021      	b.n	800415c <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	212c      	movs	r1, #44	; 0x2c
 800411e:	fb01 f303 	mul.w	r3, r1, r3
 8004122:	4413      	add	r3, r2
 8004124:	3360      	adds	r3, #96	; 0x60
 8004126:	2202      	movs	r2, #2
 8004128:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	015a      	lsls	r2, r3, #5
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	4413      	add	r3, r2
 8004132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004140:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004148:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	015a      	lsls	r2, r3, #5
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	4413      	add	r3, r2
 8004152:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004156:	461a      	mov	r2, r3
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	015a      	lsls	r2, r3, #5
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	4413      	add	r3, r2
 8004164:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004168:	461a      	mov	r2, r3
 800416a:	2302      	movs	r3, #2
 800416c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	b2d9      	uxtb	r1, r3
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	202c      	movs	r0, #44	; 0x2c
 8004178:	fb00 f303 	mul.w	r3, r0, r3
 800417c:	4413      	add	r3, r2
 800417e:	3360      	adds	r3, #96	; 0x60
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	461a      	mov	r2, r3
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f006 fd09 	bl	800ab9c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800418a:	bf00      	nop
 800418c:	3720      	adds	r7, #32
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b08a      	sub	sp, #40	; 0x28
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	f003 030f 	and.w	r3, r3, #15
 80041b2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	0c5b      	lsrs	r3, r3, #17
 80041b8:	f003 030f 	and.w	r3, r3, #15
 80041bc:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	091b      	lsrs	r3, r3, #4
 80041c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041c6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	d004      	beq.n	80041d8 <HCD_RXQLVL_IRQHandler+0x46>
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	2b05      	cmp	r3, #5
 80041d2:	f000 80a9 	beq.w	8004328 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80041d6:	e0aa      	b.n	800432e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 80a6 	beq.w	800432c <HCD_RXQLVL_IRQHandler+0x19a>
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	212c      	movs	r1, #44	; 0x2c
 80041e6:	fb01 f303 	mul.w	r3, r1, r3
 80041ea:	4413      	add	r3, r2
 80041ec:	3344      	adds	r3, #68	; 0x44
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f000 809b 	beq.w	800432c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	212c      	movs	r1, #44	; 0x2c
 80041fc:	fb01 f303 	mul.w	r3, r1, r3
 8004200:	4413      	add	r3, r2
 8004202:	3350      	adds	r3, #80	; 0x50
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	441a      	add	r2, r3
 800420a:	6879      	ldr	r1, [r7, #4]
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	202c      	movs	r0, #44	; 0x2c
 8004210:	fb00 f303 	mul.w	r3, r0, r3
 8004214:	440b      	add	r3, r1
 8004216:	334c      	adds	r3, #76	; 0x4c
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	429a      	cmp	r2, r3
 800421c:	d87a      	bhi.n	8004314 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6818      	ldr	r0, [r3, #0]
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	212c      	movs	r1, #44	; 0x2c
 8004228:	fb01 f303 	mul.w	r3, r1, r3
 800422c:	4413      	add	r3, r2
 800422e:	3344      	adds	r3, #68	; 0x44
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	b292      	uxth	r2, r2
 8004236:	4619      	mov	r1, r3
 8004238:	f003 fe91 	bl	8007f5e <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	212c      	movs	r1, #44	; 0x2c
 8004242:	fb01 f303 	mul.w	r3, r1, r3
 8004246:	4413      	add	r3, r2
 8004248:	3344      	adds	r3, #68	; 0x44
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	441a      	add	r2, r3
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	202c      	movs	r0, #44	; 0x2c
 8004256:	fb00 f303 	mul.w	r3, r0, r3
 800425a:	440b      	add	r3, r1
 800425c:	3344      	adds	r3, #68	; 0x44
 800425e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	212c      	movs	r1, #44	; 0x2c
 8004266:	fb01 f303 	mul.w	r3, r1, r3
 800426a:	4413      	add	r3, r2
 800426c:	3350      	adds	r3, #80	; 0x50
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	441a      	add	r2, r3
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	202c      	movs	r0, #44	; 0x2c
 800427a:	fb00 f303 	mul.w	r3, r0, r3
 800427e:	440b      	add	r3, r1
 8004280:	3350      	adds	r3, #80	; 0x50
 8004282:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	015a      	lsls	r2, r3, #5
 8004288:	6a3b      	ldr	r3, [r7, #32]
 800428a:	4413      	add	r3, r2
 800428c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	0cdb      	lsrs	r3, r3, #19
 8004294:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004298:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	212c      	movs	r1, #44	; 0x2c
 80042a0:	fb01 f303 	mul.w	r3, r1, r3
 80042a4:	4413      	add	r3, r2
 80042a6:	3340      	adds	r3, #64	; 0x40
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d13c      	bne.n	800432c <HCD_RXQLVL_IRQHandler+0x19a>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d039      	beq.n	800432c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	015a      	lsls	r2, r3, #5
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	4413      	add	r3, r2
 80042c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80042ce:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80042d6:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	015a      	lsls	r2, r3, #5
 80042dc:	6a3b      	ldr	r3, [r7, #32]
 80042de:	4413      	add	r3, r2
 80042e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042e4:	461a      	mov	r2, r3
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	212c      	movs	r1, #44	; 0x2c
 80042f0:	fb01 f303 	mul.w	r3, r1, r3
 80042f4:	4413      	add	r3, r2
 80042f6:	3354      	adds	r3, #84	; 0x54
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	f083 0301 	eor.w	r3, r3, #1
 80042fe:	b2d8      	uxtb	r0, r3
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	212c      	movs	r1, #44	; 0x2c
 8004306:	fb01 f303 	mul.w	r3, r1, r3
 800430a:	4413      	add	r3, r2
 800430c:	3354      	adds	r3, #84	; 0x54
 800430e:	4602      	mov	r2, r0
 8004310:	701a      	strb	r2, [r3, #0]
      break;
 8004312:	e00b      	b.n	800432c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	212c      	movs	r1, #44	; 0x2c
 800431a:	fb01 f303 	mul.w	r3, r1, r3
 800431e:	4413      	add	r3, r2
 8004320:	3360      	adds	r3, #96	; 0x60
 8004322:	2204      	movs	r2, #4
 8004324:	701a      	strb	r2, [r3, #0]
      break;
 8004326:	e001      	b.n	800432c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004328:	bf00      	nop
 800432a:	e000      	b.n	800432e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 800432c:	bf00      	nop
  }
}
 800432e:	bf00      	nop
 8004330:	3728      	adds	r7, #40	; 0x28
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004336:	b580      	push	{r7, lr}
 8004338:	b086      	sub	sp, #24
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004362:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b02      	cmp	r3, #2
 800436c:	d10b      	bne.n	8004386 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b01      	cmp	r3, #1
 8004376:	d102      	bne.n	800437e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f006 fbf3 	bl	800ab64 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	f043 0302 	orr.w	r3, r3, #2
 8004384:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b08      	cmp	r3, #8
 800438e:	d132      	bne.n	80043f6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f043 0308 	orr.w	r3, r3, #8
 8004396:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f003 0304 	and.w	r3, r3, #4
 800439e:	2b04      	cmp	r3, #4
 80043a0:	d126      	bne.n	80043f0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d113      	bne.n	80043d2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80043b0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80043b4:	d106      	bne.n	80043c4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2102      	movs	r1, #2
 80043bc:	4618      	mov	r0, r3
 80043be:	f003 ff09 	bl	80081d4 <USB_InitFSLSPClkSel>
 80043c2:	e011      	b.n	80043e8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2101      	movs	r1, #1
 80043ca:	4618      	mov	r0, r3
 80043cc:	f003 ff02 	bl	80081d4 <USB_InitFSLSPClkSel>
 80043d0:	e00a      	b.n	80043e8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d106      	bne.n	80043e8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043e0:	461a      	mov	r2, r3
 80043e2:	f64e 2360 	movw	r3, #60000	; 0xea60
 80043e6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f006 fbe5 	bl	800abb8 <HAL_HCD_PortEnabled_Callback>
 80043ee:	e002      	b.n	80043f6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f006 fbef 	bl	800abd4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f003 0320 	and.w	r3, r3, #32
 80043fc:	2b20      	cmp	r3, #32
 80043fe:	d103      	bne.n	8004408 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	f043 0320 	orr.w	r3, r3, #32
 8004406:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800440e:	461a      	mov	r2, r3
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	6013      	str	r3, [r2, #0]
}
 8004414:	bf00      	nop
 8004416:	3718      	adds	r7, #24
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d101      	bne.n	800442e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e12b      	b.n	8004686 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b00      	cmp	r3, #0
 8004438:	d106      	bne.n	8004448 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f7fd fbdc 	bl	8001c00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2224      	movs	r2, #36	; 0x24
 800444c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 0201 	bic.w	r2, r2, #1
 800445e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800446e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800447e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004480:	f001 fea6 	bl	80061d0 <HAL_RCC_GetPCLK1Freq>
 8004484:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	4a81      	ldr	r2, [pc, #516]	; (8004690 <HAL_I2C_Init+0x274>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d807      	bhi.n	80044a0 <HAL_I2C_Init+0x84>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4a80      	ldr	r2, [pc, #512]	; (8004694 <HAL_I2C_Init+0x278>)
 8004494:	4293      	cmp	r3, r2
 8004496:	bf94      	ite	ls
 8004498:	2301      	movls	r3, #1
 800449a:	2300      	movhi	r3, #0
 800449c:	b2db      	uxtb	r3, r3
 800449e:	e006      	b.n	80044ae <HAL_I2C_Init+0x92>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4a7d      	ldr	r2, [pc, #500]	; (8004698 <HAL_I2C_Init+0x27c>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	bf94      	ite	ls
 80044a8:	2301      	movls	r3, #1
 80044aa:	2300      	movhi	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e0e7      	b.n	8004686 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4a78      	ldr	r2, [pc, #480]	; (800469c <HAL_I2C_Init+0x280>)
 80044ba:	fba2 2303 	umull	r2, r3, r2, r3
 80044be:	0c9b      	lsrs	r3, r3, #18
 80044c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	68ba      	ldr	r2, [r7, #8]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	4a6a      	ldr	r2, [pc, #424]	; (8004690 <HAL_I2C_Init+0x274>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d802      	bhi.n	80044f0 <HAL_I2C_Init+0xd4>
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	3301      	adds	r3, #1
 80044ee:	e009      	b.n	8004504 <HAL_I2C_Init+0xe8>
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80044f6:	fb02 f303 	mul.w	r3, r2, r3
 80044fa:	4a69      	ldr	r2, [pc, #420]	; (80046a0 <HAL_I2C_Init+0x284>)
 80044fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004500:	099b      	lsrs	r3, r3, #6
 8004502:	3301      	adds	r3, #1
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	6812      	ldr	r2, [r2, #0]
 8004508:	430b      	orrs	r3, r1
 800450a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004516:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	495c      	ldr	r1, [pc, #368]	; (8004690 <HAL_I2C_Init+0x274>)
 8004520:	428b      	cmp	r3, r1
 8004522:	d819      	bhi.n	8004558 <HAL_I2C_Init+0x13c>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	1e59      	subs	r1, r3, #1
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004532:	1c59      	adds	r1, r3, #1
 8004534:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004538:	400b      	ands	r3, r1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00a      	beq.n	8004554 <HAL_I2C_Init+0x138>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	1e59      	subs	r1, r3, #1
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	fbb1 f3f3 	udiv	r3, r1, r3
 800454c:	3301      	adds	r3, #1
 800454e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004552:	e051      	b.n	80045f8 <HAL_I2C_Init+0x1dc>
 8004554:	2304      	movs	r3, #4
 8004556:	e04f      	b.n	80045f8 <HAL_I2C_Init+0x1dc>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d111      	bne.n	8004584 <HAL_I2C_Init+0x168>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	1e58      	subs	r0, r3, #1
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6859      	ldr	r1, [r3, #4]
 8004568:	460b      	mov	r3, r1
 800456a:	005b      	lsls	r3, r3, #1
 800456c:	440b      	add	r3, r1
 800456e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004572:	3301      	adds	r3, #1
 8004574:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004578:	2b00      	cmp	r3, #0
 800457a:	bf0c      	ite	eq
 800457c:	2301      	moveq	r3, #1
 800457e:	2300      	movne	r3, #0
 8004580:	b2db      	uxtb	r3, r3
 8004582:	e012      	b.n	80045aa <HAL_I2C_Init+0x18e>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	1e58      	subs	r0, r3, #1
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6859      	ldr	r1, [r3, #4]
 800458c:	460b      	mov	r3, r1
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	440b      	add	r3, r1
 8004592:	0099      	lsls	r1, r3, #2
 8004594:	440b      	add	r3, r1
 8004596:	fbb0 f3f3 	udiv	r3, r0, r3
 800459a:	3301      	adds	r3, #1
 800459c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	bf0c      	ite	eq
 80045a4:	2301      	moveq	r3, #1
 80045a6:	2300      	movne	r3, #0
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <HAL_I2C_Init+0x196>
 80045ae:	2301      	movs	r3, #1
 80045b0:	e022      	b.n	80045f8 <HAL_I2C_Init+0x1dc>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d10e      	bne.n	80045d8 <HAL_I2C_Init+0x1bc>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	1e58      	subs	r0, r3, #1
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6859      	ldr	r1, [r3, #4]
 80045c2:	460b      	mov	r3, r1
 80045c4:	005b      	lsls	r3, r3, #1
 80045c6:	440b      	add	r3, r1
 80045c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80045cc:	3301      	adds	r3, #1
 80045ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045d6:	e00f      	b.n	80045f8 <HAL_I2C_Init+0x1dc>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	1e58      	subs	r0, r3, #1
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6859      	ldr	r1, [r3, #4]
 80045e0:	460b      	mov	r3, r1
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	440b      	add	r3, r1
 80045e6:	0099      	lsls	r1, r3, #2
 80045e8:	440b      	add	r3, r1
 80045ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ee:	3301      	adds	r3, #1
 80045f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	6809      	ldr	r1, [r1, #0]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	69da      	ldr	r2, [r3, #28]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	431a      	orrs	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	430a      	orrs	r2, r1
 800461a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004626:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6911      	ldr	r1, [r2, #16]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	68d2      	ldr	r2, [r2, #12]
 8004632:	4311      	orrs	r1, r2
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6812      	ldr	r2, [r2, #0]
 8004638:	430b      	orrs	r3, r1
 800463a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	695a      	ldr	r2, [r3, #20]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	699b      	ldr	r3, [r3, #24]
 800464e:	431a      	orrs	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	430a      	orrs	r2, r1
 8004656:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f042 0201 	orr.w	r2, r2, #1
 8004666:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2220      	movs	r2, #32
 8004672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	000186a0 	.word	0x000186a0
 8004694:	001e847f 	.word	0x001e847f
 8004698:	003d08ff 	.word	0x003d08ff
 800469c:	431bde83 	.word	0x431bde83
 80046a0:	10624dd3 	.word	0x10624dd3

080046a4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b08c      	sub	sp, #48	; 0x30
 80046a8:	af02      	add	r7, sp, #8
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	4608      	mov	r0, r1
 80046ae:	4611      	mov	r1, r2
 80046b0:	461a      	mov	r2, r3
 80046b2:	4603      	mov	r3, r0
 80046b4:	817b      	strh	r3, [r7, #10]
 80046b6:	460b      	mov	r3, r1
 80046b8:	813b      	strh	r3, [r7, #8]
 80046ba:	4613      	mov	r3, r2
 80046bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046be:	f7fd fe1f 	bl	8002300 <HAL_GetTick>
 80046c2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	2b20      	cmp	r3, #32
 80046ce:	f040 8208 	bne.w	8004ae2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d4:	9300      	str	r3, [sp, #0]
 80046d6:	2319      	movs	r3, #25
 80046d8:	2201      	movs	r2, #1
 80046da:	497b      	ldr	r1, [pc, #492]	; (80048c8 <HAL_I2C_Mem_Read+0x224>)
 80046dc:	68f8      	ldr	r0, [r7, #12]
 80046de:	f000 faef 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d001      	beq.n	80046ec <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80046e8:	2302      	movs	r3, #2
 80046ea:	e1fb      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_I2C_Mem_Read+0x56>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e1f4      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x440>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b01      	cmp	r3, #1
 800470e:	d007      	beq.n	8004720 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f042 0201 	orr.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800472e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2222      	movs	r2, #34	; 0x22
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2240      	movs	r2, #64	; 0x40
 800473c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800474a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004750:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004756:	b29a      	uxth	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	4a5b      	ldr	r2, [pc, #364]	; (80048cc <HAL_I2C_Mem_Read+0x228>)
 8004760:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004762:	88f8      	ldrh	r0, [r7, #6]
 8004764:	893a      	ldrh	r2, [r7, #8]
 8004766:	8979      	ldrh	r1, [r7, #10]
 8004768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476a:	9301      	str	r3, [sp, #4]
 800476c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	4603      	mov	r3, r0
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f000 f9bc 	bl	8004af0 <I2C_RequestMemoryRead>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e1b0      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004786:	2b00      	cmp	r3, #0
 8004788:	d113      	bne.n	80047b2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800478a:	2300      	movs	r3, #0
 800478c:	623b      	str	r3, [r7, #32]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	695b      	ldr	r3, [r3, #20]
 8004794:	623b      	str	r3, [r7, #32]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	623b      	str	r3, [r7, #32]
 800479e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047ae:	601a      	str	r2, [r3, #0]
 80047b0:	e184      	b.n	8004abc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d11b      	bne.n	80047f2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ca:	2300      	movs	r3, #0
 80047cc:	61fb      	str	r3, [r7, #28]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	695b      	ldr	r3, [r3, #20]
 80047d4:	61fb      	str	r3, [r7, #28]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	e164      	b.n	8004abc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d11b      	bne.n	8004832 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004808:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004818:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800481a:	2300      	movs	r3, #0
 800481c:	61bb      	str	r3, [r7, #24]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	61bb      	str	r3, [r7, #24]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	61bb      	str	r3, [r7, #24]
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	e144      	b.n	8004abc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004832:	2300      	movs	r3, #0
 8004834:	617b      	str	r3, [r7, #20]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695b      	ldr	r3, [r3, #20]
 800483c:	617b      	str	r3, [r7, #20]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	617b      	str	r3, [r7, #20]
 8004846:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004848:	e138      	b.n	8004abc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800484e:	2b03      	cmp	r3, #3
 8004850:	f200 80f1 	bhi.w	8004a36 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004858:	2b01      	cmp	r3, #1
 800485a:	d123      	bne.n	80048a4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800485c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800485e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f000 fb44 	bl	8004eee <I2C_WaitOnRXNEFlagUntilTimeout>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e139      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	691a      	ldr	r2, [r3, #16]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487a:	b2d2      	uxtb	r2, r2
 800487c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004882:	1c5a      	adds	r2, r3, #1
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800488c:	3b01      	subs	r3, #1
 800488e:	b29a      	uxth	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004898:	b29b      	uxth	r3, r3
 800489a:	3b01      	subs	r3, #1
 800489c:	b29a      	uxth	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80048a2:	e10b      	b.n	8004abc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d14e      	bne.n	800494a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b2:	2200      	movs	r2, #0
 80048b4:	4906      	ldr	r1, [pc, #24]	; (80048d0 <HAL_I2C_Mem_Read+0x22c>)
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f000 fa02 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d008      	beq.n	80048d4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e10e      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x440>
 80048c6:	bf00      	nop
 80048c8:	00100002 	.word	0x00100002
 80048cc:	ffff0000 	.word	0xffff0000
 80048d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ee:	b2d2      	uxtb	r2, r2
 80048f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f6:	1c5a      	adds	r2, r3, #1
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004900:	3b01      	subs	r3, #1
 8004902:	b29a      	uxth	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800490c:	b29b      	uxth	r3, r3
 800490e:	3b01      	subs	r3, #1
 8004910:	b29a      	uxth	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	691a      	ldr	r2, [r3, #16]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004920:	b2d2      	uxtb	r2, r2
 8004922:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004932:	3b01      	subs	r3, #1
 8004934:	b29a      	uxth	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800493e:	b29b      	uxth	r3, r3
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004948:	e0b8      	b.n	8004abc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800494a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494c:	9300      	str	r3, [sp, #0]
 800494e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004950:	2200      	movs	r2, #0
 8004952:	4966      	ldr	r1, [pc, #408]	; (8004aec <HAL_I2C_Mem_Read+0x448>)
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f000 f9b3 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d001      	beq.n	8004964 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e0bf      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004972:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	691a      	ldr	r2, [r3, #16]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497e:	b2d2      	uxtb	r2, r2
 8004980:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004986:	1c5a      	adds	r2, r3, #1
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004990:	3b01      	subs	r3, #1
 8004992:	b29a      	uxth	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800499c:	b29b      	uxth	r3, r3
 800499e:	3b01      	subs	r3, #1
 80049a0:	b29a      	uxth	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a8:	9300      	str	r3, [sp, #0]
 80049aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ac:	2200      	movs	r2, #0
 80049ae:	494f      	ldr	r1, [pc, #316]	; (8004aec <HAL_I2C_Mem_Read+0x448>)
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f000 f985 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d001      	beq.n	80049c0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e091      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	691a      	ldr	r2, [r3, #16]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	b2d2      	uxtb	r2, r2
 80049dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e2:	1c5a      	adds	r2, r3, #1
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	3b01      	subs	r3, #1
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0c:	b2d2      	uxtb	r2, r2
 8004a0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a14:	1c5a      	adds	r2, r3, #1
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a34:	e042      	b.n	8004abc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f000 fa57 	bl	8004eee <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e04c      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	691a      	ldr	r2, [r3, #16]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5c:	1c5a      	adds	r2, r3, #1
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a66:	3b01      	subs	r3, #1
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	3b01      	subs	r3, #1
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	f003 0304 	and.w	r3, r3, #4
 8004a86:	2b04      	cmp	r3, #4
 8004a88:	d118      	bne.n	8004abc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	691a      	ldr	r2, [r3, #16]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a94:	b2d2      	uxtb	r2, r2
 8004a96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	b29a      	uxth	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f47f aec2 	bne.w	800484a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2220      	movs	r2, #32
 8004aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	e000      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004ae2:	2302      	movs	r3, #2
  }
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3728      	adds	r7, #40	; 0x28
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	00010004 	.word	0x00010004

08004af0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b088      	sub	sp, #32
 8004af4:	af02      	add	r7, sp, #8
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	4608      	mov	r0, r1
 8004afa:	4611      	mov	r1, r2
 8004afc:	461a      	mov	r2, r3
 8004afe:	4603      	mov	r3, r0
 8004b00:	817b      	strh	r3, [r7, #10]
 8004b02:	460b      	mov	r3, r1
 8004b04:	813b      	strh	r3, [r7, #8]
 8004b06:	4613      	mov	r3, r2
 8004b08:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b18:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2c:	9300      	str	r3, [sp, #0]
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b36:	68f8      	ldr	r0, [r7, #12]
 8004b38:	f000 f8c2 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00d      	beq.n	8004b5e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b50:	d103      	bne.n	8004b5a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b58:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e0aa      	b.n	8004cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b5e:	897b      	ldrh	r3, [r7, #10]
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	461a      	mov	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004b6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b70:	6a3a      	ldr	r2, [r7, #32]
 8004b72:	4952      	ldr	r1, [pc, #328]	; (8004cbc <I2C_RequestMemoryRead+0x1cc>)
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f000 f8fa 	bl	8004d6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d001      	beq.n	8004b84 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e097      	b.n	8004cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b84:	2300      	movs	r3, #0
 8004b86:	617b      	str	r3, [r7, #20]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	617b      	str	r3, [r7, #20]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	699b      	ldr	r3, [r3, #24]
 8004b96:	617b      	str	r3, [r7, #20]
 8004b98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b9c:	6a39      	ldr	r1, [r7, #32]
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 f964 	bl	8004e6c <I2C_WaitOnTXEFlagUntilTimeout>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00d      	beq.n	8004bc6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bae:	2b04      	cmp	r3, #4
 8004bb0:	d107      	bne.n	8004bc2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bc0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e076      	b.n	8004cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004bc6:	88fb      	ldrh	r3, [r7, #6]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d105      	bne.n	8004bd8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004bcc:	893b      	ldrh	r3, [r7, #8]
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	611a      	str	r2, [r3, #16]
 8004bd6:	e021      	b.n	8004c1c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004bd8:	893b      	ldrh	r3, [r7, #8]
 8004bda:	0a1b      	lsrs	r3, r3, #8
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	b2da      	uxtb	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be8:	6a39      	ldr	r1, [r7, #32]
 8004bea:	68f8      	ldr	r0, [r7, #12]
 8004bec:	f000 f93e 	bl	8004e6c <I2C_WaitOnTXEFlagUntilTimeout>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00d      	beq.n	8004c12 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfa:	2b04      	cmp	r3, #4
 8004bfc:	d107      	bne.n	8004c0e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c0c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e050      	b.n	8004cb4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c12:	893b      	ldrh	r3, [r7, #8]
 8004c14:	b2da      	uxtb	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c1e:	6a39      	ldr	r1, [r7, #32]
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f000 f923 	bl	8004e6c <I2C_WaitOnTXEFlagUntilTimeout>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00d      	beq.n	8004c48 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c30:	2b04      	cmp	r3, #4
 8004c32:	d107      	bne.n	8004c44 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c42:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e035      	b.n	8004cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c56:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5a:	9300      	str	r3, [sp, #0]
 8004c5c:	6a3b      	ldr	r3, [r7, #32]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f000 f82b 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00d      	beq.n	8004c8c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c7e:	d103      	bne.n	8004c88 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c86:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e013      	b.n	8004cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004c8c:	897b      	ldrh	r3, [r7, #10]
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	f043 0301 	orr.w	r3, r3, #1
 8004c94:	b2da      	uxtb	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9e:	6a3a      	ldr	r2, [r7, #32]
 8004ca0:	4906      	ldr	r1, [pc, #24]	; (8004cbc <I2C_RequestMemoryRead+0x1cc>)
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f000 f863 	bl	8004d6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e000      	b.n	8004cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3718      	adds	r7, #24
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	00010002 	.word	0x00010002

08004cc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	603b      	str	r3, [r7, #0]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cd0:	e025      	b.n	8004d1e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cd8:	d021      	beq.n	8004d1e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cda:	f7fd fb11 	bl	8002300 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	683a      	ldr	r2, [r7, #0]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d302      	bcc.n	8004cf0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d116      	bne.n	8004d1e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2220      	movs	r2, #32
 8004cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	f043 0220 	orr.w	r2, r3, #32
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e023      	b.n	8004d66 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	0c1b      	lsrs	r3, r3, #16
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d10d      	bne.n	8004d44 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	43da      	mvns	r2, r3
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	4013      	ands	r3, r2
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	bf0c      	ite	eq
 8004d3a:	2301      	moveq	r3, #1
 8004d3c:	2300      	movne	r3, #0
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	461a      	mov	r2, r3
 8004d42:	e00c      	b.n	8004d5e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	43da      	mvns	r2, r3
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	bf0c      	ite	eq
 8004d56:	2301      	moveq	r3, #1
 8004d58:	2300      	movne	r3, #0
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	79fb      	ldrb	r3, [r7, #7]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d0b6      	beq.n	8004cd2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b084      	sub	sp, #16
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	607a      	str	r2, [r7, #4]
 8004d7a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d7c:	e051      	b.n	8004e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d8c:	d123      	bne.n	8004dd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d9c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004da6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2220      	movs	r2, #32
 8004db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc2:	f043 0204 	orr.w	r2, r3, #4
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e046      	b.n	8004e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ddc:	d021      	beq.n	8004e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dde:	f7fd fa8f 	bl	8002300 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d302      	bcc.n	8004df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d116      	bne.n	8004e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2220      	movs	r2, #32
 8004dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	f043 0220 	orr.w	r2, r3, #32
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e020      	b.n	8004e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	0c1b      	lsrs	r3, r3, #16
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d10c      	bne.n	8004e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	43da      	mvns	r2, r3
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	4013      	ands	r3, r2
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	bf14      	ite	ne
 8004e3e:	2301      	movne	r3, #1
 8004e40:	2300      	moveq	r3, #0
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	e00b      	b.n	8004e5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	43da      	mvns	r2, r3
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	4013      	ands	r3, r2
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	bf14      	ite	ne
 8004e58:	2301      	movne	r3, #1
 8004e5a:	2300      	moveq	r3, #0
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d18d      	bne.n	8004d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e78:	e02d      	b.n	8004ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 f88d 	bl	8004f9a <I2C_IsAcknowledgeFailed>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e02d      	b.n	8004ee6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e90:	d021      	beq.n	8004ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e92:	f7fd fa35 	bl	8002300 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d302      	bcc.n	8004ea8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d116      	bne.n	8004ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2220      	movs	r2, #32
 8004eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec2:	f043 0220 	orr.w	r2, r3, #32
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e007      	b.n	8004ee6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ee0:	2b80      	cmp	r3, #128	; 0x80
 8004ee2:	d1ca      	bne.n	8004e7a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b084      	sub	sp, #16
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	60f8      	str	r0, [r7, #12]
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004efa:	e042      	b.n	8004f82 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	f003 0310 	and.w	r3, r3, #16
 8004f06:	2b10      	cmp	r3, #16
 8004f08:	d119      	bne.n	8004f3e <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f06f 0210 	mvn.w	r2, #16
 8004f12:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e029      	b.n	8004f92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f3e:	f7fd f9df 	bl	8002300 <HAL_GetTick>
 8004f42:	4602      	mov	r2, r0
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d302      	bcc.n	8004f54 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d116      	bne.n	8004f82 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2220      	movs	r2, #32
 8004f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6e:	f043 0220 	orr.w	r2, r3, #32
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e007      	b.n	8004f92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f8c:	2b40      	cmp	r3, #64	; 0x40
 8004f8e:	d1b5      	bne.n	8004efc <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b083      	sub	sp, #12
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fb0:	d11b      	bne.n	8004fea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004fba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2220      	movs	r2, #32
 8004fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd6:	f043 0204 	orr.w	r2, r3, #4
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e128      	b.n	800525c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d109      	bne.n	800502a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a90      	ldr	r2, [pc, #576]	; (8005264 <HAL_I2S_Init+0x26c>)
 8005022:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f7fc fe55 	bl	8001cd4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2202      	movs	r2, #2
 800502e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	69db      	ldr	r3, [r3, #28]
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6812      	ldr	r2, [r2, #0]
 800503c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005040:	f023 030f 	bic.w	r3, r3, #15
 8005044:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2202      	movs	r2, #2
 800504c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	2b02      	cmp	r3, #2
 8005054:	d060      	beq.n	8005118 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d102      	bne.n	8005064 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800505e:	2310      	movs	r3, #16
 8005060:	617b      	str	r3, [r7, #20]
 8005062:	e001      	b.n	8005068 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005064:	2320      	movs	r3, #32
 8005066:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	2b20      	cmp	r3, #32
 800506e:	d802      	bhi.n	8005076 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	005b      	lsls	r3, r3, #1
 8005074:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005076:	2001      	movs	r0, #1
 8005078:	f001 f9a0 	bl	80063bc <HAL_RCCEx_GetPeriphCLKFreq>
 800507c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005086:	d125      	bne.n	80050d4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d010      	beq.n	80050b2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	fbb2 f2f3 	udiv	r2, r2, r3
 800509a:	4613      	mov	r3, r2
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	4413      	add	r3, r2
 80050a0:	005b      	lsls	r3, r3, #1
 80050a2:	461a      	mov	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ac:	3305      	adds	r3, #5
 80050ae:	613b      	str	r3, [r7, #16]
 80050b0:	e01f      	b.n	80050f2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80050bc:	4613      	mov	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4413      	add	r3, r2
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	461a      	mov	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ce:	3305      	adds	r3, #5
 80050d0:	613b      	str	r3, [r7, #16]
 80050d2:	e00e      	b.n	80050f2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80050dc:	4613      	mov	r3, r2
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	4413      	add	r3, r2
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	461a      	mov	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	695b      	ldr	r3, [r3, #20]
 80050ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ee:	3305      	adds	r3, #5
 80050f0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	4a5c      	ldr	r2, [pc, #368]	; (8005268 <HAL_I2S_Init+0x270>)
 80050f6:	fba2 2303 	umull	r2, r3, r2, r3
 80050fa:	08db      	lsrs	r3, r3, #3
 80050fc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	1ad3      	subs	r3, r2, r3
 800510c:	085b      	lsrs	r3, r3, #1
 800510e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	021b      	lsls	r3, r3, #8
 8005114:	61bb      	str	r3, [r7, #24]
 8005116:	e003      	b.n	8005120 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005118:	2302      	movs	r3, #2
 800511a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800511c:	2300      	movs	r3, #0
 800511e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	2b01      	cmp	r3, #1
 8005124:	d902      	bls.n	800512c <HAL_I2S_Init+0x134>
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	2bff      	cmp	r3, #255	; 0xff
 800512a:	d907      	bls.n	800513c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005130:	f043 0210 	orr.w	r2, r3, #16
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e08f      	b.n	800525c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	691a      	ldr	r2, [r3, #16]
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	ea42 0103 	orr.w	r1, r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	69fa      	ldr	r2, [r7, #28]
 800514c:	430a      	orrs	r2, r1
 800514e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800515a:	f023 030f 	bic.w	r3, r3, #15
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	6851      	ldr	r1, [r2, #4]
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	6892      	ldr	r2, [r2, #8]
 8005166:	4311      	orrs	r1, r2
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	68d2      	ldr	r2, [r2, #12]
 800516c:	4311      	orrs	r1, r2
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	6992      	ldr	r2, [r2, #24]
 8005172:	430a      	orrs	r2, r1
 8005174:	431a      	orrs	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800517e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d161      	bne.n	800524c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a38      	ldr	r2, [pc, #224]	; (800526c <HAL_I2S_Init+0x274>)
 800518c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a37      	ldr	r2, [pc, #220]	; (8005270 <HAL_I2S_Init+0x278>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d101      	bne.n	800519c <HAL_I2S_Init+0x1a4>
 8005198:	4b36      	ldr	r3, [pc, #216]	; (8005274 <HAL_I2S_Init+0x27c>)
 800519a:	e001      	b.n	80051a0 <HAL_I2S_Init+0x1a8>
 800519c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051a0:	69db      	ldr	r3, [r3, #28]
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6812      	ldr	r2, [r2, #0]
 80051a6:	4932      	ldr	r1, [pc, #200]	; (8005270 <HAL_I2S_Init+0x278>)
 80051a8:	428a      	cmp	r2, r1
 80051aa:	d101      	bne.n	80051b0 <HAL_I2S_Init+0x1b8>
 80051ac:	4a31      	ldr	r2, [pc, #196]	; (8005274 <HAL_I2S_Init+0x27c>)
 80051ae:	e001      	b.n	80051b4 <HAL_I2S_Init+0x1bc>
 80051b0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80051b4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80051b8:	f023 030f 	bic.w	r3, r3, #15
 80051bc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a2b      	ldr	r2, [pc, #172]	; (8005270 <HAL_I2S_Init+0x278>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d101      	bne.n	80051cc <HAL_I2S_Init+0x1d4>
 80051c8:	4b2a      	ldr	r3, [pc, #168]	; (8005274 <HAL_I2S_Init+0x27c>)
 80051ca:	e001      	b.n	80051d0 <HAL_I2S_Init+0x1d8>
 80051cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051d0:	2202      	movs	r2, #2
 80051d2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a25      	ldr	r2, [pc, #148]	; (8005270 <HAL_I2S_Init+0x278>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d101      	bne.n	80051e2 <HAL_I2S_Init+0x1ea>
 80051de:	4b25      	ldr	r3, [pc, #148]	; (8005274 <HAL_I2S_Init+0x27c>)
 80051e0:	e001      	b.n	80051e6 <HAL_I2S_Init+0x1ee>
 80051e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051e6:	69db      	ldr	r3, [r3, #28]
 80051e8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051f2:	d003      	beq.n	80051fc <HAL_I2S_Init+0x204>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d103      	bne.n	8005204 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80051fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005200:	613b      	str	r3, [r7, #16]
 8005202:	e001      	b.n	8005208 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005204:	2300      	movs	r3, #0
 8005206:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005212:	4313      	orrs	r3, r2
 8005214:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800521c:	4313      	orrs	r3, r2
 800521e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	699b      	ldr	r3, [r3, #24]
 8005224:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005226:	4313      	orrs	r3, r2
 8005228:	b29a      	uxth	r2, r3
 800522a:	897b      	ldrh	r3, [r7, #10]
 800522c:	4313      	orrs	r3, r2
 800522e:	b29b      	uxth	r3, r3
 8005230:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005234:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a0d      	ldr	r2, [pc, #52]	; (8005270 <HAL_I2S_Init+0x278>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d101      	bne.n	8005244 <HAL_I2S_Init+0x24c>
 8005240:	4b0c      	ldr	r3, [pc, #48]	; (8005274 <HAL_I2S_Init+0x27c>)
 8005242:	e001      	b.n	8005248 <HAL_I2S_Init+0x250>
 8005244:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005248:	897a      	ldrh	r2, [r7, #10]
 800524a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3720      	adds	r7, #32
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	0800536f 	.word	0x0800536f
 8005268:	cccccccd 	.word	0xcccccccd
 800526c:	08005485 	.word	0x08005485
 8005270:	40003800 	.word	0x40003800
 8005274:	40003400 	.word	0x40003400

08005278 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c0:	881a      	ldrh	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052cc:	1c9a      	adds	r2, r3, #2
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	3b01      	subs	r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10e      	bne.n	8005308 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685a      	ldr	r2, [r3, #4]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80052f8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f7ff ffb8 	bl	8005278 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005308:	bf00      	nop
 800530a:	3708      	adds	r7, #8
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68da      	ldr	r2, [r3, #12]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005322:	b292      	uxth	r2, r2
 8005324:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532a:	1c9a      	adds	r2, r3, #2
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005334:	b29b      	uxth	r3, r3
 8005336:	3b01      	subs	r3, #1
 8005338:	b29a      	uxth	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005342:	b29b      	uxth	r3, r3
 8005344:	2b00      	cmp	r3, #0
 8005346:	d10e      	bne.n	8005366 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005356:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f7ff ff93 	bl	800528c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005366:	bf00      	nop
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b086      	sub	sp, #24
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b04      	cmp	r3, #4
 8005388:	d13a      	bne.n	8005400 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b01      	cmp	r3, #1
 8005392:	d109      	bne.n	80053a8 <I2S_IRQHandler+0x3a>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800539e:	2b40      	cmp	r3, #64	; 0x40
 80053a0:	d102      	bne.n	80053a8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7ff ffb4 	bl	8005310 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ae:	2b40      	cmp	r3, #64	; 0x40
 80053b0:	d126      	bne.n	8005400 <I2S_IRQHandler+0x92>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f003 0320 	and.w	r3, r3, #32
 80053bc:	2b20      	cmp	r3, #32
 80053be:	d11f      	bne.n	8005400 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80053ce:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80053d0:	2300      	movs	r3, #0
 80053d2:	613b      	str	r3, [r7, #16]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	613b      	str	r3, [r7, #16]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053f2:	f043 0202 	orr.w	r2, r3, #2
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f7ff ff50 	bl	80052a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b03      	cmp	r3, #3
 800540a:	d136      	bne.n	800547a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f003 0302 	and.w	r3, r3, #2
 8005412:	2b02      	cmp	r3, #2
 8005414:	d109      	bne.n	800542a <I2S_IRQHandler+0xbc>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005420:	2b80      	cmp	r3, #128	; 0x80
 8005422:	d102      	bne.n	800542a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f7ff ff45 	bl	80052b4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f003 0308 	and.w	r3, r3, #8
 8005430:	2b08      	cmp	r3, #8
 8005432:	d122      	bne.n	800547a <I2S_IRQHandler+0x10c>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f003 0320 	and.w	r3, r3, #32
 800543e:	2b20      	cmp	r3, #32
 8005440:	d11b      	bne.n	800547a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005450:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005452:	2300      	movs	r3, #0
 8005454:	60fb      	str	r3, [r7, #12]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	60fb      	str	r3, [r7, #12]
 800545e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800546c:	f043 0204 	orr.w	r2, r3, #4
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f7ff ff13 	bl	80052a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800547a:	bf00      	nop
 800547c:	3718      	adds	r7, #24
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
	...

08005484 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b088      	sub	sp, #32
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4aa2      	ldr	r2, [pc, #648]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d101      	bne.n	80054a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800549e:	4ba2      	ldr	r3, [pc, #648]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80054a0:	e001      	b.n	80054a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80054a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a9b      	ldr	r2, [pc, #620]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d101      	bne.n	80054c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80054bc:	4b9a      	ldr	r3, [pc, #616]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80054be:	e001      	b.n	80054c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80054c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054d0:	d004      	beq.n	80054dc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f040 8099 	bne.w	800560e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	f003 0302 	and.w	r3, r3, #2
 80054e2:	2b02      	cmp	r3, #2
 80054e4:	d107      	bne.n	80054f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d002      	beq.n	80054f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 f925 	bl	8005740 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d107      	bne.n	8005510 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005506:	2b00      	cmp	r3, #0
 8005508:	d002      	beq.n	8005510 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f9c8 	bl	80058a0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005516:	2b40      	cmp	r3, #64	; 0x40
 8005518:	d13a      	bne.n	8005590 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	f003 0320 	and.w	r3, r3, #32
 8005520:	2b00      	cmp	r3, #0
 8005522:	d035      	beq.n	8005590 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a7e      	ldr	r2, [pc, #504]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d101      	bne.n	8005532 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800552e:	4b7e      	ldr	r3, [pc, #504]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005530:	e001      	b.n	8005536 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005532:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005536:	685a      	ldr	r2, [r3, #4]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4979      	ldr	r1, [pc, #484]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800553e:	428b      	cmp	r3, r1
 8005540:	d101      	bne.n	8005546 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005542:	4b79      	ldr	r3, [pc, #484]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005544:	e001      	b.n	800554a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005546:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800554a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800554e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800555e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005560:	2300      	movs	r3, #0
 8005562:	60fb      	str	r3, [r7, #12]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	60fb      	str	r3, [r7, #12]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	60fb      	str	r3, [r7, #12]
 8005574:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005582:	f043 0202 	orr.w	r2, r3, #2
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7ff fe88 	bl	80052a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	f003 0308 	and.w	r3, r3, #8
 8005596:	2b08      	cmp	r3, #8
 8005598:	f040 80be 	bne.w	8005718 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	f003 0320 	and.w	r3, r3, #32
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 80b8 	beq.w	8005718 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80055b6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a59      	ldr	r2, [pc, #356]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d101      	bne.n	80055c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80055c2:	4b59      	ldr	r3, [pc, #356]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80055c4:	e001      	b.n	80055ca <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80055c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055ca:	685a      	ldr	r2, [r3, #4]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4954      	ldr	r1, [pc, #336]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80055d2:	428b      	cmp	r3, r1
 80055d4:	d101      	bne.n	80055da <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80055d6:	4b54      	ldr	r3, [pc, #336]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80055d8:	e001      	b.n	80055de <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80055da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80055e2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80055e4:	2300      	movs	r3, #0
 80055e6:	60bb      	str	r3, [r7, #8]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	60bb      	str	r3, [r7, #8]
 80055f0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fe:	f043 0204 	orr.w	r2, r3, #4
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7ff fe4a 	bl	80052a0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800560c:	e084      	b.n	8005718 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b02      	cmp	r3, #2
 8005616:	d107      	bne.n	8005628 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800561e:	2b00      	cmp	r3, #0
 8005620:	d002      	beq.n	8005628 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f8be 	bl	80057a4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b01      	cmp	r3, #1
 8005630:	d107      	bne.n	8005642 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005638:	2b00      	cmp	r3, #0
 800563a:	d002      	beq.n	8005642 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 f8fd 	bl	800583c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005648:	2b40      	cmp	r3, #64	; 0x40
 800564a:	d12f      	bne.n	80056ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	f003 0320 	and.w	r3, r3, #32
 8005652:	2b00      	cmp	r3, #0
 8005654:	d02a      	beq.n	80056ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685a      	ldr	r2, [r3, #4]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005664:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a2e      	ldr	r2, [pc, #184]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d101      	bne.n	8005674 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005670:	4b2d      	ldr	r3, [pc, #180]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005672:	e001      	b.n	8005678 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005674:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4929      	ldr	r1, [pc, #164]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005680:	428b      	cmp	r3, r1
 8005682:	d101      	bne.n	8005688 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005684:	4b28      	ldr	r3, [pc, #160]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005686:	e001      	b.n	800568c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005688:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800568c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005690:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2201      	movs	r2, #1
 8005696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800569e:	f043 0202 	orr.w	r2, r3, #2
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7ff fdfa 	bl	80052a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	f003 0308 	and.w	r3, r3, #8
 80056b2:	2b08      	cmp	r3, #8
 80056b4:	d131      	bne.n	800571a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f003 0320 	and.w	r3, r3, #32
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d02c      	beq.n	800571a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a17      	ldr	r2, [pc, #92]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d101      	bne.n	80056ce <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80056ca:	4b17      	ldr	r3, [pc, #92]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80056cc:	e001      	b.n	80056d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80056ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80056d2:	685a      	ldr	r2, [r3, #4]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4912      	ldr	r1, [pc, #72]	; (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80056da:	428b      	cmp	r3, r1
 80056dc:	d101      	bne.n	80056e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80056de:	4b12      	ldr	r3, [pc, #72]	; (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80056e0:	e001      	b.n	80056e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80056e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80056e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80056ea:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80056fa:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005708:	f043 0204 	orr.w	r2, r3, #4
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f7ff fdc5 	bl	80052a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005716:	e000      	b.n	800571a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005718:	bf00      	nop
}
 800571a:	bf00      	nop
 800571c:	3720      	adds	r7, #32
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	40003800 	.word	0x40003800
 8005728:	40003400 	.word	0x40003400

0800572c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574c:	1c99      	adds	r1, r3, #2
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	6251      	str	r1, [r2, #36]	; 0x24
 8005752:	881a      	ldrh	r2, [r3, #0]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800575e:	b29b      	uxth	r3, r3
 8005760:	3b01      	subs	r3, #1
 8005762:	b29a      	uxth	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800576c:	b29b      	uxth	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d113      	bne.n	800579a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	685a      	ldr	r2, [r3, #4]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005780:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005786:	b29b      	uxth	r3, r3
 8005788:	2b00      	cmp	r3, #0
 800578a:	d106      	bne.n	800579a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7ff ffc9 	bl	800572c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
	...

080057a4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b0:	1c99      	adds	r1, r3, #2
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	6251      	str	r1, [r2, #36]	; 0x24
 80057b6:	8819      	ldrh	r1, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a1d      	ldr	r2, [pc, #116]	; (8005834 <I2SEx_TxISR_I2SExt+0x90>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d101      	bne.n	80057c6 <I2SEx_TxISR_I2SExt+0x22>
 80057c2:	4b1d      	ldr	r3, [pc, #116]	; (8005838 <I2SEx_TxISR_I2SExt+0x94>)
 80057c4:	e001      	b.n	80057ca <I2SEx_TxISR_I2SExt+0x26>
 80057c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80057ca:	460a      	mov	r2, r1
 80057cc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	3b01      	subs	r3, #1
 80057d6:	b29a      	uxth	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d121      	bne.n	800582a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a12      	ldr	r2, [pc, #72]	; (8005834 <I2SEx_TxISR_I2SExt+0x90>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d101      	bne.n	80057f4 <I2SEx_TxISR_I2SExt+0x50>
 80057f0:	4b11      	ldr	r3, [pc, #68]	; (8005838 <I2SEx_TxISR_I2SExt+0x94>)
 80057f2:	e001      	b.n	80057f8 <I2SEx_TxISR_I2SExt+0x54>
 80057f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	490d      	ldr	r1, [pc, #52]	; (8005834 <I2SEx_TxISR_I2SExt+0x90>)
 8005800:	428b      	cmp	r3, r1
 8005802:	d101      	bne.n	8005808 <I2SEx_TxISR_I2SExt+0x64>
 8005804:	4b0c      	ldr	r3, [pc, #48]	; (8005838 <I2SEx_TxISR_I2SExt+0x94>)
 8005806:	e001      	b.n	800580c <I2SEx_TxISR_I2SExt+0x68>
 8005808:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800580c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005810:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005816:	b29b      	uxth	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	d106      	bne.n	800582a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f7ff ff81 	bl	800572c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800582a:	bf00      	nop
 800582c:	3708      	adds	r7, #8
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	40003800 	.word	0x40003800
 8005838:	40003400 	.word	0x40003400

0800583c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68d8      	ldr	r0, [r3, #12]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800584e:	1c99      	adds	r1, r3, #2
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005854:	b282      	uxth	r2, r0
 8005856:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800585c:	b29b      	uxth	r3, r3
 800585e:	3b01      	subs	r3, #1
 8005860:	b29a      	uxth	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800586a:	b29b      	uxth	r3, r3
 800586c:	2b00      	cmp	r3, #0
 800586e:	d113      	bne.n	8005898 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800587e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005884:	b29b      	uxth	r3, r3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d106      	bne.n	8005898 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f7ff ff4a 	bl	800572c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005898:	bf00      	nop
 800589a:	3708      	adds	r7, #8
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a20      	ldr	r2, [pc, #128]	; (8005930 <I2SEx_RxISR_I2SExt+0x90>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d101      	bne.n	80058b6 <I2SEx_RxISR_I2SExt+0x16>
 80058b2:	4b20      	ldr	r3, [pc, #128]	; (8005934 <I2SEx_RxISR_I2SExt+0x94>)
 80058b4:	e001      	b.n	80058ba <I2SEx_RxISR_I2SExt+0x1a>
 80058b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80058ba:	68d8      	ldr	r0, [r3, #12]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c0:	1c99      	adds	r1, r3, #2
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	62d1      	str	r1, [r2, #44]	; 0x2c
 80058c6:	b282      	uxth	r2, r0
 80058c8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	3b01      	subs	r3, #1
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80058dc:	b29b      	uxth	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d121      	bne.n	8005926 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a12      	ldr	r2, [pc, #72]	; (8005930 <I2SEx_RxISR_I2SExt+0x90>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d101      	bne.n	80058f0 <I2SEx_RxISR_I2SExt+0x50>
 80058ec:	4b11      	ldr	r3, [pc, #68]	; (8005934 <I2SEx_RxISR_I2SExt+0x94>)
 80058ee:	e001      	b.n	80058f4 <I2SEx_RxISR_I2SExt+0x54>
 80058f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	490d      	ldr	r1, [pc, #52]	; (8005930 <I2SEx_RxISR_I2SExt+0x90>)
 80058fc:	428b      	cmp	r3, r1
 80058fe:	d101      	bne.n	8005904 <I2SEx_RxISR_I2SExt+0x64>
 8005900:	4b0c      	ldr	r3, [pc, #48]	; (8005934 <I2SEx_RxISR_I2SExt+0x94>)
 8005902:	e001      	b.n	8005908 <I2SEx_RxISR_I2SExt+0x68>
 8005904:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005908:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800590c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005912:	b29b      	uxth	r3, r3
 8005914:	2b00      	cmp	r3, #0
 8005916:	d106      	bne.n	8005926 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f7ff ff03 	bl	800572c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005926:	bf00      	nop
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	40003800 	.word	0x40003800
 8005934:	40003400 	.word	0x40003400

08005938 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e264      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d075      	beq.n	8005a42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005956:	4ba3      	ldr	r3, [pc, #652]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f003 030c 	and.w	r3, r3, #12
 800595e:	2b04      	cmp	r3, #4
 8005960:	d00c      	beq.n	800597c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005962:	4ba0      	ldr	r3, [pc, #640]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800596a:	2b08      	cmp	r3, #8
 800596c:	d112      	bne.n	8005994 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800596e:	4b9d      	ldr	r3, [pc, #628]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005976:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800597a:	d10b      	bne.n	8005994 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800597c:	4b99      	ldr	r3, [pc, #612]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d05b      	beq.n	8005a40 <HAL_RCC_OscConfig+0x108>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d157      	bne.n	8005a40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e23f      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800599c:	d106      	bne.n	80059ac <HAL_RCC_OscConfig+0x74>
 800599e:	4b91      	ldr	r3, [pc, #580]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a90      	ldr	r2, [pc, #576]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059a8:	6013      	str	r3, [r2, #0]
 80059aa:	e01d      	b.n	80059e8 <HAL_RCC_OscConfig+0xb0>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80059b4:	d10c      	bne.n	80059d0 <HAL_RCC_OscConfig+0x98>
 80059b6:	4b8b      	ldr	r3, [pc, #556]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a8a      	ldr	r2, [pc, #552]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059c0:	6013      	str	r3, [r2, #0]
 80059c2:	4b88      	ldr	r3, [pc, #544]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a87      	ldr	r2, [pc, #540]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059cc:	6013      	str	r3, [r2, #0]
 80059ce:	e00b      	b.n	80059e8 <HAL_RCC_OscConfig+0xb0>
 80059d0:	4b84      	ldr	r3, [pc, #528]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a83      	ldr	r2, [pc, #524]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059da:	6013      	str	r3, [r2, #0]
 80059dc:	4b81      	ldr	r3, [pc, #516]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a80      	ldr	r2, [pc, #512]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 80059e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d013      	beq.n	8005a18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059f0:	f7fc fc86 	bl	8002300 <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059f6:	e008      	b.n	8005a0a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059f8:	f7fc fc82 	bl	8002300 <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	2b64      	cmp	r3, #100	; 0x64
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e204      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a0a:	4b76      	ldr	r3, [pc, #472]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d0f0      	beq.n	80059f8 <HAL_RCC_OscConfig+0xc0>
 8005a16:	e014      	b.n	8005a42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a18:	f7fc fc72 	bl	8002300 <HAL_GetTick>
 8005a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a1e:	e008      	b.n	8005a32 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a20:	f7fc fc6e 	bl	8002300 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b64      	cmp	r3, #100	; 0x64
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e1f0      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a32:	4b6c      	ldr	r3, [pc, #432]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1f0      	bne.n	8005a20 <HAL_RCC_OscConfig+0xe8>
 8005a3e:	e000      	b.n	8005a42 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d063      	beq.n	8005b16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a4e:	4b65      	ldr	r3, [pc, #404]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 030c 	and.w	r3, r3, #12
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00b      	beq.n	8005a72 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a5a:	4b62      	ldr	r3, [pc, #392]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a62:	2b08      	cmp	r3, #8
 8005a64:	d11c      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a66:	4b5f      	ldr	r3, [pc, #380]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d116      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a72:	4b5c      	ldr	r3, [pc, #368]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d005      	beq.n	8005a8a <HAL_RCC_OscConfig+0x152>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d001      	beq.n	8005a8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e1c4      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a8a:	4b56      	ldr	r3, [pc, #344]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	00db      	lsls	r3, r3, #3
 8005a98:	4952      	ldr	r1, [pc, #328]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a9e:	e03a      	b.n	8005b16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d020      	beq.n	8005aea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005aa8:	4b4f      	ldr	r3, [pc, #316]	; (8005be8 <HAL_RCC_OscConfig+0x2b0>)
 8005aaa:	2201      	movs	r2, #1
 8005aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aae:	f7fc fc27 	bl	8002300 <HAL_GetTick>
 8005ab2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ab4:	e008      	b.n	8005ac8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ab6:	f7fc fc23 	bl	8002300 <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	1ad3      	subs	r3, r2, r3
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d901      	bls.n	8005ac8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e1a5      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ac8:	4b46      	ldr	r3, [pc, #280]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d0f0      	beq.n	8005ab6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ad4:	4b43      	ldr	r3, [pc, #268]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	00db      	lsls	r3, r3, #3
 8005ae2:	4940      	ldr	r1, [pc, #256]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	600b      	str	r3, [r1, #0]
 8005ae8:	e015      	b.n	8005b16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005aea:	4b3f      	ldr	r3, [pc, #252]	; (8005be8 <HAL_RCC_OscConfig+0x2b0>)
 8005aec:	2200      	movs	r2, #0
 8005aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005af0:	f7fc fc06 	bl	8002300 <HAL_GetTick>
 8005af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005af6:	e008      	b.n	8005b0a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005af8:	f7fc fc02 	bl	8002300 <HAL_GetTick>
 8005afc:	4602      	mov	r2, r0
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d901      	bls.n	8005b0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e184      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b0a:	4b36      	ldr	r3, [pc, #216]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0302 	and.w	r3, r3, #2
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1f0      	bne.n	8005af8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0308 	and.w	r3, r3, #8
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d030      	beq.n	8005b84 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d016      	beq.n	8005b58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b2a:	4b30      	ldr	r3, [pc, #192]	; (8005bec <HAL_RCC_OscConfig+0x2b4>)
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b30:	f7fc fbe6 	bl	8002300 <HAL_GetTick>
 8005b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b36:	e008      	b.n	8005b4a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b38:	f7fc fbe2 	bl	8002300 <HAL_GetTick>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	1ad3      	subs	r3, r2, r3
 8005b42:	2b02      	cmp	r3, #2
 8005b44:	d901      	bls.n	8005b4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e164      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b4a:	4b26      	ldr	r3, [pc, #152]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b4e:	f003 0302 	and.w	r3, r3, #2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d0f0      	beq.n	8005b38 <HAL_RCC_OscConfig+0x200>
 8005b56:	e015      	b.n	8005b84 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b58:	4b24      	ldr	r3, [pc, #144]	; (8005bec <HAL_RCC_OscConfig+0x2b4>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b5e:	f7fc fbcf 	bl	8002300 <HAL_GetTick>
 8005b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b64:	e008      	b.n	8005b78 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b66:	f7fc fbcb 	bl	8002300 <HAL_GetTick>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d901      	bls.n	8005b78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	e14d      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b78:	4b1a      	ldr	r3, [pc, #104]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b7c:	f003 0302 	and.w	r3, r3, #2
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1f0      	bne.n	8005b66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0304 	and.w	r3, r3, #4
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 80a0 	beq.w	8005cd2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b92:	2300      	movs	r3, #0
 8005b94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b96:	4b13      	ldr	r3, [pc, #76]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10f      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	60bb      	str	r3, [r7, #8]
 8005ba6:	4b0f      	ldr	r3, [pc, #60]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005baa:	4a0e      	ldr	r2, [pc, #56]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8005bb2:	4b0c      	ldr	r3, [pc, #48]	; (8005be4 <HAL_RCC_OscConfig+0x2ac>)
 8005bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bba:	60bb      	str	r3, [r7, #8]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bc2:	4b0b      	ldr	r3, [pc, #44]	; (8005bf0 <HAL_RCC_OscConfig+0x2b8>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d121      	bne.n	8005c12 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005bce:	4b08      	ldr	r3, [pc, #32]	; (8005bf0 <HAL_RCC_OscConfig+0x2b8>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a07      	ldr	r2, [pc, #28]	; (8005bf0 <HAL_RCC_OscConfig+0x2b8>)
 8005bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bda:	f7fc fb91 	bl	8002300 <HAL_GetTick>
 8005bde:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005be0:	e011      	b.n	8005c06 <HAL_RCC_OscConfig+0x2ce>
 8005be2:	bf00      	nop
 8005be4:	40023800 	.word	0x40023800
 8005be8:	42470000 	.word	0x42470000
 8005bec:	42470e80 	.word	0x42470e80
 8005bf0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bf4:	f7fc fb84 	bl	8002300 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d901      	bls.n	8005c06 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e106      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c06:	4b85      	ldr	r3, [pc, #532]	; (8005e1c <HAL_RCC_OscConfig+0x4e4>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d0f0      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d106      	bne.n	8005c28 <HAL_RCC_OscConfig+0x2f0>
 8005c1a:	4b81      	ldr	r3, [pc, #516]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c1e:	4a80      	ldr	r2, [pc, #512]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c20:	f043 0301 	orr.w	r3, r3, #1
 8005c24:	6713      	str	r3, [r2, #112]	; 0x70
 8005c26:	e01c      	b.n	8005c62 <HAL_RCC_OscConfig+0x32a>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	2b05      	cmp	r3, #5
 8005c2e:	d10c      	bne.n	8005c4a <HAL_RCC_OscConfig+0x312>
 8005c30:	4b7b      	ldr	r3, [pc, #492]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c34:	4a7a      	ldr	r2, [pc, #488]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c36:	f043 0304 	orr.w	r3, r3, #4
 8005c3a:	6713      	str	r3, [r2, #112]	; 0x70
 8005c3c:	4b78      	ldr	r3, [pc, #480]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c40:	4a77      	ldr	r2, [pc, #476]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c42:	f043 0301 	orr.w	r3, r3, #1
 8005c46:	6713      	str	r3, [r2, #112]	; 0x70
 8005c48:	e00b      	b.n	8005c62 <HAL_RCC_OscConfig+0x32a>
 8005c4a:	4b75      	ldr	r3, [pc, #468]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c4e:	4a74      	ldr	r2, [pc, #464]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c50:	f023 0301 	bic.w	r3, r3, #1
 8005c54:	6713      	str	r3, [r2, #112]	; 0x70
 8005c56:	4b72      	ldr	r3, [pc, #456]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c5a:	4a71      	ldr	r2, [pc, #452]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c5c:	f023 0304 	bic.w	r3, r3, #4
 8005c60:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d015      	beq.n	8005c96 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c6a:	f7fc fb49 	bl	8002300 <HAL_GetTick>
 8005c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c70:	e00a      	b.n	8005c88 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c72:	f7fc fb45 	bl	8002300 <HAL_GetTick>
 8005c76:	4602      	mov	r2, r0
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d901      	bls.n	8005c88 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005c84:	2303      	movs	r3, #3
 8005c86:	e0c5      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c88:	4b65      	ldr	r3, [pc, #404]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c8c:	f003 0302 	and.w	r3, r3, #2
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d0ee      	beq.n	8005c72 <HAL_RCC_OscConfig+0x33a>
 8005c94:	e014      	b.n	8005cc0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c96:	f7fc fb33 	bl	8002300 <HAL_GetTick>
 8005c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c9c:	e00a      	b.n	8005cb4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c9e:	f7fc fb2f 	bl	8002300 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d901      	bls.n	8005cb4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	e0af      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cb4:	4b5a      	ldr	r3, [pc, #360]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1ee      	bne.n	8005c9e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005cc0:	7dfb      	ldrb	r3, [r7, #23]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d105      	bne.n	8005cd2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cc6:	4b56      	ldr	r3, [pc, #344]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	4a55      	ldr	r2, [pc, #340]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005ccc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cd0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	f000 809b 	beq.w	8005e12 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005cdc:	4b50      	ldr	r3, [pc, #320]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f003 030c 	and.w	r3, r3, #12
 8005ce4:	2b08      	cmp	r3, #8
 8005ce6:	d05c      	beq.n	8005da2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	699b      	ldr	r3, [r3, #24]
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d141      	bne.n	8005d74 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cf0:	4b4c      	ldr	r3, [pc, #304]	; (8005e24 <HAL_RCC_OscConfig+0x4ec>)
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cf6:	f7fc fb03 	bl	8002300 <HAL_GetTick>
 8005cfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cfc:	e008      	b.n	8005d10 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cfe:	f7fc faff 	bl	8002300 <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d901      	bls.n	8005d10 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e081      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d10:	4b43      	ldr	r3, [pc, #268]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1f0      	bne.n	8005cfe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	69da      	ldr	r2, [r3, #28]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	431a      	orrs	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2a:	019b      	lsls	r3, r3, #6
 8005d2c:	431a      	orrs	r2, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d32:	085b      	lsrs	r3, r3, #1
 8005d34:	3b01      	subs	r3, #1
 8005d36:	041b      	lsls	r3, r3, #16
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d3e:	061b      	lsls	r3, r3, #24
 8005d40:	4937      	ldr	r1, [pc, #220]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005d42:	4313      	orrs	r3, r2
 8005d44:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d46:	4b37      	ldr	r3, [pc, #220]	; (8005e24 <HAL_RCC_OscConfig+0x4ec>)
 8005d48:	2201      	movs	r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d4c:	f7fc fad8 	bl	8002300 <HAL_GetTick>
 8005d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d52:	e008      	b.n	8005d66 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d54:	f7fc fad4 	bl	8002300 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e056      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d66:	4b2e      	ldr	r3, [pc, #184]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d0f0      	beq.n	8005d54 <HAL_RCC_OscConfig+0x41c>
 8005d72:	e04e      	b.n	8005e12 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d74:	4b2b      	ldr	r3, [pc, #172]	; (8005e24 <HAL_RCC_OscConfig+0x4ec>)
 8005d76:	2200      	movs	r2, #0
 8005d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d7a:	f7fc fac1 	bl	8002300 <HAL_GetTick>
 8005d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d80:	e008      	b.n	8005d94 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d82:	f7fc fabd 	bl	8002300 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d901      	bls.n	8005d94 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e03f      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d94:	4b22      	ldr	r3, [pc, #136]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1f0      	bne.n	8005d82 <HAL_RCC_OscConfig+0x44a>
 8005da0:	e037      	b.n	8005e12 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d101      	bne.n	8005dae <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e032      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005dae:	4b1c      	ldr	r3, [pc, #112]	; (8005e20 <HAL_RCC_OscConfig+0x4e8>)
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	699b      	ldr	r3, [r3, #24]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d028      	beq.n	8005e0e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d121      	bne.n	8005e0e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d11a      	bne.n	8005e0e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005dde:	4013      	ands	r3, r2
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005de4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d111      	bne.n	8005e0e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df4:	085b      	lsrs	r3, r3, #1
 8005df6:	3b01      	subs	r3, #1
 8005df8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d107      	bne.n	8005e0e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e08:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d001      	beq.n	8005e12 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e000      	b.n	8005e14 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3718      	adds	r7, #24
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	40007000 	.word	0x40007000
 8005e20:	40023800 	.word	0x40023800
 8005e24:	42470060 	.word	0x42470060

08005e28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d101      	bne.n	8005e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e0cc      	b.n	8005fd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e3c:	4b68      	ldr	r3, [pc, #416]	; (8005fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0307 	and.w	r3, r3, #7
 8005e44:	683a      	ldr	r2, [r7, #0]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d90c      	bls.n	8005e64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e4a:	4b65      	ldr	r3, [pc, #404]	; (8005fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e4c:	683a      	ldr	r2, [r7, #0]
 8005e4e:	b2d2      	uxtb	r2, r2
 8005e50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e52:	4b63      	ldr	r3, [pc, #396]	; (8005fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0307 	and.w	r3, r3, #7
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d001      	beq.n	8005e64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e0b8      	b.n	8005fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d020      	beq.n	8005eb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0304 	and.w	r3, r3, #4
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d005      	beq.n	8005e88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e7c:	4b59      	ldr	r3, [pc, #356]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	4a58      	ldr	r2, [pc, #352]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005e86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0308 	and.w	r3, r3, #8
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d005      	beq.n	8005ea0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e94:	4b53      	ldr	r3, [pc, #332]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	4a52      	ldr	r2, [pc, #328]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ea0:	4b50      	ldr	r3, [pc, #320]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	494d      	ldr	r1, [pc, #308]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0301 	and.w	r3, r3, #1
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d044      	beq.n	8005f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d107      	bne.n	8005ed6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ec6:	4b47      	ldr	r3, [pc, #284]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d119      	bne.n	8005f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e07f      	b.n	8005fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d003      	beq.n	8005ee6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ee2:	2b03      	cmp	r3, #3
 8005ee4:	d107      	bne.n	8005ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ee6:	4b3f      	ldr	r3, [pc, #252]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d109      	bne.n	8005f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e06f      	b.n	8005fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ef6:	4b3b      	ldr	r3, [pc, #236]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0302 	and.w	r3, r3, #2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e067      	b.n	8005fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f06:	4b37      	ldr	r3, [pc, #220]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f023 0203 	bic.w	r2, r3, #3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	4934      	ldr	r1, [pc, #208]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f18:	f7fc f9f2 	bl	8002300 <HAL_GetTick>
 8005f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f1e:	e00a      	b.n	8005f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f20:	f7fc f9ee 	bl	8002300 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d901      	bls.n	8005f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e04f      	b.n	8005fd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f36:	4b2b      	ldr	r3, [pc, #172]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	f003 020c 	and.w	r2, r3, #12
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d1eb      	bne.n	8005f20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f48:	4b25      	ldr	r3, [pc, #148]	; (8005fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0307 	and.w	r3, r3, #7
 8005f50:	683a      	ldr	r2, [r7, #0]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d20c      	bcs.n	8005f70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f56:	4b22      	ldr	r3, [pc, #136]	; (8005fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f58:	683a      	ldr	r2, [r7, #0]
 8005f5a:	b2d2      	uxtb	r2, r2
 8005f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f5e:	4b20      	ldr	r3, [pc, #128]	; (8005fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0307 	and.w	r3, r3, #7
 8005f66:	683a      	ldr	r2, [r7, #0]
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d001      	beq.n	8005f70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e032      	b.n	8005fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0304 	and.w	r3, r3, #4
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d008      	beq.n	8005f8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f7c:	4b19      	ldr	r3, [pc, #100]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	4916      	ldr	r1, [pc, #88]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0308 	and.w	r3, r3, #8
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d009      	beq.n	8005fae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f9a:	4b12      	ldr	r3, [pc, #72]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	00db      	lsls	r3, r3, #3
 8005fa8:	490e      	ldr	r1, [pc, #56]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005faa:	4313      	orrs	r3, r2
 8005fac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005fae:	f000 f821 	bl	8005ff4 <HAL_RCC_GetSysClockFreq>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	4b0b      	ldr	r3, [pc, #44]	; (8005fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	091b      	lsrs	r3, r3, #4
 8005fba:	f003 030f 	and.w	r3, r3, #15
 8005fbe:	490a      	ldr	r1, [pc, #40]	; (8005fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8005fc0:	5ccb      	ldrb	r3, [r1, r3]
 8005fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8005fc6:	4a09      	ldr	r2, [pc, #36]	; (8005fec <HAL_RCC_ClockConfig+0x1c4>)
 8005fc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005fca:	4b09      	ldr	r3, [pc, #36]	; (8005ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f7fc f952 	bl	8002278 <HAL_InitTick>

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3710      	adds	r7, #16
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
 8005fde:	bf00      	nop
 8005fe0:	40023c00 	.word	0x40023c00
 8005fe4:	40023800 	.word	0x40023800
 8005fe8:	0800b208 	.word	0x0800b208
 8005fec:	20000010 	.word	0x20000010
 8005ff0:	20000014 	.word	0x20000014

08005ff4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ff4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005ff8:	b084      	sub	sp, #16
 8005ffa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	607b      	str	r3, [r7, #4]
 8006000:	2300      	movs	r3, #0
 8006002:	60fb      	str	r3, [r7, #12]
 8006004:	2300      	movs	r3, #0
 8006006:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006008:	2300      	movs	r3, #0
 800600a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800600c:	4b67      	ldr	r3, [pc, #412]	; (80061ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f003 030c 	and.w	r3, r3, #12
 8006014:	2b08      	cmp	r3, #8
 8006016:	d00d      	beq.n	8006034 <HAL_RCC_GetSysClockFreq+0x40>
 8006018:	2b08      	cmp	r3, #8
 800601a:	f200 80bd 	bhi.w	8006198 <HAL_RCC_GetSysClockFreq+0x1a4>
 800601e:	2b00      	cmp	r3, #0
 8006020:	d002      	beq.n	8006028 <HAL_RCC_GetSysClockFreq+0x34>
 8006022:	2b04      	cmp	r3, #4
 8006024:	d003      	beq.n	800602e <HAL_RCC_GetSysClockFreq+0x3a>
 8006026:	e0b7      	b.n	8006198 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006028:	4b61      	ldr	r3, [pc, #388]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800602a:	60bb      	str	r3, [r7, #8]
       break;
 800602c:	e0b7      	b.n	800619e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800602e:	4b61      	ldr	r3, [pc, #388]	; (80061b4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006030:	60bb      	str	r3, [r7, #8]
      break;
 8006032:	e0b4      	b.n	800619e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006034:	4b5d      	ldr	r3, [pc, #372]	; (80061ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800603c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800603e:	4b5b      	ldr	r3, [pc, #364]	; (80061ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d04d      	beq.n	80060e6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800604a:	4b58      	ldr	r3, [pc, #352]	; (80061ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	099b      	lsrs	r3, r3, #6
 8006050:	461a      	mov	r2, r3
 8006052:	f04f 0300 	mov.w	r3, #0
 8006056:	f240 10ff 	movw	r0, #511	; 0x1ff
 800605a:	f04f 0100 	mov.w	r1, #0
 800605e:	ea02 0800 	and.w	r8, r2, r0
 8006062:	ea03 0901 	and.w	r9, r3, r1
 8006066:	4640      	mov	r0, r8
 8006068:	4649      	mov	r1, r9
 800606a:	f04f 0200 	mov.w	r2, #0
 800606e:	f04f 0300 	mov.w	r3, #0
 8006072:	014b      	lsls	r3, r1, #5
 8006074:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006078:	0142      	lsls	r2, r0, #5
 800607a:	4610      	mov	r0, r2
 800607c:	4619      	mov	r1, r3
 800607e:	ebb0 0008 	subs.w	r0, r0, r8
 8006082:	eb61 0109 	sbc.w	r1, r1, r9
 8006086:	f04f 0200 	mov.w	r2, #0
 800608a:	f04f 0300 	mov.w	r3, #0
 800608e:	018b      	lsls	r3, r1, #6
 8006090:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006094:	0182      	lsls	r2, r0, #6
 8006096:	1a12      	subs	r2, r2, r0
 8006098:	eb63 0301 	sbc.w	r3, r3, r1
 800609c:	f04f 0000 	mov.w	r0, #0
 80060a0:	f04f 0100 	mov.w	r1, #0
 80060a4:	00d9      	lsls	r1, r3, #3
 80060a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80060aa:	00d0      	lsls	r0, r2, #3
 80060ac:	4602      	mov	r2, r0
 80060ae:	460b      	mov	r3, r1
 80060b0:	eb12 0208 	adds.w	r2, r2, r8
 80060b4:	eb43 0309 	adc.w	r3, r3, r9
 80060b8:	f04f 0000 	mov.w	r0, #0
 80060bc:	f04f 0100 	mov.w	r1, #0
 80060c0:	0259      	lsls	r1, r3, #9
 80060c2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80060c6:	0250      	lsls	r0, r2, #9
 80060c8:	4602      	mov	r2, r0
 80060ca:	460b      	mov	r3, r1
 80060cc:	4610      	mov	r0, r2
 80060ce:	4619      	mov	r1, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	461a      	mov	r2, r3
 80060d4:	f04f 0300 	mov.w	r3, #0
 80060d8:	f7fa f876 	bl	80001c8 <__aeabi_uldivmod>
 80060dc:	4602      	mov	r2, r0
 80060de:	460b      	mov	r3, r1
 80060e0:	4613      	mov	r3, r2
 80060e2:	60fb      	str	r3, [r7, #12]
 80060e4:	e04a      	b.n	800617c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060e6:	4b31      	ldr	r3, [pc, #196]	; (80061ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	099b      	lsrs	r3, r3, #6
 80060ec:	461a      	mov	r2, r3
 80060ee:	f04f 0300 	mov.w	r3, #0
 80060f2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80060f6:	f04f 0100 	mov.w	r1, #0
 80060fa:	ea02 0400 	and.w	r4, r2, r0
 80060fe:	ea03 0501 	and.w	r5, r3, r1
 8006102:	4620      	mov	r0, r4
 8006104:	4629      	mov	r1, r5
 8006106:	f04f 0200 	mov.w	r2, #0
 800610a:	f04f 0300 	mov.w	r3, #0
 800610e:	014b      	lsls	r3, r1, #5
 8006110:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006114:	0142      	lsls	r2, r0, #5
 8006116:	4610      	mov	r0, r2
 8006118:	4619      	mov	r1, r3
 800611a:	1b00      	subs	r0, r0, r4
 800611c:	eb61 0105 	sbc.w	r1, r1, r5
 8006120:	f04f 0200 	mov.w	r2, #0
 8006124:	f04f 0300 	mov.w	r3, #0
 8006128:	018b      	lsls	r3, r1, #6
 800612a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800612e:	0182      	lsls	r2, r0, #6
 8006130:	1a12      	subs	r2, r2, r0
 8006132:	eb63 0301 	sbc.w	r3, r3, r1
 8006136:	f04f 0000 	mov.w	r0, #0
 800613a:	f04f 0100 	mov.w	r1, #0
 800613e:	00d9      	lsls	r1, r3, #3
 8006140:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006144:	00d0      	lsls	r0, r2, #3
 8006146:	4602      	mov	r2, r0
 8006148:	460b      	mov	r3, r1
 800614a:	1912      	adds	r2, r2, r4
 800614c:	eb45 0303 	adc.w	r3, r5, r3
 8006150:	f04f 0000 	mov.w	r0, #0
 8006154:	f04f 0100 	mov.w	r1, #0
 8006158:	0299      	lsls	r1, r3, #10
 800615a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800615e:	0290      	lsls	r0, r2, #10
 8006160:	4602      	mov	r2, r0
 8006162:	460b      	mov	r3, r1
 8006164:	4610      	mov	r0, r2
 8006166:	4619      	mov	r1, r3
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	461a      	mov	r2, r3
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	f7fa f82a 	bl	80001c8 <__aeabi_uldivmod>
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	4613      	mov	r3, r2
 800617a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800617c:	4b0b      	ldr	r3, [pc, #44]	; (80061ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	0c1b      	lsrs	r3, r3, #16
 8006182:	f003 0303 	and.w	r3, r3, #3
 8006186:	3301      	adds	r3, #1
 8006188:	005b      	lsls	r3, r3, #1
 800618a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	fbb2 f3f3 	udiv	r3, r2, r3
 8006194:	60bb      	str	r3, [r7, #8]
      break;
 8006196:	e002      	b.n	800619e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006198:	4b05      	ldr	r3, [pc, #20]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800619a:	60bb      	str	r3, [r7, #8]
      break;
 800619c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800619e:	68bb      	ldr	r3, [r7, #8]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80061aa:	bf00      	nop
 80061ac:	40023800 	.word	0x40023800
 80061b0:	00f42400 	.word	0x00f42400
 80061b4:	007a1200 	.word	0x007a1200

080061b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061b8:	b480      	push	{r7}
 80061ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061bc:	4b03      	ldr	r3, [pc, #12]	; (80061cc <HAL_RCC_GetHCLKFreq+0x14>)
 80061be:	681b      	ldr	r3, [r3, #0]
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	20000010 	.word	0x20000010

080061d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80061d4:	f7ff fff0 	bl	80061b8 <HAL_RCC_GetHCLKFreq>
 80061d8:	4602      	mov	r2, r0
 80061da:	4b05      	ldr	r3, [pc, #20]	; (80061f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	0a9b      	lsrs	r3, r3, #10
 80061e0:	f003 0307 	and.w	r3, r3, #7
 80061e4:	4903      	ldr	r1, [pc, #12]	; (80061f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061e6:	5ccb      	ldrb	r3, [r1, r3]
 80061e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	40023800 	.word	0x40023800
 80061f4:	0800b218 	.word	0x0800b218

080061f8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b086      	sub	sp, #24
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006200:	2300      	movs	r3, #0
 8006202:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006204:	2300      	movs	r3, #0
 8006206:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0301 	and.w	r3, r3, #1
 8006210:	2b00      	cmp	r3, #0
 8006212:	d105      	bne.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800621c:	2b00      	cmp	r3, #0
 800621e:	d035      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006220:	4b62      	ldr	r3, [pc, #392]	; (80063ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006222:	2200      	movs	r2, #0
 8006224:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006226:	f7fc f86b 	bl	8002300 <HAL_GetTick>
 800622a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800622c:	e008      	b.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800622e:	f7fc f867 	bl	8002300 <HAL_GetTick>
 8006232:	4602      	mov	r2, r0
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	1ad3      	subs	r3, r2, r3
 8006238:	2b02      	cmp	r3, #2
 800623a:	d901      	bls.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800623c:	2303      	movs	r3, #3
 800623e:	e0b0      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006240:	4b5b      	ldr	r3, [pc, #364]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006248:	2b00      	cmp	r3, #0
 800624a:	d1f0      	bne.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	019a      	lsls	r2, r3, #6
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	071b      	lsls	r3, r3, #28
 8006258:	4955      	ldr	r1, [pc, #340]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800625a:	4313      	orrs	r3, r2
 800625c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006260:	4b52      	ldr	r3, [pc, #328]	; (80063ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006262:	2201      	movs	r2, #1
 8006264:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006266:	f7fc f84b 	bl	8002300 <HAL_GetTick>
 800626a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800626c:	e008      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800626e:	f7fc f847 	bl	8002300 <HAL_GetTick>
 8006272:	4602      	mov	r2, r0
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	2b02      	cmp	r3, #2
 800627a:	d901      	bls.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e090      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006280:	4b4b      	ldr	r3, [pc, #300]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006288:	2b00      	cmp	r3, #0
 800628a:	d0f0      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 0302 	and.w	r3, r3, #2
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 8083 	beq.w	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800629a:	2300      	movs	r3, #0
 800629c:	60fb      	str	r3, [r7, #12]
 800629e:	4b44      	ldr	r3, [pc, #272]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a2:	4a43      	ldr	r2, [pc, #268]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062a8:	6413      	str	r3, [r2, #64]	; 0x40
 80062aa:	4b41      	ldr	r3, [pc, #260]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062b2:	60fb      	str	r3, [r7, #12]
 80062b4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80062b6:	4b3f      	ldr	r3, [pc, #252]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a3e      	ldr	r2, [pc, #248]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062c0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80062c2:	f7fc f81d 	bl	8002300 <HAL_GetTick>
 80062c6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80062c8:	e008      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80062ca:	f7fc f819 	bl	8002300 <HAL_GetTick>
 80062ce:	4602      	mov	r2, r0
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	1ad3      	subs	r3, r2, r3
 80062d4:	2b02      	cmp	r3, #2
 80062d6:	d901      	bls.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e062      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80062dc:	4b35      	ldr	r3, [pc, #212]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d0f0      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80062e8:	4b31      	ldr	r3, [pc, #196]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062f0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d02f      	beq.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006300:	693a      	ldr	r2, [r7, #16]
 8006302:	429a      	cmp	r2, r3
 8006304:	d028      	beq.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006306:	4b2a      	ldr	r3, [pc, #168]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800630a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800630e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006310:	4b29      	ldr	r3, [pc, #164]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006312:	2201      	movs	r2, #1
 8006314:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006316:	4b28      	ldr	r3, [pc, #160]	; (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006318:	2200      	movs	r2, #0
 800631a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800631c:	4a24      	ldr	r2, [pc, #144]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006322:	4b23      	ldr	r3, [pc, #140]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006326:	f003 0301 	and.w	r3, r3, #1
 800632a:	2b01      	cmp	r3, #1
 800632c:	d114      	bne.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800632e:	f7fb ffe7 	bl	8002300 <HAL_GetTick>
 8006332:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006334:	e00a      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006336:	f7fb ffe3 	bl	8002300 <HAL_GetTick>
 800633a:	4602      	mov	r2, r0
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	f241 3288 	movw	r2, #5000	; 0x1388
 8006344:	4293      	cmp	r3, r2
 8006346:	d901      	bls.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006348:	2303      	movs	r3, #3
 800634a:	e02a      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800634c:	4b18      	ldr	r3, [pc, #96]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800634e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006350:	f003 0302 	and.w	r3, r3, #2
 8006354:	2b00      	cmp	r3, #0
 8006356:	d0ee      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006360:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006364:	d10d      	bne.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006366:	4b12      	ldr	r3, [pc, #72]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006376:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800637a:	490d      	ldr	r1, [pc, #52]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800637c:	4313      	orrs	r3, r2
 800637e:	608b      	str	r3, [r1, #8]
 8006380:	e005      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006382:	4b0b      	ldr	r3, [pc, #44]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	4a0a      	ldr	r2, [pc, #40]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006388:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800638c:	6093      	str	r3, [r2, #8]
 800638e:	4b08      	ldr	r3, [pc, #32]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006390:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800639a:	4905      	ldr	r1, [pc, #20]	; (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800639c:	4313      	orrs	r3, r2
 800639e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80063a0:	2300      	movs	r3, #0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3718      	adds	r7, #24
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	42470068 	.word	0x42470068
 80063b0:	40023800 	.word	0x40023800
 80063b4:	40007000 	.word	0x40007000
 80063b8:	42470e40 	.word	0x42470e40

080063bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80063bc:	b480      	push	{r7}
 80063be:	b087      	sub	sp, #28
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80063c4:	2300      	movs	r3, #0
 80063c6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80063c8:	2300      	movs	r3, #0
 80063ca:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80063cc:	2300      	movs	r3, #0
 80063ce:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80063d0:	2300      	movs	r3, #0
 80063d2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d13e      	bne.n	8006458 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80063da:	4b23      	ldr	r3, [pc, #140]	; (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80063e2:	60fb      	str	r3, [r7, #12]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d005      	beq.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d12f      	bne.n	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80063f0:	4b1e      	ldr	r3, [pc, #120]	; (800646c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80063f2:	617b      	str	r3, [r7, #20]
          break;
 80063f4:	e02f      	b.n	8006456 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80063f6:	4b1c      	ldr	r3, [pc, #112]	; (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006402:	d108      	bne.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006404:	4b18      	ldr	r3, [pc, #96]	; (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800640c:	4a18      	ldr	r2, [pc, #96]	; (8006470 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800640e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006412:	613b      	str	r3, [r7, #16]
 8006414:	e007      	b.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006416:	4b14      	ldr	r3, [pc, #80]	; (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800641e:	4a15      	ldr	r2, [pc, #84]	; (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006420:	fbb2 f3f3 	udiv	r3, r2, r3
 8006424:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006426:	4b10      	ldr	r3, [pc, #64]	; (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006428:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800642c:	099b      	lsrs	r3, r3, #6
 800642e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	fb02 f303 	mul.w	r3, r2, r3
 8006438:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800643a:	4b0b      	ldr	r3, [pc, #44]	; (8006468 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800643c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006440:	0f1b      	lsrs	r3, r3, #28
 8006442:	f003 0307 	and.w	r3, r3, #7
 8006446:	68ba      	ldr	r2, [r7, #8]
 8006448:	fbb2 f3f3 	udiv	r3, r2, r3
 800644c:	617b      	str	r3, [r7, #20]
          break;
 800644e:	e002      	b.n	8006456 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006450:	2300      	movs	r3, #0
 8006452:	617b      	str	r3, [r7, #20]
          break;
 8006454:	bf00      	nop
        }
      }
      break;
 8006456:	bf00      	nop
    }
  }
  return frequency;
 8006458:	697b      	ldr	r3, [r7, #20]
}
 800645a:	4618      	mov	r0, r3
 800645c:	371c      	adds	r7, #28
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	40023800 	.word	0x40023800
 800646c:	00bb8000 	.word	0x00bb8000
 8006470:	007a1200 	.word	0x007a1200
 8006474:	00f42400 	.word	0x00f42400

08006478 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d101      	bne.n	800648a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e01c      	b.n	80064c4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	795b      	ldrb	r3, [r3, #5]
 800648e:	b2db      	uxtb	r3, r3
 8006490:	2b00      	cmp	r3, #0
 8006492:	d105      	bne.n	80064a0 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f7fb fc82 	bl	8001da4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2202      	movs	r2, #2
 80064a4:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f042 0204 	orr.w	r2, r2, #4
 80064b4:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3708      	adds	r7, #8
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064d6:	2300      	movs	r3, #0
 80064d8:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	791b      	ldrb	r3, [r3, #4]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d101      	bne.n	80064e6 <HAL_RNG_GenerateRandomNumber+0x1a>
 80064e2:	2302      	movs	r3, #2
 80064e4:	e03d      	b.n	8006562 <HAL_RNG_GenerateRandomNumber+0x96>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	795b      	ldrb	r3, [r3, #5]
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d12c      	bne.n	8006550 <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2202      	movs	r2, #2
 80064fa:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 80064fc:	f7fb ff00 	bl	8002300 <HAL_GetTick>
 8006500:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006502:	e011      	b.n	8006528 <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8006504:	f7fb fefc 	bl	8002300 <HAL_GetTick>
 8006508:	4602      	mov	r2, r0
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	1ad3      	subs	r3, r2, r3
 800650e:	2b02      	cmp	r3, #2
 8006510:	d90a      	bls.n	8006528 <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2201      	movs	r2, #1
 8006516:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2202      	movs	r2, #2
 800651c:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e01c      	b.n	8006562 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b01      	cmp	r3, #1
 8006534:	d1e6      	bne.n	8006504 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	689a      	ldr	r2, [r3, #8]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68da      	ldr	r2, [r3, #12]
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	715a      	strb	r2, [r3, #5]
 800654e:	e004      	b.n	800655a <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2204      	movs	r2, #4
 8006554:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	711a      	strb	r2, [r3, #4]

  return status;
 8006560:	7bfb      	ldrb	r3, [r7, #15]
}
 8006562:	4618      	mov	r0, r3
 8006564:	3710      	adds	r7, #16
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}

0800656a <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 800656a:	b580      	push	{r7, lr}
 800656c:	b082      	sub	sp, #8
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	330c      	adds	r3, #12
 8006576:	4619      	mov	r1, r3
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f7ff ffa7 	bl	80064cc <HAL_RNG_GenerateRandomNumber>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d102      	bne.n	800658a <HAL_RNG_GetRandomNumber+0x20>
  {
    return hrng->RandomNumber;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	e000      	b.n	800658c <HAL_RNG_GetRandomNumber+0x22>
  }
  else
  {
    return 0U;
 800658a:	2300      	movs	r3, #0
  }
}
 800658c:	4618      	mov	r0, r3
 800658e:	3708      	adds	r7, #8
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d101      	bne.n	80065a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e07b      	b.n	800669e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d108      	bne.n	80065c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065b6:	d009      	beq.n	80065cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	61da      	str	r2, [r3, #28]
 80065be:	e005      	b.n	80065cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d106      	bne.n	80065ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7fb fbfe 	bl	8001de8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006602:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006614:	431a      	orrs	r2, r3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800661e:	431a      	orrs	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	f003 0302 	and.w	r3, r3, #2
 8006628:	431a      	orrs	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	f003 0301 	and.w	r3, r3, #1
 8006632:	431a      	orrs	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	699b      	ldr	r3, [r3, #24]
 8006638:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800663c:	431a      	orrs	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	69db      	ldr	r3, [r3, #28]
 8006642:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006646:	431a      	orrs	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006650:	ea42 0103 	orr.w	r1, r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006658:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	0c1b      	lsrs	r3, r3, #16
 800666a:	f003 0104 	and.w	r1, r3, #4
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006672:	f003 0210 	and.w	r2, r3, #16
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	430a      	orrs	r2, r1
 800667c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	69da      	ldr	r2, [r3, #28]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800668c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3708      	adds	r7, #8
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b088      	sub	sp, #32
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	60f8      	str	r0, [r7, #12]
 80066ae:	60b9      	str	r1, [r7, #8]
 80066b0:	603b      	str	r3, [r7, #0]
 80066b2:	4613      	mov	r3, r2
 80066b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80066b6:	2300      	movs	r3, #0
 80066b8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d101      	bne.n	80066c8 <HAL_SPI_Transmit+0x22>
 80066c4:	2302      	movs	r3, #2
 80066c6:	e126      	b.n	8006916 <HAL_SPI_Transmit+0x270>
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066d0:	f7fb fe16 	bl	8002300 <HAL_GetTick>
 80066d4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80066d6:	88fb      	ldrh	r3, [r7, #6]
 80066d8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d002      	beq.n	80066ec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80066e6:	2302      	movs	r3, #2
 80066e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80066ea:	e10b      	b.n	8006904 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d002      	beq.n	80066f8 <HAL_SPI_Transmit+0x52>
 80066f2:	88fb      	ldrh	r3, [r7, #6]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d102      	bne.n	80066fe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80066fc:	e102      	b.n	8006904 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2203      	movs	r2, #3
 8006702:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	88fa      	ldrh	r2, [r7, #6]
 8006716:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	88fa      	ldrh	r2, [r7, #6]
 800671c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2200      	movs	r2, #0
 8006728:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2200      	movs	r2, #0
 8006734:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2200      	movs	r2, #0
 800673a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006744:	d10f      	bne.n	8006766 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006754:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006764:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006770:	2b40      	cmp	r3, #64	; 0x40
 8006772:	d007      	beq.n	8006784 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006782:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800678c:	d14b      	bne.n	8006826 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d002      	beq.n	800679c <HAL_SPI_Transmit+0xf6>
 8006796:	8afb      	ldrh	r3, [r7, #22]
 8006798:	2b01      	cmp	r3, #1
 800679a:	d13e      	bne.n	800681a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a0:	881a      	ldrh	r2, [r3, #0]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ac:	1c9a      	adds	r2, r3, #2
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	3b01      	subs	r3, #1
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80067c0:	e02b      	b.n	800681a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d112      	bne.n	80067f6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d4:	881a      	ldrh	r2, [r3, #0]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e0:	1c9a      	adds	r2, r3, #2
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	3b01      	subs	r3, #1
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	86da      	strh	r2, [r3, #54]	; 0x36
 80067f4:	e011      	b.n	800681a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067f6:	f7fb fd83 	bl	8002300 <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	69bb      	ldr	r3, [r7, #24]
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	683a      	ldr	r2, [r7, #0]
 8006802:	429a      	cmp	r2, r3
 8006804:	d803      	bhi.n	800680e <HAL_SPI_Transmit+0x168>
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800680c:	d102      	bne.n	8006814 <HAL_SPI_Transmit+0x16e>
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d102      	bne.n	800681a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006814:	2303      	movs	r3, #3
 8006816:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006818:	e074      	b.n	8006904 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800681e:	b29b      	uxth	r3, r3
 8006820:	2b00      	cmp	r3, #0
 8006822:	d1ce      	bne.n	80067c2 <HAL_SPI_Transmit+0x11c>
 8006824:	e04c      	b.n	80068c0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d002      	beq.n	8006834 <HAL_SPI_Transmit+0x18e>
 800682e:	8afb      	ldrh	r3, [r7, #22]
 8006830:	2b01      	cmp	r3, #1
 8006832:	d140      	bne.n	80068b6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	330c      	adds	r3, #12
 800683e:	7812      	ldrb	r2, [r2, #0]
 8006840:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006846:	1c5a      	adds	r2, r3, #1
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006850:	b29b      	uxth	r3, r3
 8006852:	3b01      	subs	r3, #1
 8006854:	b29a      	uxth	r2, r3
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800685a:	e02c      	b.n	80068b6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b02      	cmp	r3, #2
 8006868:	d113      	bne.n	8006892 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	330c      	adds	r3, #12
 8006874:	7812      	ldrb	r2, [r2, #0]
 8006876:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800687c:	1c5a      	adds	r2, r3, #1
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006886:	b29b      	uxth	r3, r3
 8006888:	3b01      	subs	r3, #1
 800688a:	b29a      	uxth	r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006890:	e011      	b.n	80068b6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006892:	f7fb fd35 	bl	8002300 <HAL_GetTick>
 8006896:	4602      	mov	r2, r0
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	1ad3      	subs	r3, r2, r3
 800689c:	683a      	ldr	r2, [r7, #0]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d803      	bhi.n	80068aa <HAL_SPI_Transmit+0x204>
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068a8:	d102      	bne.n	80068b0 <HAL_SPI_Transmit+0x20a>
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d102      	bne.n	80068b6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80068b0:	2303      	movs	r3, #3
 80068b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80068b4:	e026      	b.n	8006904 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1cd      	bne.n	800685c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068c0:	69ba      	ldr	r2, [r7, #24]
 80068c2:	6839      	ldr	r1, [r7, #0]
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f000 f8b3 	bl	8006a30 <SPI_EndRxTxTransaction>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d002      	beq.n	80068d6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2220      	movs	r2, #32
 80068d4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d10a      	bne.n	80068f4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068de:	2300      	movs	r3, #0
 80068e0:	613b      	str	r3, [r7, #16]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	613b      	str	r3, [r7, #16]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	613b      	str	r3, [r7, #16]
 80068f2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	77fb      	strb	r3, [r7, #31]
 8006900:	e000      	b.n	8006904 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006902:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006914:	7ffb      	ldrb	r3, [r7, #31]
}
 8006916:	4618      	mov	r0, r3
 8006918:	3720      	adds	r7, #32
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
	...

08006920 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b088      	sub	sp, #32
 8006924:	af00      	add	r7, sp, #0
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	60b9      	str	r1, [r7, #8]
 800692a:	603b      	str	r3, [r7, #0]
 800692c:	4613      	mov	r3, r2
 800692e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006930:	f7fb fce6 	bl	8002300 <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006938:	1a9b      	subs	r3, r3, r2
 800693a:	683a      	ldr	r2, [r7, #0]
 800693c:	4413      	add	r3, r2
 800693e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006940:	f7fb fcde 	bl	8002300 <HAL_GetTick>
 8006944:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006946:	4b39      	ldr	r3, [pc, #228]	; (8006a2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	015b      	lsls	r3, r3, #5
 800694c:	0d1b      	lsrs	r3, r3, #20
 800694e:	69fa      	ldr	r2, [r7, #28]
 8006950:	fb02 f303 	mul.w	r3, r2, r3
 8006954:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006956:	e054      	b.n	8006a02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800695e:	d050      	beq.n	8006a02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006960:	f7fb fcce 	bl	8002300 <HAL_GetTick>
 8006964:	4602      	mov	r2, r0
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	1ad3      	subs	r3, r2, r3
 800696a:	69fa      	ldr	r2, [r7, #28]
 800696c:	429a      	cmp	r2, r3
 800696e:	d902      	bls.n	8006976 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d13d      	bne.n	80069f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006984:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800698e:	d111      	bne.n	80069b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006998:	d004      	beq.n	80069a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069a2:	d107      	bne.n	80069b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069bc:	d10f      	bne.n	80069de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80069cc:	601a      	str	r2, [r3, #0]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80069dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2201      	movs	r2, #1
 80069e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e017      	b.n	8006a22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d101      	bne.n	80069fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80069f8:	2300      	movs	r3, #0
 80069fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	3b01      	subs	r3, #1
 8006a00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689a      	ldr	r2, [r3, #8]
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	bf0c      	ite	eq
 8006a12:	2301      	moveq	r3, #1
 8006a14:	2300      	movne	r3, #0
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	461a      	mov	r2, r3
 8006a1a:	79fb      	ldrb	r3, [r7, #7]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d19b      	bne.n	8006958 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006a20:	2300      	movs	r3, #0
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3720      	adds	r7, #32
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	20000010 	.word	0x20000010

08006a30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b088      	sub	sp, #32
 8006a34:	af02      	add	r7, sp, #8
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	60b9      	str	r1, [r7, #8]
 8006a3a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006a3c:	4b1b      	ldr	r3, [pc, #108]	; (8006aac <SPI_EndRxTxTransaction+0x7c>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a1b      	ldr	r2, [pc, #108]	; (8006ab0 <SPI_EndRxTxTransaction+0x80>)
 8006a42:	fba2 2303 	umull	r2, r3, r2, r3
 8006a46:	0d5b      	lsrs	r3, r3, #21
 8006a48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a4c:	fb02 f303 	mul.w	r3, r2, r3
 8006a50:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a5a:	d112      	bne.n	8006a82 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	9300      	str	r3, [sp, #0]
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	2200      	movs	r2, #0
 8006a64:	2180      	movs	r1, #128	; 0x80
 8006a66:	68f8      	ldr	r0, [r7, #12]
 8006a68:	f7ff ff5a 	bl	8006920 <SPI_WaitFlagStateUntilTimeout>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d016      	beq.n	8006aa0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a76:	f043 0220 	orr.w	r2, r3, #32
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e00f      	b.n	8006aa2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00a      	beq.n	8006a9e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a98:	2b80      	cmp	r3, #128	; 0x80
 8006a9a:	d0f2      	beq.n	8006a82 <SPI_EndRxTxTransaction+0x52>
 8006a9c:	e000      	b.n	8006aa0 <SPI_EndRxTxTransaction+0x70>
        break;
 8006a9e:	bf00      	nop
  }

  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3718      	adds	r7, #24
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	20000010 	.word	0x20000010
 8006ab0:	165e9f81 	.word	0x165e9f81

08006ab4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d101      	bne.n	8006ac6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e041      	b.n	8006b4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d106      	bne.n	8006ae0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f7fb fa6a 	bl	8001fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	3304      	adds	r3, #4
 8006af0:	4619      	mov	r1, r3
 8006af2:	4610      	mov	r0, r2
 8006af4:	f000 fd68 	bl	80075c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3708      	adds	r7, #8
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
	...

08006b54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d001      	beq.n	8006b6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e04e      	b.n	8006c0a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2202      	movs	r2, #2
 8006b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f042 0201 	orr.w	r2, r2, #1
 8006b82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a23      	ldr	r2, [pc, #140]	; (8006c18 <HAL_TIM_Base_Start_IT+0xc4>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d022      	beq.n	8006bd4 <HAL_TIM_Base_Start_IT+0x80>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b96:	d01d      	beq.n	8006bd4 <HAL_TIM_Base_Start_IT+0x80>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a1f      	ldr	r2, [pc, #124]	; (8006c1c <HAL_TIM_Base_Start_IT+0xc8>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d018      	beq.n	8006bd4 <HAL_TIM_Base_Start_IT+0x80>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a1e      	ldr	r2, [pc, #120]	; (8006c20 <HAL_TIM_Base_Start_IT+0xcc>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d013      	beq.n	8006bd4 <HAL_TIM_Base_Start_IT+0x80>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a1c      	ldr	r2, [pc, #112]	; (8006c24 <HAL_TIM_Base_Start_IT+0xd0>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d00e      	beq.n	8006bd4 <HAL_TIM_Base_Start_IT+0x80>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a1b      	ldr	r2, [pc, #108]	; (8006c28 <HAL_TIM_Base_Start_IT+0xd4>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d009      	beq.n	8006bd4 <HAL_TIM_Base_Start_IT+0x80>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a19      	ldr	r2, [pc, #100]	; (8006c2c <HAL_TIM_Base_Start_IT+0xd8>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d004      	beq.n	8006bd4 <HAL_TIM_Base_Start_IT+0x80>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a18      	ldr	r2, [pc, #96]	; (8006c30 <HAL_TIM_Base_Start_IT+0xdc>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d111      	bne.n	8006bf8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f003 0307 	and.w	r3, r3, #7
 8006bde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2b06      	cmp	r3, #6
 8006be4:	d010      	beq.n	8006c08 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f042 0201 	orr.w	r2, r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bf6:	e007      	b.n	8006c08 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f042 0201 	orr.w	r2, r2, #1
 8006c06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3714      	adds	r7, #20
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr
 8006c16:	bf00      	nop
 8006c18:	40010000 	.word	0x40010000
 8006c1c:	40000400 	.word	0x40000400
 8006c20:	40000800 	.word	0x40000800
 8006c24:	40000c00 	.word	0x40000c00
 8006c28:	40010400 	.word	0x40010400
 8006c2c:	40014000 	.word	0x40014000
 8006c30:	40001800 	.word	0x40001800

08006c34 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d109      	bne.n	8006c58 <HAL_TIM_OC_Start_IT+0x24>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	bf14      	ite	ne
 8006c50:	2301      	movne	r3, #1
 8006c52:	2300      	moveq	r3, #0
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	e022      	b.n	8006c9e <HAL_TIM_OC_Start_IT+0x6a>
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	2b04      	cmp	r3, #4
 8006c5c:	d109      	bne.n	8006c72 <HAL_TIM_OC_Start_IT+0x3e>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	bf14      	ite	ne
 8006c6a:	2301      	movne	r3, #1
 8006c6c:	2300      	moveq	r3, #0
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	e015      	b.n	8006c9e <HAL_TIM_OC_Start_IT+0x6a>
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	2b08      	cmp	r3, #8
 8006c76:	d109      	bne.n	8006c8c <HAL_TIM_OC_Start_IT+0x58>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	bf14      	ite	ne
 8006c84:	2301      	movne	r3, #1
 8006c86:	2300      	moveq	r3, #0
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	e008      	b.n	8006c9e <HAL_TIM_OC_Start_IT+0x6a>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	bf14      	ite	ne
 8006c98:	2301      	movne	r3, #1
 8006c9a:	2300      	moveq	r3, #0
 8006c9c:	b2db      	uxtb	r3, r3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d001      	beq.n	8006ca6 <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e0c2      	b.n	8006e2c <HAL_TIM_OC_Start_IT+0x1f8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d104      	bne.n	8006cb6 <HAL_TIM_OC_Start_IT+0x82>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2202      	movs	r2, #2
 8006cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006cb4:	e013      	b.n	8006cde <HAL_TIM_OC_Start_IT+0xaa>
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	2b04      	cmp	r3, #4
 8006cba:	d104      	bne.n	8006cc6 <HAL_TIM_OC_Start_IT+0x92>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2202      	movs	r2, #2
 8006cc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cc4:	e00b      	b.n	8006cde <HAL_TIM_OC_Start_IT+0xaa>
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	2b08      	cmp	r3, #8
 8006cca:	d104      	bne.n	8006cd6 <HAL_TIM_OC_Start_IT+0xa2>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2202      	movs	r2, #2
 8006cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cd4:	e003      	b.n	8006cde <HAL_TIM_OC_Start_IT+0xaa>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2202      	movs	r2, #2
 8006cda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	2b0c      	cmp	r3, #12
 8006ce2:	d841      	bhi.n	8006d68 <HAL_TIM_OC_Start_IT+0x134>
 8006ce4:	a201      	add	r2, pc, #4	; (adr r2, 8006cec <HAL_TIM_OC_Start_IT+0xb8>)
 8006ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cea:	bf00      	nop
 8006cec:	08006d21 	.word	0x08006d21
 8006cf0:	08006d69 	.word	0x08006d69
 8006cf4:	08006d69 	.word	0x08006d69
 8006cf8:	08006d69 	.word	0x08006d69
 8006cfc:	08006d33 	.word	0x08006d33
 8006d00:	08006d69 	.word	0x08006d69
 8006d04:	08006d69 	.word	0x08006d69
 8006d08:	08006d69 	.word	0x08006d69
 8006d0c:	08006d45 	.word	0x08006d45
 8006d10:	08006d69 	.word	0x08006d69
 8006d14:	08006d69 	.word	0x08006d69
 8006d18:	08006d69 	.word	0x08006d69
 8006d1c:	08006d57 	.word	0x08006d57
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68da      	ldr	r2, [r3, #12]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f042 0202 	orr.w	r2, r2, #2
 8006d2e:	60da      	str	r2, [r3, #12]
      break;
 8006d30:	e01b      	b.n	8006d6a <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	68da      	ldr	r2, [r3, #12]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f042 0204 	orr.w	r2, r2, #4
 8006d40:	60da      	str	r2, [r3, #12]
      break;
 8006d42:	e012      	b.n	8006d6a <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68da      	ldr	r2, [r3, #12]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f042 0208 	orr.w	r2, r2, #8
 8006d52:	60da      	str	r2, [r3, #12]
      break;
 8006d54:	e009      	b.n	8006d6a <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68da      	ldr	r2, [r3, #12]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f042 0210 	orr.w	r2, r2, #16
 8006d64:	60da      	str	r2, [r3, #12]
      break;
 8006d66:	e000      	b.n	8006d6a <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 8006d68:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	6839      	ldr	r1, [r7, #0]
 8006d72:	4618      	mov	r0, r3
 8006d74:	f000 ff12 	bl	8007b9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a2d      	ldr	r2, [pc, #180]	; (8006e34 <HAL_TIM_OC_Start_IT+0x200>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d004      	beq.n	8006d8c <HAL_TIM_OC_Start_IT+0x158>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a2c      	ldr	r2, [pc, #176]	; (8006e38 <HAL_TIM_OC_Start_IT+0x204>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d101      	bne.n	8006d90 <HAL_TIM_OC_Start_IT+0x15c>
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e000      	b.n	8006d92 <HAL_TIM_OC_Start_IT+0x15e>
 8006d90:	2300      	movs	r3, #0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d007      	beq.n	8006da6 <HAL_TIM_OC_Start_IT+0x172>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006da4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a22      	ldr	r2, [pc, #136]	; (8006e34 <HAL_TIM_OC_Start_IT+0x200>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d022      	beq.n	8006df6 <HAL_TIM_OC_Start_IT+0x1c2>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006db8:	d01d      	beq.n	8006df6 <HAL_TIM_OC_Start_IT+0x1c2>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a1f      	ldr	r2, [pc, #124]	; (8006e3c <HAL_TIM_OC_Start_IT+0x208>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d018      	beq.n	8006df6 <HAL_TIM_OC_Start_IT+0x1c2>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a1d      	ldr	r2, [pc, #116]	; (8006e40 <HAL_TIM_OC_Start_IT+0x20c>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d013      	beq.n	8006df6 <HAL_TIM_OC_Start_IT+0x1c2>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a1c      	ldr	r2, [pc, #112]	; (8006e44 <HAL_TIM_OC_Start_IT+0x210>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d00e      	beq.n	8006df6 <HAL_TIM_OC_Start_IT+0x1c2>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a16      	ldr	r2, [pc, #88]	; (8006e38 <HAL_TIM_OC_Start_IT+0x204>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d009      	beq.n	8006df6 <HAL_TIM_OC_Start_IT+0x1c2>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a18      	ldr	r2, [pc, #96]	; (8006e48 <HAL_TIM_OC_Start_IT+0x214>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d004      	beq.n	8006df6 <HAL_TIM_OC_Start_IT+0x1c2>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a16      	ldr	r2, [pc, #88]	; (8006e4c <HAL_TIM_OC_Start_IT+0x218>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d111      	bne.n	8006e1a <HAL_TIM_OC_Start_IT+0x1e6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f003 0307 	and.w	r3, r3, #7
 8006e00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2b06      	cmp	r3, #6
 8006e06:	d010      	beq.n	8006e2a <HAL_TIM_OC_Start_IT+0x1f6>
    {
      __HAL_TIM_ENABLE(htim);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f042 0201 	orr.w	r2, r2, #1
 8006e16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e18:	e007      	b.n	8006e2a <HAL_TIM_OC_Start_IT+0x1f6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f042 0201 	orr.w	r2, r2, #1
 8006e28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e2a:	2300      	movs	r3, #0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3710      	adds	r7, #16
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	40010000 	.word	0x40010000
 8006e38:	40010400 	.word	0x40010400
 8006e3c:	40000400 	.word	0x40000400
 8006e40:	40000800 	.word	0x40000800
 8006e44:	40000c00 	.word	0x40000c00
 8006e48:	40014000 	.word	0x40014000
 8006e4c:	40001800 	.word	0x40001800

08006e50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d101      	bne.n	8006e62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e041      	b.n	8006ee6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d106      	bne.n	8006e7c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 f839 	bl	8006eee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2202      	movs	r2, #2
 8006e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	3304      	adds	r3, #4
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	4610      	mov	r0, r2
 8006e90:	f000 fb9a 	bl	80075c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3708      	adds	r7, #8
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}

08006eee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b083      	sub	sp, #12
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006ef6:	bf00      	nop
 8006ef8:	370c      	adds	r7, #12
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr

08006f02 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006f02:	b580      	push	{r7, lr}
 8006f04:	b086      	sub	sp, #24
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
 8006f0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d101      	bne.n	8006f16 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e097      	b.n	8007046 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d106      	bne.n	8006f30 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f7fa fffa 	bl	8001f24 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2202      	movs	r2, #2
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	6812      	ldr	r2, [r2, #0]
 8006f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f46:	f023 0307 	bic.w	r3, r3, #7
 8006f4a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	3304      	adds	r3, #4
 8006f54:	4619      	mov	r1, r3
 8006f56:	4610      	mov	r0, r2
 8006f58:	f000 fb36 	bl	80075c8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	6a1b      	ldr	r3, [r3, #32]
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	697a      	ldr	r2, [r7, #20]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f84:	f023 0303 	bic.w	r3, r3, #3
 8006f88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	689a      	ldr	r2, [r3, #8]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	699b      	ldr	r3, [r3, #24]
 8006f92:	021b      	lsls	r3, r3, #8
 8006f94:	4313      	orrs	r3, r2
 8006f96:	693a      	ldr	r2, [r7, #16]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006fa2:	f023 030c 	bic.w	r3, r3, #12
 8006fa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006fae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006fb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	68da      	ldr	r2, [r3, #12]
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	69db      	ldr	r3, [r3, #28]
 8006fbc:	021b      	lsls	r3, r3, #8
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	691b      	ldr	r3, [r3, #16]
 8006fca:	011a      	lsls	r2, r3, #4
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	6a1b      	ldr	r3, [r3, #32]
 8006fd0:	031b      	lsls	r3, r3, #12
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	693a      	ldr	r2, [r7, #16]
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006fe0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006fe8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	685a      	ldr	r2, [r3, #4]
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	695b      	ldr	r3, [r3, #20]
 8006ff2:	011b      	lsls	r3, r3, #4
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	697a      	ldr	r2, [r7, #20]
 8007002:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	693a      	ldr	r2, [r7, #16]
 800700a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68fa      	ldr	r2, [r7, #12]
 8007012:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007044:	2300      	movs	r3, #0
}
 8007046:	4618      	mov	r0, r3
 8007048:	3718      	adds	r7, #24
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}

0800704e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b082      	sub	sp, #8
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	691b      	ldr	r3, [r3, #16]
 800705c:	f003 0302 	and.w	r3, r3, #2
 8007060:	2b02      	cmp	r3, #2
 8007062:	d122      	bne.n	80070aa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	f003 0302 	and.w	r3, r3, #2
 800706e:	2b02      	cmp	r3, #2
 8007070:	d11b      	bne.n	80070aa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f06f 0202 	mvn.w	r2, #2
 800707a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	699b      	ldr	r3, [r3, #24]
 8007088:	f003 0303 	and.w	r3, r3, #3
 800708c:	2b00      	cmp	r3, #0
 800708e:	d003      	beq.n	8007098 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 fa7b 	bl	800758c <HAL_TIM_IC_CaptureCallback>
 8007096:	e005      	b.n	80070a4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 fa6d 	bl	8007578 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 fa7e 	bl	80075a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	691b      	ldr	r3, [r3, #16]
 80070b0:	f003 0304 	and.w	r3, r3, #4
 80070b4:	2b04      	cmp	r3, #4
 80070b6:	d122      	bne.n	80070fe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	f003 0304 	and.w	r3, r3, #4
 80070c2:	2b04      	cmp	r3, #4
 80070c4:	d11b      	bne.n	80070fe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f06f 0204 	mvn.w	r2, #4
 80070ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2202      	movs	r2, #2
 80070d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	699b      	ldr	r3, [r3, #24]
 80070dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d003      	beq.n	80070ec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fa51 	bl	800758c <HAL_TIM_IC_CaptureCallback>
 80070ea:	e005      	b.n	80070f8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 fa43 	bl	8007578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 fa54 	bl	80075a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	f003 0308 	and.w	r3, r3, #8
 8007108:	2b08      	cmp	r3, #8
 800710a:	d122      	bne.n	8007152 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	f003 0308 	and.w	r3, r3, #8
 8007116:	2b08      	cmp	r3, #8
 8007118:	d11b      	bne.n	8007152 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f06f 0208 	mvn.w	r2, #8
 8007122:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2204      	movs	r2, #4
 8007128:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	69db      	ldr	r3, [r3, #28]
 8007130:	f003 0303 	and.w	r3, r3, #3
 8007134:	2b00      	cmp	r3, #0
 8007136:	d003      	beq.n	8007140 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fa27 	bl	800758c <HAL_TIM_IC_CaptureCallback>
 800713e:	e005      	b.n	800714c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 fa19 	bl	8007578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 fa2a 	bl	80075a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b10      	cmp	r3, #16
 800715e:	d122      	bne.n	80071a6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	f003 0310 	and.w	r3, r3, #16
 800716a:	2b10      	cmp	r3, #16
 800716c:	d11b      	bne.n	80071a6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f06f 0210 	mvn.w	r2, #16
 8007176:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2208      	movs	r2, #8
 800717c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	69db      	ldr	r3, [r3, #28]
 8007184:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007188:	2b00      	cmp	r3, #0
 800718a:	d003      	beq.n	8007194 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 f9fd 	bl	800758c <HAL_TIM_IC_CaptureCallback>
 8007192:	e005      	b.n	80071a0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 f9ef 	bl	8007578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 fa00 	bl	80075a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	691b      	ldr	r3, [r3, #16]
 80071ac:	f003 0301 	and.w	r3, r3, #1
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d10e      	bne.n	80071d2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d107      	bne.n	80071d2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f06f 0201 	mvn.w	r2, #1
 80071ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f000 f9c9 	bl	8007564 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	691b      	ldr	r3, [r3, #16]
 80071d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071dc:	2b80      	cmp	r3, #128	; 0x80
 80071de:	d10e      	bne.n	80071fe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071ea:	2b80      	cmp	r3, #128	; 0x80
 80071ec:	d107      	bne.n	80071fe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80071f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 fd7b 	bl	8007cf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007208:	2b40      	cmp	r3, #64	; 0x40
 800720a:	d10e      	bne.n	800722a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007216:	2b40      	cmp	r3, #64	; 0x40
 8007218:	d107      	bne.n	800722a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f000 f9c5 	bl	80075b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	f003 0320 	and.w	r3, r3, #32
 8007234:	2b20      	cmp	r3, #32
 8007236:	d10e      	bne.n	8007256 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	f003 0320 	and.w	r3, r3, #32
 8007242:	2b20      	cmp	r3, #32
 8007244:	d107      	bne.n	8007256 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f06f 0220 	mvn.w	r2, #32
 800724e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 fd45 	bl	8007ce0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007256:	bf00      	nop
 8007258:	3708      	adds	r7, #8
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
	...

08007260 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007272:	2b01      	cmp	r3, #1
 8007274:	d101      	bne.n	800727a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007276:	2302      	movs	r3, #2
 8007278:	e0ac      	b.n	80073d4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2201      	movs	r2, #1
 800727e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2b0c      	cmp	r3, #12
 8007286:	f200 809f 	bhi.w	80073c8 <HAL_TIM_PWM_ConfigChannel+0x168>
 800728a:	a201      	add	r2, pc, #4	; (adr r2, 8007290 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800728c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007290:	080072c5 	.word	0x080072c5
 8007294:	080073c9 	.word	0x080073c9
 8007298:	080073c9 	.word	0x080073c9
 800729c:	080073c9 	.word	0x080073c9
 80072a0:	08007305 	.word	0x08007305
 80072a4:	080073c9 	.word	0x080073c9
 80072a8:	080073c9 	.word	0x080073c9
 80072ac:	080073c9 	.word	0x080073c9
 80072b0:	08007347 	.word	0x08007347
 80072b4:	080073c9 	.word	0x080073c9
 80072b8:	080073c9 	.word	0x080073c9
 80072bc:	080073c9 	.word	0x080073c9
 80072c0:	08007387 	.word	0x08007387
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	68b9      	ldr	r1, [r7, #8]
 80072ca:	4618      	mov	r0, r3
 80072cc:	f000 fa1c 	bl	8007708 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	699a      	ldr	r2, [r3, #24]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f042 0208 	orr.w	r2, r2, #8
 80072de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	699a      	ldr	r2, [r3, #24]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f022 0204 	bic.w	r2, r2, #4
 80072ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	6999      	ldr	r1, [r3, #24]
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	691a      	ldr	r2, [r3, #16]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	430a      	orrs	r2, r1
 8007300:	619a      	str	r2, [r3, #24]
      break;
 8007302:	e062      	b.n	80073ca <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68b9      	ldr	r1, [r7, #8]
 800730a:	4618      	mov	r0, r3
 800730c:	f000 fa6c 	bl	80077e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	699a      	ldr	r2, [r3, #24]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800731e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	699a      	ldr	r2, [r3, #24]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800732e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	6999      	ldr	r1, [r3, #24]
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	021a      	lsls	r2, r3, #8
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	430a      	orrs	r2, r1
 8007342:	619a      	str	r2, [r3, #24]
      break;
 8007344:	e041      	b.n	80073ca <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68b9      	ldr	r1, [r7, #8]
 800734c:	4618      	mov	r0, r3
 800734e:	f000 fac1 	bl	80078d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	69da      	ldr	r2, [r3, #28]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f042 0208 	orr.w	r2, r2, #8
 8007360:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	69da      	ldr	r2, [r3, #28]
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f022 0204 	bic.w	r2, r2, #4
 8007370:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	69d9      	ldr	r1, [r3, #28]
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	691a      	ldr	r2, [r3, #16]
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	430a      	orrs	r2, r1
 8007382:	61da      	str	r2, [r3, #28]
      break;
 8007384:	e021      	b.n	80073ca <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68b9      	ldr	r1, [r7, #8]
 800738c:	4618      	mov	r0, r3
 800738e:	f000 fb15 	bl	80079bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	69da      	ldr	r2, [r3, #28]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	69da      	ldr	r2, [r3, #28]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	69d9      	ldr	r1, [r3, #28]
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	021a      	lsls	r2, r3, #8
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	430a      	orrs	r2, r1
 80073c4:	61da      	str	r2, [r3, #28]
      break;
 80073c6:	e000      	b.n	80073ca <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80073c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2200      	movs	r2, #0
 80073ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073d2:	2300      	movs	r3, #0
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3710      	adds	r7, #16
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d101      	bne.n	80073f4 <HAL_TIM_ConfigClockSource+0x18>
 80073f0:	2302      	movs	r3, #2
 80073f2:	e0b3      	b.n	800755c <HAL_TIM_ConfigClockSource+0x180>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2202      	movs	r2, #2
 8007400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007412:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800741a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800742c:	d03e      	beq.n	80074ac <HAL_TIM_ConfigClockSource+0xd0>
 800742e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007432:	f200 8087 	bhi.w	8007544 <HAL_TIM_ConfigClockSource+0x168>
 8007436:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800743a:	f000 8085 	beq.w	8007548 <HAL_TIM_ConfigClockSource+0x16c>
 800743e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007442:	d87f      	bhi.n	8007544 <HAL_TIM_ConfigClockSource+0x168>
 8007444:	2b70      	cmp	r3, #112	; 0x70
 8007446:	d01a      	beq.n	800747e <HAL_TIM_ConfigClockSource+0xa2>
 8007448:	2b70      	cmp	r3, #112	; 0x70
 800744a:	d87b      	bhi.n	8007544 <HAL_TIM_ConfigClockSource+0x168>
 800744c:	2b60      	cmp	r3, #96	; 0x60
 800744e:	d050      	beq.n	80074f2 <HAL_TIM_ConfigClockSource+0x116>
 8007450:	2b60      	cmp	r3, #96	; 0x60
 8007452:	d877      	bhi.n	8007544 <HAL_TIM_ConfigClockSource+0x168>
 8007454:	2b50      	cmp	r3, #80	; 0x50
 8007456:	d03c      	beq.n	80074d2 <HAL_TIM_ConfigClockSource+0xf6>
 8007458:	2b50      	cmp	r3, #80	; 0x50
 800745a:	d873      	bhi.n	8007544 <HAL_TIM_ConfigClockSource+0x168>
 800745c:	2b40      	cmp	r3, #64	; 0x40
 800745e:	d058      	beq.n	8007512 <HAL_TIM_ConfigClockSource+0x136>
 8007460:	2b40      	cmp	r3, #64	; 0x40
 8007462:	d86f      	bhi.n	8007544 <HAL_TIM_ConfigClockSource+0x168>
 8007464:	2b30      	cmp	r3, #48	; 0x30
 8007466:	d064      	beq.n	8007532 <HAL_TIM_ConfigClockSource+0x156>
 8007468:	2b30      	cmp	r3, #48	; 0x30
 800746a:	d86b      	bhi.n	8007544 <HAL_TIM_ConfigClockSource+0x168>
 800746c:	2b20      	cmp	r3, #32
 800746e:	d060      	beq.n	8007532 <HAL_TIM_ConfigClockSource+0x156>
 8007470:	2b20      	cmp	r3, #32
 8007472:	d867      	bhi.n	8007544 <HAL_TIM_ConfigClockSource+0x168>
 8007474:	2b00      	cmp	r3, #0
 8007476:	d05c      	beq.n	8007532 <HAL_TIM_ConfigClockSource+0x156>
 8007478:	2b10      	cmp	r3, #16
 800747a:	d05a      	beq.n	8007532 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800747c:	e062      	b.n	8007544 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6818      	ldr	r0, [r3, #0]
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	6899      	ldr	r1, [r3, #8]
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	685a      	ldr	r2, [r3, #4]
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	f000 fb65 	bl	8007b5c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80074a0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68fa      	ldr	r2, [r7, #12]
 80074a8:	609a      	str	r2, [r3, #8]
      break;
 80074aa:	e04e      	b.n	800754a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6818      	ldr	r0, [r3, #0]
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	6899      	ldr	r1, [r3, #8]
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	f000 fb4e 	bl	8007b5c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	689a      	ldr	r2, [r3, #8]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074ce:	609a      	str	r2, [r3, #8]
      break;
 80074d0:	e03b      	b.n	800754a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6818      	ldr	r0, [r3, #0]
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	6859      	ldr	r1, [r3, #4]
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	461a      	mov	r2, r3
 80074e0:	f000 fac2 	bl	8007a68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2150      	movs	r1, #80	; 0x50
 80074ea:	4618      	mov	r0, r3
 80074ec:	f000 fb1b 	bl	8007b26 <TIM_ITRx_SetConfig>
      break;
 80074f0:	e02b      	b.n	800754a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6818      	ldr	r0, [r3, #0]
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	6859      	ldr	r1, [r3, #4]
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	461a      	mov	r2, r3
 8007500:	f000 fae1 	bl	8007ac6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2160      	movs	r1, #96	; 0x60
 800750a:	4618      	mov	r0, r3
 800750c:	f000 fb0b 	bl	8007b26 <TIM_ITRx_SetConfig>
      break;
 8007510:	e01b      	b.n	800754a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6818      	ldr	r0, [r3, #0]
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	6859      	ldr	r1, [r3, #4]
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	461a      	mov	r2, r3
 8007520:	f000 faa2 	bl	8007a68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	2140      	movs	r1, #64	; 0x40
 800752a:	4618      	mov	r0, r3
 800752c:	f000 fafb 	bl	8007b26 <TIM_ITRx_SetConfig>
      break;
 8007530:	e00b      	b.n	800754a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4619      	mov	r1, r3
 800753c:	4610      	mov	r0, r2
 800753e:	f000 faf2 	bl	8007b26 <TIM_ITRx_SetConfig>
        break;
 8007542:	e002      	b.n	800754a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007544:	bf00      	nop
 8007546:	e000      	b.n	800754a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007548:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800755a:	2300      	movs	r3, #0
}
 800755c:	4618      	mov	r0, r3
 800755e:	3710      	adds	r7, #16
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800756c:	bf00      	nop
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr

08007578 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007578:	b480      	push	{r7}
 800757a:	b083      	sub	sp, #12
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007580:	bf00      	nop
 8007582:	370c      	adds	r7, #12
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007594:	bf00      	nop
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr

080075a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80075a8:	bf00      	nop
 80075aa:	370c      	adds	r7, #12
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr

080075b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80075bc:	bf00      	nop
 80075be:	370c      	adds	r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a40      	ldr	r2, [pc, #256]	; (80076dc <TIM_Base_SetConfig+0x114>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d013      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075e6:	d00f      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a3d      	ldr	r2, [pc, #244]	; (80076e0 <TIM_Base_SetConfig+0x118>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d00b      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a3c      	ldr	r2, [pc, #240]	; (80076e4 <TIM_Base_SetConfig+0x11c>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d007      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4a3b      	ldr	r2, [pc, #236]	; (80076e8 <TIM_Base_SetConfig+0x120>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d003      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4a3a      	ldr	r2, [pc, #232]	; (80076ec <TIM_Base_SetConfig+0x124>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d108      	bne.n	800761a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800760e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	68fa      	ldr	r2, [r7, #12]
 8007616:	4313      	orrs	r3, r2
 8007618:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a2f      	ldr	r2, [pc, #188]	; (80076dc <TIM_Base_SetConfig+0x114>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d02b      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007628:	d027      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	4a2c      	ldr	r2, [pc, #176]	; (80076e0 <TIM_Base_SetConfig+0x118>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d023      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a2b      	ldr	r2, [pc, #172]	; (80076e4 <TIM_Base_SetConfig+0x11c>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d01f      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4a2a      	ldr	r2, [pc, #168]	; (80076e8 <TIM_Base_SetConfig+0x120>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d01b      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	4a29      	ldr	r2, [pc, #164]	; (80076ec <TIM_Base_SetConfig+0x124>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d017      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	4a28      	ldr	r2, [pc, #160]	; (80076f0 <TIM_Base_SetConfig+0x128>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d013      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	4a27      	ldr	r2, [pc, #156]	; (80076f4 <TIM_Base_SetConfig+0x12c>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d00f      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	4a26      	ldr	r2, [pc, #152]	; (80076f8 <TIM_Base_SetConfig+0x130>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d00b      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	4a25      	ldr	r2, [pc, #148]	; (80076fc <TIM_Base_SetConfig+0x134>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d007      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	4a24      	ldr	r2, [pc, #144]	; (8007700 <TIM_Base_SetConfig+0x138>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d003      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	4a23      	ldr	r2, [pc, #140]	; (8007704 <TIM_Base_SetConfig+0x13c>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d108      	bne.n	800768c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	4313      	orrs	r3, r2
 800768a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	695b      	ldr	r3, [r3, #20]
 8007696:	4313      	orrs	r3, r2
 8007698:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	689a      	ldr	r2, [r3, #8]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a0a      	ldr	r2, [pc, #40]	; (80076dc <TIM_Base_SetConfig+0x114>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d003      	beq.n	80076c0 <TIM_Base_SetConfig+0xf8>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a0c      	ldr	r2, [pc, #48]	; (80076ec <TIM_Base_SetConfig+0x124>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d103      	bne.n	80076c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	691a      	ldr	r2, [r3, #16]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	615a      	str	r2, [r3, #20]
}
 80076ce:	bf00      	nop
 80076d0:	3714      	adds	r7, #20
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop
 80076dc:	40010000 	.word	0x40010000
 80076e0:	40000400 	.word	0x40000400
 80076e4:	40000800 	.word	0x40000800
 80076e8:	40000c00 	.word	0x40000c00
 80076ec:	40010400 	.word	0x40010400
 80076f0:	40014000 	.word	0x40014000
 80076f4:	40014400 	.word	0x40014400
 80076f8:	40014800 	.word	0x40014800
 80076fc:	40001800 	.word	0x40001800
 8007700:	40001c00 	.word	0x40001c00
 8007704:	40002000 	.word	0x40002000

08007708 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007708:	b480      	push	{r7}
 800770a:	b087      	sub	sp, #28
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a1b      	ldr	r3, [r3, #32]
 8007716:	f023 0201 	bic.w	r2, r3, #1
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f023 0303 	bic.w	r3, r3, #3
 800773e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	4313      	orrs	r3, r2
 8007748:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	f023 0302 	bic.w	r3, r3, #2
 8007750:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	697a      	ldr	r2, [r7, #20]
 8007758:	4313      	orrs	r3, r2
 800775a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a20      	ldr	r2, [pc, #128]	; (80077e0 <TIM_OC1_SetConfig+0xd8>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d003      	beq.n	800776c <TIM_OC1_SetConfig+0x64>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a1f      	ldr	r2, [pc, #124]	; (80077e4 <TIM_OC1_SetConfig+0xdc>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d10c      	bne.n	8007786 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	f023 0308 	bic.w	r3, r3, #8
 8007772:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	697a      	ldr	r2, [r7, #20]
 800777a:	4313      	orrs	r3, r2
 800777c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	f023 0304 	bic.w	r3, r3, #4
 8007784:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a15      	ldr	r2, [pc, #84]	; (80077e0 <TIM_OC1_SetConfig+0xd8>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d003      	beq.n	8007796 <TIM_OC1_SetConfig+0x8e>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a14      	ldr	r2, [pc, #80]	; (80077e4 <TIM_OC1_SetConfig+0xdc>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d111      	bne.n	80077ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800779c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	695b      	ldr	r3, [r3, #20]
 80077aa:	693a      	ldr	r2, [r7, #16]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	699b      	ldr	r3, [r3, #24]
 80077b4:	693a      	ldr	r2, [r7, #16]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	693a      	ldr	r2, [r7, #16]
 80077be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	68fa      	ldr	r2, [r7, #12]
 80077c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	697a      	ldr	r2, [r7, #20]
 80077d2:	621a      	str	r2, [r3, #32]
}
 80077d4:	bf00      	nop
 80077d6:	371c      	adds	r7, #28
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr
 80077e0:	40010000 	.word	0x40010000
 80077e4:	40010400 	.word	0x40010400

080077e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b087      	sub	sp, #28
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
 80077f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a1b      	ldr	r3, [r3, #32]
 80077f6:	f023 0210 	bic.w	r2, r3, #16
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a1b      	ldr	r3, [r3, #32]
 8007802:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	699b      	ldr	r3, [r3, #24]
 800780e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800781e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	021b      	lsls	r3, r3, #8
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	4313      	orrs	r3, r2
 800782a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	f023 0320 	bic.w	r3, r3, #32
 8007832:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	011b      	lsls	r3, r3, #4
 800783a:	697a      	ldr	r2, [r7, #20]
 800783c:	4313      	orrs	r3, r2
 800783e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	4a22      	ldr	r2, [pc, #136]	; (80078cc <TIM_OC2_SetConfig+0xe4>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d003      	beq.n	8007850 <TIM_OC2_SetConfig+0x68>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a21      	ldr	r2, [pc, #132]	; (80078d0 <TIM_OC2_SetConfig+0xe8>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d10d      	bne.n	800786c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007856:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	011b      	lsls	r3, r3, #4
 800785e:	697a      	ldr	r2, [r7, #20]
 8007860:	4313      	orrs	r3, r2
 8007862:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800786a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a17      	ldr	r2, [pc, #92]	; (80078cc <TIM_OC2_SetConfig+0xe4>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d003      	beq.n	800787c <TIM_OC2_SetConfig+0x94>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a16      	ldr	r2, [pc, #88]	; (80078d0 <TIM_OC2_SetConfig+0xe8>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d113      	bne.n	80078a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007882:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800788a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	695b      	ldr	r3, [r3, #20]
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	693a      	ldr	r2, [r7, #16]
 8007894:	4313      	orrs	r3, r2
 8007896:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	699b      	ldr	r3, [r3, #24]
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	693a      	ldr	r2, [r7, #16]
 80078a0:	4313      	orrs	r3, r2
 80078a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	68fa      	ldr	r2, [r7, #12]
 80078ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	685a      	ldr	r2, [r3, #4]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	697a      	ldr	r2, [r7, #20]
 80078bc:	621a      	str	r2, [r3, #32]
}
 80078be:	bf00      	nop
 80078c0:	371c      	adds	r7, #28
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	40010000 	.word	0x40010000
 80078d0:	40010400 	.word	0x40010400

080078d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b087      	sub	sp, #28
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a1b      	ldr	r3, [r3, #32]
 80078e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6a1b      	ldr	r3, [r3, #32]
 80078ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	69db      	ldr	r3, [r3, #28]
 80078fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f023 0303 	bic.w	r3, r3, #3
 800790a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68fa      	ldr	r2, [r7, #12]
 8007912:	4313      	orrs	r3, r2
 8007914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800791c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	021b      	lsls	r3, r3, #8
 8007924:	697a      	ldr	r2, [r7, #20]
 8007926:	4313      	orrs	r3, r2
 8007928:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a21      	ldr	r2, [pc, #132]	; (80079b4 <TIM_OC3_SetConfig+0xe0>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d003      	beq.n	800793a <TIM_OC3_SetConfig+0x66>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a20      	ldr	r2, [pc, #128]	; (80079b8 <TIM_OC3_SetConfig+0xe4>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d10d      	bne.n	8007956 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007940:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	021b      	lsls	r3, r3, #8
 8007948:	697a      	ldr	r2, [r7, #20]
 800794a:	4313      	orrs	r3, r2
 800794c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007954:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a16      	ldr	r2, [pc, #88]	; (80079b4 <TIM_OC3_SetConfig+0xe0>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d003      	beq.n	8007966 <TIM_OC3_SetConfig+0x92>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a15      	ldr	r2, [pc, #84]	; (80079b8 <TIM_OC3_SetConfig+0xe4>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d113      	bne.n	800798e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800796c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007974:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	011b      	lsls	r3, r3, #4
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	4313      	orrs	r3, r2
 8007980:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	011b      	lsls	r3, r3, #4
 8007988:	693a      	ldr	r2, [r7, #16]
 800798a:	4313      	orrs	r3, r2
 800798c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	693a      	ldr	r2, [r7, #16]
 8007992:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	685a      	ldr	r2, [r3, #4]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	621a      	str	r2, [r3, #32]
}
 80079a8:	bf00      	nop
 80079aa:	371c      	adds	r7, #28
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr
 80079b4:	40010000 	.word	0x40010000
 80079b8:	40010400 	.word	0x40010400

080079bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079bc:	b480      	push	{r7}
 80079be:	b087      	sub	sp, #28
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a1b      	ldr	r3, [r3, #32]
 80079d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	69db      	ldr	r3, [r3, #28]
 80079e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	021b      	lsls	r3, r3, #8
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	031b      	lsls	r3, r3, #12
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a12      	ldr	r2, [pc, #72]	; (8007a60 <TIM_OC4_SetConfig+0xa4>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d003      	beq.n	8007a24 <TIM_OC4_SetConfig+0x68>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a11      	ldr	r2, [pc, #68]	; (8007a64 <TIM_OC4_SetConfig+0xa8>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d109      	bne.n	8007a38 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	695b      	ldr	r3, [r3, #20]
 8007a30:	019b      	lsls	r3, r3, #6
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	697a      	ldr	r2, [r7, #20]
 8007a3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	68fa      	ldr	r2, [r7, #12]
 8007a42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	693a      	ldr	r2, [r7, #16]
 8007a50:	621a      	str	r2, [r3, #32]
}
 8007a52:	bf00      	nop
 8007a54:	371c      	adds	r7, #28
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr
 8007a5e:	bf00      	nop
 8007a60:	40010000 	.word	0x40010000
 8007a64:	40010400 	.word	0x40010400

08007a68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b087      	sub	sp, #28
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	60f8      	str	r0, [r7, #12]
 8007a70:	60b9      	str	r1, [r7, #8]
 8007a72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6a1b      	ldr	r3, [r3, #32]
 8007a78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6a1b      	ldr	r3, [r3, #32]
 8007a7e:	f023 0201 	bic.w	r2, r3, #1
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	699b      	ldr	r3, [r3, #24]
 8007a8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	011b      	lsls	r3, r3, #4
 8007a98:	693a      	ldr	r2, [r7, #16]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	f023 030a 	bic.w	r3, r3, #10
 8007aa4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007aa6:	697a      	ldr	r2, [r7, #20]
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	693a      	ldr	r2, [r7, #16]
 8007ab2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	697a      	ldr	r2, [r7, #20]
 8007ab8:	621a      	str	r2, [r3, #32]
}
 8007aba:	bf00      	nop
 8007abc:	371c      	adds	r7, #28
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr

08007ac6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ac6:	b480      	push	{r7}
 8007ac8:	b087      	sub	sp, #28
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	60f8      	str	r0, [r7, #12]
 8007ace:	60b9      	str	r1, [r7, #8]
 8007ad0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	f023 0210 	bic.w	r2, r3, #16
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	699b      	ldr	r3, [r3, #24]
 8007ae2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	6a1b      	ldr	r3, [r3, #32]
 8007ae8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007af0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	031b      	lsls	r3, r3, #12
 8007af6:	697a      	ldr	r2, [r7, #20]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	011b      	lsls	r3, r3, #4
 8007b08:	693a      	ldr	r2, [r7, #16]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	697a      	ldr	r2, [r7, #20]
 8007b12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	693a      	ldr	r2, [r7, #16]
 8007b18:	621a      	str	r2, [r3, #32]
}
 8007b1a:	bf00      	nop
 8007b1c:	371c      	adds	r7, #28
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr

08007b26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b26:	b480      	push	{r7}
 8007b28:	b085      	sub	sp, #20
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
 8007b2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b3e:	683a      	ldr	r2, [r7, #0]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	f043 0307 	orr.w	r3, r3, #7
 8007b48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	68fa      	ldr	r2, [r7, #12]
 8007b4e:	609a      	str	r2, [r3, #8]
}
 8007b50:	bf00      	nop
 8007b52:	3714      	adds	r7, #20
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b087      	sub	sp, #28
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	607a      	str	r2, [r7, #4]
 8007b68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	021a      	lsls	r2, r3, #8
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	431a      	orrs	r2, r3
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	697a      	ldr	r2, [r7, #20]
 8007b8e:	609a      	str	r2, [r3, #8]
}
 8007b90:	bf00      	nop
 8007b92:	371c      	adds	r7, #28
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr

08007b9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b087      	sub	sp, #28
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	f003 031f 	and.w	r3, r3, #31
 8007bae:	2201      	movs	r2, #1
 8007bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	6a1a      	ldr	r2, [r3, #32]
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	43db      	mvns	r3, r3
 8007bbe:	401a      	ands	r2, r3
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6a1a      	ldr	r2, [r3, #32]
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	f003 031f 	and.w	r3, r3, #31
 8007bce:	6879      	ldr	r1, [r7, #4]
 8007bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8007bd4:	431a      	orrs	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	621a      	str	r2, [r3, #32]
}
 8007bda:	bf00      	nop
 8007bdc:	371c      	adds	r7, #28
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr
	...

08007be8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d101      	bne.n	8007c00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bfc:	2302      	movs	r3, #2
 8007bfe:	e05a      	b.n	8007cb6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2202      	movs	r2, #2
 8007c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	68fa      	ldr	r2, [r7, #12]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a21      	ldr	r2, [pc, #132]	; (8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d022      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c4c:	d01d      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a1d      	ldr	r2, [pc, #116]	; (8007cc8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d018      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a1b      	ldr	r2, [pc, #108]	; (8007ccc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d013      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a1a      	ldr	r2, [pc, #104]	; (8007cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d00e      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a18      	ldr	r2, [pc, #96]	; (8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d009      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a17      	ldr	r2, [pc, #92]	; (8007cd8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d004      	beq.n	8007c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a15      	ldr	r2, [pc, #84]	; (8007cdc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d10c      	bne.n	8007ca4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3714      	adds	r7, #20
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop
 8007cc4:	40010000 	.word	0x40010000
 8007cc8:	40000400 	.word	0x40000400
 8007ccc:	40000800 	.word	0x40000800
 8007cd0:	40000c00 	.word	0x40000c00
 8007cd4:	40010400 	.word	0x40010400
 8007cd8:	40014000 	.word	0x40014000
 8007cdc:	40001800 	.word	0x40001800

08007ce0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ce8:	bf00      	nop
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007cfc:	bf00      	nop
 8007cfe:	370c      	adds	r7, #12
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr

08007d08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d08:	b084      	sub	sp, #16
 8007d0a:	b580      	push	{r7, lr}
 8007d0c:	b084      	sub	sp, #16
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
 8007d12:	f107 001c 	add.w	r0, r7, #28
 8007d16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d122      	bne.n	8007d66 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d24:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007d34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	68db      	ldr	r3, [r3, #12]
 8007d40:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d105      	bne.n	8007d5a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 f94a 	bl	8007ff4 <USB_CoreReset>
 8007d60:	4603      	mov	r3, r0
 8007d62:	73fb      	strb	r3, [r7, #15]
 8007d64:	e01a      	b.n	8007d9c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 f93e 	bl	8007ff4 <USB_CoreReset>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007d7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d106      	bne.n	8007d90 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d86:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	639a      	str	r2, [r3, #56]	; 0x38
 8007d8e:	e005      	b.n	8007d9c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d94:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d10b      	bne.n	8007dba <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	f043 0206 	orr.w	r2, r3, #6
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	f043 0220 	orr.w	r2, r3, #32
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007dc6:	b004      	add	sp, #16
 8007dc8:	4770      	bx	lr

08007dca <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007dca:	b480      	push	{r7}
 8007dcc:	b083      	sub	sp, #12
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	f043 0201 	orr.w	r2, r3, #1
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	370c      	adds	r7, #12
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr

08007dec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	f023 0201 	bic.w	r2, r3, #1
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e00:	2300      	movs	r3, #0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	370c      	adds	r7, #12
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr

08007e0e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e0e:	b580      	push	{r7, lr}
 8007e10:	b082      	sub	sp, #8
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
 8007e16:	460b      	mov	r3, r1
 8007e18:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	68db      	ldr	r3, [r3, #12]
 8007e1e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e26:	78fb      	ldrb	r3, [r7, #3]
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d106      	bne.n	8007e3a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	60da      	str	r2, [r3, #12]
 8007e38:	e00b      	b.n	8007e52 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007e3a:	78fb      	ldrb	r3, [r7, #3]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d106      	bne.n	8007e4e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	68db      	ldr	r3, [r3, #12]
 8007e44:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	60da      	str	r2, [r3, #12]
 8007e4c:	e001      	b.n	8007e52 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	e003      	b.n	8007e5a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007e52:	2032      	movs	r0, #50	; 0x32
 8007e54:	f7fa fa60 	bl	8002318 <HAL_Delay>

  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3708      	adds	r7, #8
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
	...

08007e64 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b085      	sub	sp, #20
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	019b      	lsls	r3, r3, #6
 8007e76:	f043 0220 	orr.w	r2, r3, #32
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	3301      	adds	r3, #1
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	4a09      	ldr	r2, [pc, #36]	; (8007eac <USB_FlushTxFifo+0x48>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d901      	bls.n	8007e90 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007e8c:	2303      	movs	r3, #3
 8007e8e:	e006      	b.n	8007e9e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	f003 0320 	and.w	r3, r3, #32
 8007e98:	2b20      	cmp	r3, #32
 8007e9a:	d0f0      	beq.n	8007e7e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3714      	adds	r7, #20
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr
 8007eaa:	bf00      	nop
 8007eac:	00030d40 	.word	0x00030d40

08007eb0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2210      	movs	r2, #16
 8007ec0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	3301      	adds	r3, #1
 8007ec6:	60fb      	str	r3, [r7, #12]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	4a09      	ldr	r2, [pc, #36]	; (8007ef0 <USB_FlushRxFifo+0x40>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d901      	bls.n	8007ed4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007ed0:	2303      	movs	r3, #3
 8007ed2:	e006      	b.n	8007ee2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	f003 0310 	and.w	r3, r3, #16
 8007edc:	2b10      	cmp	r3, #16
 8007ede:	d0f0      	beq.n	8007ec2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007ee0:	2300      	movs	r3, #0
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3714      	adds	r7, #20
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop
 8007ef0:	00030d40 	.word	0x00030d40

08007ef4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b089      	sub	sp, #36	; 0x24
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	4611      	mov	r1, r2
 8007f00:	461a      	mov	r2, r3
 8007f02:	460b      	mov	r3, r1
 8007f04:	71fb      	strb	r3, [r7, #7]
 8007f06:	4613      	mov	r3, r2
 8007f08:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007f12:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d11a      	bne.n	8007f50 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007f1a:	88bb      	ldrh	r3, [r7, #4]
 8007f1c:	3303      	adds	r3, #3
 8007f1e:	089b      	lsrs	r3, r3, #2
 8007f20:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007f22:	2300      	movs	r3, #0
 8007f24:	61bb      	str	r3, [r7, #24]
 8007f26:	e00f      	b.n	8007f48 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007f28:	79fb      	ldrb	r3, [r7, #7]
 8007f2a:	031a      	lsls	r2, r3, #12
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	4413      	add	r3, r2
 8007f30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f34:	461a      	mov	r2, r3
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007f3c:	69fb      	ldr	r3, [r7, #28]
 8007f3e:	3304      	adds	r3, #4
 8007f40:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007f42:	69bb      	ldr	r3, [r7, #24]
 8007f44:	3301      	adds	r3, #1
 8007f46:	61bb      	str	r3, [r7, #24]
 8007f48:	69ba      	ldr	r2, [r7, #24]
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d3eb      	bcc.n	8007f28 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3724      	adds	r7, #36	; 0x24
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr

08007f5e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007f5e:	b480      	push	{r7}
 8007f60:	b089      	sub	sp, #36	; 0x24
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	60f8      	str	r0, [r7, #12]
 8007f66:	60b9      	str	r1, [r7, #8]
 8007f68:	4613      	mov	r3, r2
 8007f6a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007f74:	88fb      	ldrh	r3, [r7, #6]
 8007f76:	3303      	adds	r3, #3
 8007f78:	089b      	lsrs	r3, r3, #2
 8007f7a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	61bb      	str	r3, [r7, #24]
 8007f80:	e00b      	b.n	8007f9a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	69fb      	ldr	r3, [r7, #28]
 8007f8c:	601a      	str	r2, [r3, #0]
    pDest++;
 8007f8e:	69fb      	ldr	r3, [r7, #28]
 8007f90:	3304      	adds	r3, #4
 8007f92:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007f94:	69bb      	ldr	r3, [r7, #24]
 8007f96:	3301      	adds	r3, #1
 8007f98:	61bb      	str	r3, [r7, #24]
 8007f9a:	69ba      	ldr	r2, [r7, #24]
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d3ef      	bcc.n	8007f82 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007fa2:	69fb      	ldr	r3, [r7, #28]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3724      	adds	r7, #36	; 0x24
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	695b      	ldr	r3, [r3, #20]
 8007fbc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	699b      	ldr	r3, [r3, #24]
 8007fc2:	68fa      	ldr	r2, [r7, #12]
 8007fc4:	4013      	ands	r3, r2
 8007fc6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3714      	adds	r7, #20
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b083      	sub	sp, #12
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	f003 0301 	and.w	r3, r3, #1
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	370c      	adds	r7, #12
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
	...

08007ff4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	3301      	adds	r3, #1
 8008004:	60fb      	str	r3, [r7, #12]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	4a13      	ldr	r2, [pc, #76]	; (8008058 <USB_CoreReset+0x64>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d901      	bls.n	8008012 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800800e:	2303      	movs	r3, #3
 8008010:	e01b      	b.n	800804a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	691b      	ldr	r3, [r3, #16]
 8008016:	2b00      	cmp	r3, #0
 8008018:	daf2      	bge.n	8008000 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800801a:	2300      	movs	r3, #0
 800801c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	691b      	ldr	r3, [r3, #16]
 8008022:	f043 0201 	orr.w	r2, r3, #1
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	3301      	adds	r3, #1
 800802e:	60fb      	str	r3, [r7, #12]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	4a09      	ldr	r2, [pc, #36]	; (8008058 <USB_CoreReset+0x64>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d901      	bls.n	800803c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e006      	b.n	800804a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	f003 0301 	and.w	r3, r3, #1
 8008044:	2b01      	cmp	r3, #1
 8008046:	d0f0      	beq.n	800802a <USB_CoreReset+0x36>

  return HAL_OK;
 8008048:	2300      	movs	r3, #0
}
 800804a:	4618      	mov	r0, r3
 800804c:	3714      	adds	r7, #20
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
 8008056:	bf00      	nop
 8008058:	00030d40 	.word	0x00030d40

0800805c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800805c:	b084      	sub	sp, #16
 800805e:	b580      	push	{r7, lr}
 8008060:	b084      	sub	sp, #16
 8008062:	af00      	add	r7, sp, #0
 8008064:	6078      	str	r0, [r7, #4]
 8008066:	f107 001c 	add.w	r0, r7, #28
 800806a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008078:	461a      	mov	r2, r3
 800807a:	2300      	movs	r3, #0
 800807c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008082:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800808e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d018      	beq.n	80080e0 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80080ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d10a      	bne.n	80080ca <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68ba      	ldr	r2, [r7, #8]
 80080be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080c2:	f043 0304 	orr.w	r3, r3, #4
 80080c6:	6013      	str	r3, [r2, #0]
 80080c8:	e014      	b.n	80080f4 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	68ba      	ldr	r2, [r7, #8]
 80080d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080d8:	f023 0304 	bic.w	r3, r3, #4
 80080dc:	6013      	str	r3, [r2, #0]
 80080de:	e009      	b.n	80080f4 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080ee:	f023 0304 	bic.w	r3, r3, #4
 80080f2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80080f4:	2110      	movs	r1, #16
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f7ff feb4 	bl	8007e64 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f7ff fed7 	bl	8007eb0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008102:	2300      	movs	r3, #0
 8008104:	60fb      	str	r3, [r7, #12]
 8008106:	e015      	b.n	8008134 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	015a      	lsls	r2, r3, #5
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	4413      	add	r3, r2
 8008110:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008114:	461a      	mov	r2, r3
 8008116:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800811a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	015a      	lsls	r2, r3, #5
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	4413      	add	r3, r2
 8008124:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008128:	461a      	mov	r2, r3
 800812a:	2300      	movs	r3, #0
 800812c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	3301      	adds	r3, #1
 8008132:	60fb      	str	r3, [r7, #12]
 8008134:	6a3b      	ldr	r3, [r7, #32]
 8008136:	68fa      	ldr	r2, [r7, #12]
 8008138:	429a      	cmp	r2, r3
 800813a:	d3e5      	bcc.n	8008108 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800813c:	2101      	movs	r1, #1
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 f8ac 	bl	800829c <USB_DriveVbus>

  HAL_Delay(200U);
 8008144:	20c8      	movs	r0, #200	; 0xc8
 8008146:	f7fa f8e7 	bl	8002318 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008156:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800815c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00b      	beq.n	800817c <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f44f 7200 	mov.w	r2, #512	; 0x200
 800816a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4a14      	ldr	r2, [pc, #80]	; (80081c0 <USB_HostInit+0x164>)
 8008170:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a13      	ldr	r2, [pc, #76]	; (80081c4 <USB_HostInit+0x168>)
 8008176:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800817a:	e009      	b.n	8008190 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2280      	movs	r2, #128	; 0x80
 8008180:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a10      	ldr	r2, [pc, #64]	; (80081c8 <USB_HostInit+0x16c>)
 8008186:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a10      	ldr	r2, [pc, #64]	; (80081cc <USB_HostInit+0x170>)
 800818c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008192:	2b00      	cmp	r3, #0
 8008194:	d105      	bne.n	80081a2 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	699b      	ldr	r3, [r3, #24]
 800819a:	f043 0210 	orr.w	r2, r3, #16
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	699a      	ldr	r2, [r3, #24]
 80081a6:	4b0a      	ldr	r3, [pc, #40]	; (80081d0 <USB_HostInit+0x174>)
 80081a8:	4313      	orrs	r3, r2
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80081ae:	2300      	movs	r3, #0
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3710      	adds	r7, #16
 80081b4:	46bd      	mov	sp, r7
 80081b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081ba:	b004      	add	sp, #16
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	01000200 	.word	0x01000200
 80081c4:	00e00300 	.word	0x00e00300
 80081c8:	00600080 	.word	0x00600080
 80081cc:	004000e0 	.word	0x004000e0
 80081d0:	a3200008 	.word	0xa3200008

080081d4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b085      	sub	sp, #20
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	460b      	mov	r3, r1
 80081de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	68fa      	ldr	r2, [r7, #12]
 80081ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80081f2:	f023 0303 	bic.w	r3, r3, #3
 80081f6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	78fb      	ldrb	r3, [r7, #3]
 8008202:	f003 0303 	and.w	r3, r3, #3
 8008206:	68f9      	ldr	r1, [r7, #12]
 8008208:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800820c:	4313      	orrs	r3, r2
 800820e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008210:	78fb      	ldrb	r3, [r7, #3]
 8008212:	2b01      	cmp	r3, #1
 8008214:	d107      	bne.n	8008226 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800821c:	461a      	mov	r2, r3
 800821e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008222:	6053      	str	r3, [r2, #4]
 8008224:	e009      	b.n	800823a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008226:	78fb      	ldrb	r3, [r7, #3]
 8008228:	2b02      	cmp	r3, #2
 800822a:	d106      	bne.n	800823a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008232:	461a      	mov	r2, r3
 8008234:	f241 7370 	movw	r3, #6000	; 0x1770
 8008238:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800823a:	2300      	movs	r3, #0
}
 800823c:	4618      	mov	r0, r3
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008254:	2300      	movs	r3, #0
 8008256:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008268:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008272:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008276:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008278:	2064      	movs	r0, #100	; 0x64
 800827a:	f7fa f84d 	bl	8002318 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	68fa      	ldr	r2, [r7, #12]
 8008282:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008286:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800828a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800828c:	200a      	movs	r0, #10
 800828e:	f7fa f843 	bl	8002318 <HAL_Delay>

  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	3710      	adds	r7, #16
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800829c:	b480      	push	{r7}
 800829e:	b085      	sub	sp, #20
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	460b      	mov	r3, r1
 80082a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80082ac:	2300      	movs	r3, #0
 80082ae:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80082c0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d109      	bne.n	80082e0 <USB_DriveVbus+0x44>
 80082cc:	78fb      	ldrb	r3, [r7, #3]
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d106      	bne.n	80082e0 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80082da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80082de:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082ea:	d109      	bne.n	8008300 <USB_DriveVbus+0x64>
 80082ec:	78fb      	ldrb	r3, [r7, #3]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d106      	bne.n	8008300 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80082fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80082fe:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008300:	2300      	movs	r3, #0
}
 8008302:	4618      	mov	r0, r3
 8008304:	3714      	adds	r7, #20
 8008306:	46bd      	mov	sp, r7
 8008308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830c:	4770      	bx	lr

0800830e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800830e:	b480      	push	{r7}
 8008310:	b085      	sub	sp, #20
 8008312:	af00      	add	r7, sp, #0
 8008314:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800831a:	2300      	movs	r3, #0
 800831c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	0c5b      	lsrs	r3, r3, #17
 800832c:	f003 0303 	and.w	r3, r3, #3
}
 8008330:	4618      	mov	r0, r3
 8008332:	3714      	adds	r7, #20
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	b29b      	uxth	r3, r3
}
 8008352:	4618      	mov	r0, r3
 8008354:	3714      	adds	r7, #20
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr
	...

08008360 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b088      	sub	sp, #32
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	4608      	mov	r0, r1
 800836a:	4611      	mov	r1, r2
 800836c:	461a      	mov	r2, r3
 800836e:	4603      	mov	r3, r0
 8008370:	70fb      	strb	r3, [r7, #3]
 8008372:	460b      	mov	r3, r1
 8008374:	70bb      	strb	r3, [r7, #2]
 8008376:	4613      	mov	r3, r2
 8008378:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800837a:	2300      	movs	r3, #0
 800837c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8008382:	78fb      	ldrb	r3, [r7, #3]
 8008384:	015a      	lsls	r2, r3, #5
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	4413      	add	r3, r2
 800838a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800838e:	461a      	mov	r2, r3
 8008390:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008394:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008396:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800839a:	2b03      	cmp	r3, #3
 800839c:	d87e      	bhi.n	800849c <USB_HC_Init+0x13c>
 800839e:	a201      	add	r2, pc, #4	; (adr r2, 80083a4 <USB_HC_Init+0x44>)
 80083a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a4:	080083b5 	.word	0x080083b5
 80083a8:	0800845f 	.word	0x0800845f
 80083ac:	080083b5 	.word	0x080083b5
 80083b0:	08008421 	.word	0x08008421
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80083b4:	78fb      	ldrb	r3, [r7, #3]
 80083b6:	015a      	lsls	r2, r3, #5
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	4413      	add	r3, r2
 80083bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083c0:	461a      	mov	r2, r3
 80083c2:	f240 439d 	movw	r3, #1181	; 0x49d
 80083c6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80083c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	da10      	bge.n	80083f2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80083d0:	78fb      	ldrb	r3, [r7, #3]
 80083d2:	015a      	lsls	r2, r3, #5
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	4413      	add	r3, r2
 80083d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	78fa      	ldrb	r2, [r7, #3]
 80083e0:	0151      	lsls	r1, r2, #5
 80083e2:	693a      	ldr	r2, [r7, #16]
 80083e4:	440a      	add	r2, r1
 80083e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083ee:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80083f0:	e057      	b.n	80084a2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d051      	beq.n	80084a2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80083fe:	78fb      	ldrb	r3, [r7, #3]
 8008400:	015a      	lsls	r2, r3, #5
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	4413      	add	r3, r2
 8008406:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	78fa      	ldrb	r2, [r7, #3]
 800840e:	0151      	lsls	r1, r2, #5
 8008410:	693a      	ldr	r2, [r7, #16]
 8008412:	440a      	add	r2, r1
 8008414:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008418:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800841c:	60d3      	str	r3, [r2, #12]
      break;
 800841e:	e040      	b.n	80084a2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008420:	78fb      	ldrb	r3, [r7, #3]
 8008422:	015a      	lsls	r2, r3, #5
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	4413      	add	r3, r2
 8008428:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800842c:	461a      	mov	r2, r3
 800842e:	f240 639d 	movw	r3, #1693	; 0x69d
 8008432:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008434:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008438:	2b00      	cmp	r3, #0
 800843a:	da34      	bge.n	80084a6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800843c:	78fb      	ldrb	r3, [r7, #3]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	4413      	add	r3, r2
 8008444:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	78fa      	ldrb	r2, [r7, #3]
 800844c:	0151      	lsls	r1, r2, #5
 800844e:	693a      	ldr	r2, [r7, #16]
 8008450:	440a      	add	r2, r1
 8008452:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008456:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800845a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800845c:	e023      	b.n	80084a6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800845e:	78fb      	ldrb	r3, [r7, #3]
 8008460:	015a      	lsls	r2, r3, #5
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	4413      	add	r3, r2
 8008466:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800846a:	461a      	mov	r2, r3
 800846c:	f240 2325 	movw	r3, #549	; 0x225
 8008470:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008472:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008476:	2b00      	cmp	r3, #0
 8008478:	da17      	bge.n	80084aa <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800847a:	78fb      	ldrb	r3, [r7, #3]
 800847c:	015a      	lsls	r2, r3, #5
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	4413      	add	r3, r2
 8008482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	78fa      	ldrb	r2, [r7, #3]
 800848a:	0151      	lsls	r1, r2, #5
 800848c:	693a      	ldr	r2, [r7, #16]
 800848e:	440a      	add	r2, r1
 8008490:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008494:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008498:	60d3      	str	r3, [r2, #12]
      }
      break;
 800849a:	e006      	b.n	80084aa <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800849c:	2301      	movs	r3, #1
 800849e:	77fb      	strb	r3, [r7, #31]
      break;
 80084a0:	e004      	b.n	80084ac <USB_HC_Init+0x14c>
      break;
 80084a2:	bf00      	nop
 80084a4:	e002      	b.n	80084ac <USB_HC_Init+0x14c>
      break;
 80084a6:	bf00      	nop
 80084a8:	e000      	b.n	80084ac <USB_HC_Init+0x14c>
      break;
 80084aa:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084b2:	699a      	ldr	r2, [r3, #24]
 80084b4:	78fb      	ldrb	r3, [r7, #3]
 80084b6:	f003 030f 	and.w	r3, r3, #15
 80084ba:	2101      	movs	r1, #1
 80084bc:	fa01 f303 	lsl.w	r3, r1, r3
 80084c0:	6939      	ldr	r1, [r7, #16]
 80084c2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80084c6:	4313      	orrs	r3, r2
 80084c8:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80084d6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	da03      	bge.n	80084e6 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80084de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084e2:	61bb      	str	r3, [r7, #24]
 80084e4:	e001      	b.n	80084ea <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80084e6:	2300      	movs	r3, #0
 80084e8:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7ff ff0f 	bl	800830e <USB_GetHostSpeed>
 80084f0:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80084f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80084f6:	2b02      	cmp	r3, #2
 80084f8:	d106      	bne.n	8008508 <USB_HC_Init+0x1a8>
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2b02      	cmp	r3, #2
 80084fe:	d003      	beq.n	8008508 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008500:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008504:	617b      	str	r3, [r7, #20]
 8008506:	e001      	b.n	800850c <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008508:	2300      	movs	r3, #0
 800850a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800850c:	787b      	ldrb	r3, [r7, #1]
 800850e:	059b      	lsls	r3, r3, #22
 8008510:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008514:	78bb      	ldrb	r3, [r7, #2]
 8008516:	02db      	lsls	r3, r3, #11
 8008518:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800851c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800851e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008522:	049b      	lsls	r3, r3, #18
 8008524:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008528:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800852a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800852c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008530:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008536:	78fb      	ldrb	r3, [r7, #3]
 8008538:	0159      	lsls	r1, r3, #5
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	440b      	add	r3, r1
 800853e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008542:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008548:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800854a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800854e:	2b03      	cmp	r3, #3
 8008550:	d10f      	bne.n	8008572 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8008552:	78fb      	ldrb	r3, [r7, #3]
 8008554:	015a      	lsls	r2, r3, #5
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	4413      	add	r3, r2
 800855a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	78fa      	ldrb	r2, [r7, #3]
 8008562:	0151      	lsls	r1, r2, #5
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	440a      	add	r2, r1
 8008568:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800856c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008570:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008572:	7ffb      	ldrb	r3, [r7, #31]
}
 8008574:	4618      	mov	r0, r3
 8008576:	3720      	adds	r7, #32
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b08c      	sub	sp, #48	; 0x30
 8008580:	af02      	add	r7, sp, #8
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	4613      	mov	r3, r2
 8008588:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	785b      	ldrb	r3, [r3, #1]
 8008592:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008594:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008598:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800859e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d02d      	beq.n	8008602 <USB_HC_StartXfer+0x86>
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	791b      	ldrb	r3, [r3, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d129      	bne.n	8008602 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80085ae:	79fb      	ldrb	r3, [r7, #7]
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d117      	bne.n	80085e4 <USB_HC_StartXfer+0x68>
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	79db      	ldrb	r3, [r3, #7]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d003      	beq.n	80085c4 <USB_HC_StartXfer+0x48>
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	79db      	ldrb	r3, [r3, #7]
 80085c0:	2b02      	cmp	r3, #2
 80085c2:	d10f      	bne.n	80085e4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80085c4:	69fb      	ldr	r3, [r7, #28]
 80085c6:	015a      	lsls	r2, r3, #5
 80085c8:	6a3b      	ldr	r3, [r7, #32]
 80085ca:	4413      	add	r3, r2
 80085cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085d0:	68db      	ldr	r3, [r3, #12]
 80085d2:	69fa      	ldr	r2, [r7, #28]
 80085d4:	0151      	lsls	r1, r2, #5
 80085d6:	6a3a      	ldr	r2, [r7, #32]
 80085d8:	440a      	add	r2, r1
 80085da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80085de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085e2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80085e4:	79fb      	ldrb	r3, [r7, #7]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d10b      	bne.n	8008602 <USB_HC_StartXfer+0x86>
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	795b      	ldrb	r3, [r3, #5]
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d107      	bne.n	8008602 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	785b      	ldrb	r3, [r3, #1]
 80085f6:	4619      	mov	r1, r3
 80085f8:	68f8      	ldr	r0, [r7, #12]
 80085fa:	f000 fa2f 	bl	8008a5c <USB_DoPing>
      return HAL_OK;
 80085fe:	2300      	movs	r3, #0
 8008600:	e0f8      	b.n	80087f4 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	695b      	ldr	r3, [r3, #20]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d018      	beq.n	800863c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	695b      	ldr	r3, [r3, #20]
 800860e:	68ba      	ldr	r2, [r7, #8]
 8008610:	8912      	ldrh	r2, [r2, #8]
 8008612:	4413      	add	r3, r2
 8008614:	3b01      	subs	r3, #1
 8008616:	68ba      	ldr	r2, [r7, #8]
 8008618:	8912      	ldrh	r2, [r2, #8]
 800861a:	fbb3 f3f2 	udiv	r3, r3, r2
 800861e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8008620:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008622:	8b7b      	ldrh	r3, [r7, #26]
 8008624:	429a      	cmp	r2, r3
 8008626:	d90b      	bls.n	8008640 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8008628:	8b7b      	ldrh	r3, [r7, #26]
 800862a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800862c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800862e:	68ba      	ldr	r2, [r7, #8]
 8008630:	8912      	ldrh	r2, [r2, #8]
 8008632:	fb02 f203 	mul.w	r2, r2, r3
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	611a      	str	r2, [r3, #16]
 800863a:	e001      	b.n	8008640 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800863c:	2301      	movs	r3, #1
 800863e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	78db      	ldrb	r3, [r3, #3]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d007      	beq.n	8008658 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008648:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800864a:	68ba      	ldr	r2, [r7, #8]
 800864c:	8912      	ldrh	r2, [r2, #8]
 800864e:	fb02 f203 	mul.w	r2, r2, r3
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	611a      	str	r2, [r3, #16]
 8008656:	e003      	b.n	8008660 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	695a      	ldr	r2, [r3, #20]
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	691b      	ldr	r3, [r3, #16]
 8008664:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008668:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800866a:	04d9      	lsls	r1, r3, #19
 800866c:	4b63      	ldr	r3, [pc, #396]	; (80087fc <USB_HC_StartXfer+0x280>)
 800866e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008670:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	7a9b      	ldrb	r3, [r3, #10]
 8008676:	075b      	lsls	r3, r3, #29
 8008678:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800867c:	69f9      	ldr	r1, [r7, #28]
 800867e:	0148      	lsls	r0, r1, #5
 8008680:	6a39      	ldr	r1, [r7, #32]
 8008682:	4401      	add	r1, r0
 8008684:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008688:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800868a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800868c:	79fb      	ldrb	r3, [r7, #7]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d009      	beq.n	80086a6 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	68d9      	ldr	r1, [r3, #12]
 8008696:	69fb      	ldr	r3, [r7, #28]
 8008698:	015a      	lsls	r2, r3, #5
 800869a:	6a3b      	ldr	r3, [r7, #32]
 800869c:	4413      	add	r3, r2
 800869e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086a2:	460a      	mov	r2, r1
 80086a4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80086a6:	6a3b      	ldr	r3, [r7, #32]
 80086a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086ac:	689b      	ldr	r3, [r3, #8]
 80086ae:	f003 0301 	and.w	r3, r3, #1
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	bf0c      	ite	eq
 80086b6:	2301      	moveq	r3, #1
 80086b8:	2300      	movne	r3, #0
 80086ba:	b2db      	uxtb	r3, r3
 80086bc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	015a      	lsls	r2, r3, #5
 80086c2:	6a3b      	ldr	r3, [r7, #32]
 80086c4:	4413      	add	r3, r2
 80086c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	69fa      	ldr	r2, [r7, #28]
 80086ce:	0151      	lsls	r1, r2, #5
 80086d0:	6a3a      	ldr	r2, [r7, #32]
 80086d2:	440a      	add	r2, r1
 80086d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80086d8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80086dc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	015a      	lsls	r2, r3, #5
 80086e2:	6a3b      	ldr	r3, [r7, #32]
 80086e4:	4413      	add	r3, r2
 80086e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	7e7b      	ldrb	r3, [r7, #25]
 80086ee:	075b      	lsls	r3, r3, #29
 80086f0:	69f9      	ldr	r1, [r7, #28]
 80086f2:	0148      	lsls	r0, r1, #5
 80086f4:	6a39      	ldr	r1, [r7, #32]
 80086f6:	4401      	add	r1, r0
 80086f8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80086fc:	4313      	orrs	r3, r2
 80086fe:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008700:	69fb      	ldr	r3, [r7, #28]
 8008702:	015a      	lsls	r2, r3, #5
 8008704:	6a3b      	ldr	r3, [r7, #32]
 8008706:	4413      	add	r3, r2
 8008708:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008716:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	78db      	ldrb	r3, [r3, #3]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d004      	beq.n	800872a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008726:	613b      	str	r3, [r7, #16]
 8008728:	e003      	b.n	8008732 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008730:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008738:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	015a      	lsls	r2, r3, #5
 800873e:	6a3b      	ldr	r3, [r7, #32]
 8008740:	4413      	add	r3, r2
 8008742:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008746:	461a      	mov	r2, r3
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800874c:	79fb      	ldrb	r3, [r7, #7]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d001      	beq.n	8008756 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008752:	2300      	movs	r3, #0
 8008754:	e04e      	b.n	80087f4 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	78db      	ldrb	r3, [r3, #3]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d149      	bne.n	80087f2 <USB_HC_StartXfer+0x276>
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	695b      	ldr	r3, [r3, #20]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d045      	beq.n	80087f2 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	79db      	ldrb	r3, [r3, #7]
 800876a:	2b03      	cmp	r3, #3
 800876c:	d830      	bhi.n	80087d0 <USB_HC_StartXfer+0x254>
 800876e:	a201      	add	r2, pc, #4	; (adr r2, 8008774 <USB_HC_StartXfer+0x1f8>)
 8008770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008774:	08008785 	.word	0x08008785
 8008778:	080087a9 	.word	0x080087a9
 800877c:	08008785 	.word	0x08008785
 8008780:	080087a9 	.word	0x080087a9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	695b      	ldr	r3, [r3, #20]
 8008788:	3303      	adds	r3, #3
 800878a:	089b      	lsrs	r3, r3, #2
 800878c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800878e:	8afa      	ldrh	r2, [r7, #22]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008794:	b29b      	uxth	r3, r3
 8008796:	429a      	cmp	r2, r3
 8008798:	d91c      	bls.n	80087d4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	699b      	ldr	r3, [r3, #24]
 800879e:	f043 0220 	orr.w	r2, r3, #32
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	619a      	str	r2, [r3, #24]
        }
        break;
 80087a6:	e015      	b.n	80087d4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	695b      	ldr	r3, [r3, #20]
 80087ac:	3303      	adds	r3, #3
 80087ae:	089b      	lsrs	r3, r3, #2
 80087b0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80087b2:	8afa      	ldrh	r2, [r7, #22]
 80087b4:	6a3b      	ldr	r3, [r7, #32]
 80087b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80087ba:	691b      	ldr	r3, [r3, #16]
 80087bc:	b29b      	uxth	r3, r3
 80087be:	429a      	cmp	r2, r3
 80087c0:	d90a      	bls.n	80087d8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	699b      	ldr	r3, [r3, #24]
 80087c6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	619a      	str	r2, [r3, #24]
        }
        break;
 80087ce:	e003      	b.n	80087d8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80087d0:	bf00      	nop
 80087d2:	e002      	b.n	80087da <USB_HC_StartXfer+0x25e>
        break;
 80087d4:	bf00      	nop
 80087d6:	e000      	b.n	80087da <USB_HC_StartXfer+0x25e>
        break;
 80087d8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	68d9      	ldr	r1, [r3, #12]
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	785a      	ldrb	r2, [r3, #1]
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	695b      	ldr	r3, [r3, #20]
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	2000      	movs	r0, #0
 80087ea:	9000      	str	r0, [sp, #0]
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f7ff fb81 	bl	8007ef4 <USB_WritePacket>
  }

  return HAL_OK;
 80087f2:	2300      	movs	r3, #0
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3728      	adds	r7, #40	; 0x28
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}
 80087fc:	1ff80000 	.word	0x1ff80000

08008800 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008800:	b480      	push	{r7}
 8008802:	b085      	sub	sp, #20
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008812:	695b      	ldr	r3, [r3, #20]
 8008814:	b29b      	uxth	r3, r3
}
 8008816:	4618      	mov	r0, r3
 8008818:	3714      	adds	r7, #20
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr

08008822 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008822:	b480      	push	{r7}
 8008824:	b089      	sub	sp, #36	; 0x24
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
 800882a:	460b      	mov	r3, r1
 800882c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8008832:	78fb      	ldrb	r3, [r7, #3]
 8008834:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8008836:	2300      	movs	r3, #0
 8008838:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	015a      	lsls	r2, r3, #5
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	4413      	add	r3, r2
 8008842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	0c9b      	lsrs	r3, r3, #18
 800884a:	f003 0303 	and.w	r3, r3, #3
 800884e:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	015a      	lsls	r2, r3, #5
 8008854:	69bb      	ldr	r3, [r7, #24]
 8008856:	4413      	add	r3, r2
 8008858:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	0fdb      	lsrs	r3, r3, #31
 8008860:	f003 0301 	and.w	r3, r3, #1
 8008864:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	f003 0320 	and.w	r3, r3, #32
 800886e:	2b20      	cmp	r3, #32
 8008870:	d104      	bne.n	800887c <USB_HC_Halt+0x5a>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d101      	bne.n	800887c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8008878:	2300      	movs	r3, #0
 800887a:	e0e8      	b.n	8008a4e <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d002      	beq.n	8008888 <USB_HC_Halt+0x66>
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	2b02      	cmp	r3, #2
 8008886:	d173      	bne.n	8008970 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	015a      	lsls	r2, r3, #5
 800888c:	69bb      	ldr	r3, [r7, #24]
 800888e:	4413      	add	r3, r2
 8008890:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	697a      	ldr	r2, [r7, #20]
 8008898:	0151      	lsls	r1, r2, #5
 800889a:	69ba      	ldr	r2, [r7, #24]
 800889c:	440a      	add	r2, r1
 800889e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80088a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80088a6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	f003 0320 	and.w	r3, r3, #32
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	f040 80cb 	bne.w	8008a4c <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088ba:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d143      	bne.n	800894a <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	015a      	lsls	r2, r3, #5
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	4413      	add	r3, r2
 80088ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	697a      	ldr	r2, [r7, #20]
 80088d2:	0151      	lsls	r1, r2, #5
 80088d4:	69ba      	ldr	r2, [r7, #24]
 80088d6:	440a      	add	r2, r1
 80088d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80088dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80088e0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	015a      	lsls	r2, r3, #5
 80088e6:	69bb      	ldr	r3, [r7, #24]
 80088e8:	4413      	add	r3, r2
 80088ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	697a      	ldr	r2, [r7, #20]
 80088f2:	0151      	lsls	r1, r2, #5
 80088f4:	69ba      	ldr	r2, [r7, #24]
 80088f6:	440a      	add	r2, r1
 80088f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80088fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008900:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	015a      	lsls	r2, r3, #5
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	4413      	add	r3, r2
 800890a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	697a      	ldr	r2, [r7, #20]
 8008912:	0151      	lsls	r1, r2, #5
 8008914:	69ba      	ldr	r2, [r7, #24]
 8008916:	440a      	add	r2, r1
 8008918:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800891c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008920:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	3301      	adds	r3, #1
 8008926:	61fb      	str	r3, [r7, #28]
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800892e:	d81d      	bhi.n	800896c <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	015a      	lsls	r2, r3, #5
 8008934:	69bb      	ldr	r3, [r7, #24]
 8008936:	4413      	add	r3, r2
 8008938:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008942:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008946:	d0ec      	beq.n	8008922 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008948:	e080      	b.n	8008a4c <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	015a      	lsls	r2, r3, #5
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	4413      	add	r3, r2
 8008952:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	697a      	ldr	r2, [r7, #20]
 800895a:	0151      	lsls	r1, r2, #5
 800895c:	69ba      	ldr	r2, [r7, #24]
 800895e:	440a      	add	r2, r1
 8008960:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008964:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008968:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800896a:	e06f      	b.n	8008a4c <USB_HC_Halt+0x22a>
            break;
 800896c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800896e:	e06d      	b.n	8008a4c <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	015a      	lsls	r2, r3, #5
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	4413      	add	r3, r2
 8008978:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	697a      	ldr	r2, [r7, #20]
 8008980:	0151      	lsls	r1, r2, #5
 8008982:	69ba      	ldr	r2, [r7, #24]
 8008984:	440a      	add	r2, r1
 8008986:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800898a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800898e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008996:	691b      	ldr	r3, [r3, #16]
 8008998:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800899c:	2b00      	cmp	r3, #0
 800899e:	d143      	bne.n	8008a28 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	015a      	lsls	r2, r3, #5
 80089a4:	69bb      	ldr	r3, [r7, #24]
 80089a6:	4413      	add	r3, r2
 80089a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	697a      	ldr	r2, [r7, #20]
 80089b0:	0151      	lsls	r1, r2, #5
 80089b2:	69ba      	ldr	r2, [r7, #24]
 80089b4:	440a      	add	r2, r1
 80089b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80089be:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	015a      	lsls	r2, r3, #5
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	4413      	add	r3, r2
 80089c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	697a      	ldr	r2, [r7, #20]
 80089d0:	0151      	lsls	r1, r2, #5
 80089d2:	69ba      	ldr	r2, [r7, #24]
 80089d4:	440a      	add	r2, r1
 80089d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089de:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	015a      	lsls	r2, r3, #5
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	4413      	add	r3, r2
 80089e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	0151      	lsls	r1, r2, #5
 80089f2:	69ba      	ldr	r2, [r7, #24]
 80089f4:	440a      	add	r2, r1
 80089f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80089fe:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	3301      	adds	r3, #1
 8008a04:	61fb      	str	r3, [r7, #28]
 8008a06:	69fb      	ldr	r3, [r7, #28]
 8008a08:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008a0c:	d81d      	bhi.n	8008a4a <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	015a      	lsls	r2, r3, #5
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	4413      	add	r3, r2
 8008a16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a24:	d0ec      	beq.n	8008a00 <USB_HC_Halt+0x1de>
 8008a26:	e011      	b.n	8008a4c <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	015a      	lsls	r2, r3, #5
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	4413      	add	r3, r2
 8008a30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	697a      	ldr	r2, [r7, #20]
 8008a38:	0151      	lsls	r1, r2, #5
 8008a3a:	69ba      	ldr	r2, [r7, #24]
 8008a3c:	440a      	add	r2, r1
 8008a3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a46:	6013      	str	r3, [r2, #0]
 8008a48:	e000      	b.n	8008a4c <USB_HC_Halt+0x22a>
          break;
 8008a4a:	bf00      	nop
    }
  }

  return HAL_OK;
 8008a4c:	2300      	movs	r3, #0
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3724      	adds	r7, #36	; 0x24
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr
	...

08008a5c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b087      	sub	sp, #28
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	460b      	mov	r3, r1
 8008a66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008a6c:	78fb      	ldrb	r3, [r7, #3]
 8008a6e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008a70:	2301      	movs	r3, #1
 8008a72:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	04da      	lsls	r2, r3, #19
 8008a78:	4b15      	ldr	r3, [pc, #84]	; (8008ad0 <USB_DoPing+0x74>)
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	693a      	ldr	r2, [r7, #16]
 8008a7e:	0151      	lsls	r1, r2, #5
 8008a80:	697a      	ldr	r2, [r7, #20]
 8008a82:	440a      	add	r2, r1
 8008a84:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a8c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	015a      	lsls	r2, r3, #5
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	4413      	add	r3, r2
 8008a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008aa4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008aac:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	015a      	lsls	r2, r3, #5
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008aba:	461a      	mov	r2, r3
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	371c      	adds	r7, #28
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop
 8008ad0:	1ff80000 	.word	0x1ff80000

08008ad4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b086      	sub	sp, #24
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f7ff f981 	bl	8007dec <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8008aea:	2110      	movs	r1, #16
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f7ff f9b9 	bl	8007e64 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f7ff f9dc 	bl	8007eb0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008af8:	2300      	movs	r3, #0
 8008afa:	613b      	str	r3, [r7, #16]
 8008afc:	e01f      	b.n	8008b3e <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	015a      	lsls	r2, r3, #5
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	4413      	add	r3, r2
 8008b06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b14:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b1c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b24:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	015a      	lsls	r2, r3, #5
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	4413      	add	r3, r2
 8008b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b32:	461a      	mov	r2, r3
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	613b      	str	r3, [r7, #16]
 8008b3e:	693b      	ldr	r3, [r7, #16]
 8008b40:	2b0f      	cmp	r3, #15
 8008b42:	d9dc      	bls.n	8008afe <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008b44:	2300      	movs	r3, #0
 8008b46:	613b      	str	r3, [r7, #16]
 8008b48:	e034      	b.n	8008bb4 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	015a      	lsls	r2, r3, #5
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	4413      	add	r3, r2
 8008b52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b60:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b68:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b70:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	015a      	lsls	r2, r3, #5
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	4413      	add	r3, r2
 8008b7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b7e:	461a      	mov	r2, r3
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	3301      	adds	r3, #1
 8008b88:	617b      	str	r3, [r7, #20]
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b90:	d80c      	bhi.n	8008bac <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	015a      	lsls	r2, r3, #5
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	4413      	add	r3, r2
 8008b9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ba4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ba8:	d0ec      	beq.n	8008b84 <USB_StopHost+0xb0>
 8008baa:	e000      	b.n	8008bae <USB_StopHost+0xda>
        break;
 8008bac:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	613b      	str	r3, [r7, #16]
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	2b0f      	cmp	r3, #15
 8008bb8:	d9c7      	bls.n	8008b4a <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008bc6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008bce:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f7ff f8fa 	bl	8007dca <USB_EnableGlobalInt>

  return HAL_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3718      	adds	r7, #24
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008be0:	b590      	push	{r4, r7, lr}
 8008be2:	b089      	sub	sp, #36	; 0x24
 8008be4:	af04      	add	r7, sp, #16
 8008be6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008be8:	2301      	movs	r3, #1
 8008bea:	2202      	movs	r2, #2
 8008bec:	2102      	movs	r1, #2
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 fc66 	bl	80094c0 <USBH_FindInterface>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008bf8:	7bfb      	ldrb	r3, [r7, #15]
 8008bfa:	2bff      	cmp	r3, #255	; 0xff
 8008bfc:	d002      	beq.n	8008c04 <USBH_CDC_InterfaceInit+0x24>
 8008bfe:	7bfb      	ldrb	r3, [r7, #15]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d901      	bls.n	8008c08 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008c04:	2302      	movs	r3, #2
 8008c06:	e13d      	b.n	8008e84 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008c08:	7bfb      	ldrb	r3, [r7, #15]
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f000 fc3b 	bl	8009488 <USBH_SelectInterface>
 8008c12:	4603      	mov	r3, r0
 8008c14:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008c16:	7bbb      	ldrb	r3, [r7, #14]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d001      	beq.n	8008c20 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008c1c:	2302      	movs	r3, #2
 8008c1e:	e131      	b.n	8008e84 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008c26:	2050      	movs	r0, #80	; 0x50
 8008c28:	f002 fa00 	bl	800b02c <malloc>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008c36:	69db      	ldr	r3, [r3, #28]
 8008c38:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d101      	bne.n	8008c44 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008c40:	2302      	movs	r3, #2
 8008c42:	e11f      	b.n	8008e84 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008c44:	2250      	movs	r2, #80	; 0x50
 8008c46:	2100      	movs	r1, #0
 8008c48:	68b8      	ldr	r0, [r7, #8]
 8008c4a:	f002 f9ff 	bl	800b04c <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8008c4e:	7bfb      	ldrb	r3, [r7, #15]
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	211a      	movs	r1, #26
 8008c54:	fb01 f303 	mul.w	r3, r1, r3
 8008c58:	4413      	add	r3, r2
 8008c5a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	b25b      	sxtb	r3, r3
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	da15      	bge.n	8008c92 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008c66:	7bfb      	ldrb	r3, [r7, #15]
 8008c68:	687a      	ldr	r2, [r7, #4]
 8008c6a:	211a      	movs	r1, #26
 8008c6c:	fb01 f303 	mul.w	r3, r1, r3
 8008c70:	4413      	add	r3, r2
 8008c72:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008c76:	781a      	ldrb	r2, [r3, #0]
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008c7c:	7bfb      	ldrb	r3, [r7, #15]
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	211a      	movs	r1, #26
 8008c82:	fb01 f303 	mul.w	r3, r1, r3
 8008c86:	4413      	add	r3, r2
 8008c88:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008c8c:	881a      	ldrh	r2, [r3, #0]
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	785b      	ldrb	r3, [r3, #1]
 8008c96:	4619      	mov	r1, r3
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f001 fe32 	bl	800a902 <USBH_AllocPipe>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	7819      	ldrb	r1, [r3, #0]
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	7858      	ldrb	r0, [r3, #1]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	8952      	ldrh	r2, [r2, #10]
 8008cbe:	9202      	str	r2, [sp, #8]
 8008cc0:	2203      	movs	r2, #3
 8008cc2:	9201      	str	r2, [sp, #4]
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	4623      	mov	r3, r4
 8008cc8:	4602      	mov	r2, r0
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f001 fdea 	bl	800a8a4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	781b      	ldrb	r3, [r3, #0]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	4619      	mov	r1, r3
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f002 f8f9 	bl	800aed0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008cde:	2300      	movs	r3, #0
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	210a      	movs	r1, #10
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fbeb 	bl	80094c0 <USBH_FindInterface>
 8008cea:	4603      	mov	r3, r0
 8008cec:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008cee:	7bfb      	ldrb	r3, [r7, #15]
 8008cf0:	2bff      	cmp	r3, #255	; 0xff
 8008cf2:	d002      	beq.n	8008cfa <USBH_CDC_InterfaceInit+0x11a>
 8008cf4:	7bfb      	ldrb	r3, [r7, #15]
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	d901      	bls.n	8008cfe <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008cfa:	2302      	movs	r3, #2
 8008cfc:	e0c2      	b.n	8008e84 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8008cfe:	7bfb      	ldrb	r3, [r7, #15]
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	211a      	movs	r1, #26
 8008d04:	fb01 f303 	mul.w	r3, r1, r3
 8008d08:	4413      	add	r3, r2
 8008d0a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	b25b      	sxtb	r3, r3
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	da16      	bge.n	8008d44 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008d16:	7bfb      	ldrb	r3, [r7, #15]
 8008d18:	687a      	ldr	r2, [r7, #4]
 8008d1a:	211a      	movs	r1, #26
 8008d1c:	fb01 f303 	mul.w	r3, r1, r3
 8008d20:	4413      	add	r3, r2
 8008d22:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008d26:	781a      	ldrb	r2, [r3, #0]
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008d2c:	7bfb      	ldrb	r3, [r7, #15]
 8008d2e:	687a      	ldr	r2, [r7, #4]
 8008d30:	211a      	movs	r1, #26
 8008d32:	fb01 f303 	mul.w	r3, r1, r3
 8008d36:	4413      	add	r3, r2
 8008d38:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008d3c:	881a      	ldrh	r2, [r3, #0]
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	835a      	strh	r2, [r3, #26]
 8008d42:	e015      	b.n	8008d70 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008d44:	7bfb      	ldrb	r3, [r7, #15]
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	211a      	movs	r1, #26
 8008d4a:	fb01 f303 	mul.w	r3, r1, r3
 8008d4e:	4413      	add	r3, r2
 8008d50:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008d54:	781a      	ldrb	r2, [r3, #0]
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008d5a:	7bfb      	ldrb	r3, [r7, #15]
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	211a      	movs	r1, #26
 8008d60:	fb01 f303 	mul.w	r3, r1, r3
 8008d64:	4413      	add	r3, r2
 8008d66:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008d6a:	881a      	ldrh	r2, [r3, #0]
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8008d70:	7bfb      	ldrb	r3, [r7, #15]
 8008d72:	687a      	ldr	r2, [r7, #4]
 8008d74:	211a      	movs	r1, #26
 8008d76:	fb01 f303 	mul.w	r3, r1, r3
 8008d7a:	4413      	add	r3, r2
 8008d7c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	b25b      	sxtb	r3, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	da16      	bge.n	8008db6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008d88:	7bfb      	ldrb	r3, [r7, #15]
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	211a      	movs	r1, #26
 8008d8e:	fb01 f303 	mul.w	r3, r1, r3
 8008d92:	4413      	add	r3, r2
 8008d94:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008d98:	781a      	ldrb	r2, [r3, #0]
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008d9e:	7bfb      	ldrb	r3, [r7, #15]
 8008da0:	687a      	ldr	r2, [r7, #4]
 8008da2:	211a      	movs	r1, #26
 8008da4:	fb01 f303 	mul.w	r3, r1, r3
 8008da8:	4413      	add	r3, r2
 8008daa:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008dae:	881a      	ldrh	r2, [r3, #0]
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	835a      	strh	r2, [r3, #26]
 8008db4:	e015      	b.n	8008de2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008db6:	7bfb      	ldrb	r3, [r7, #15]
 8008db8:	687a      	ldr	r2, [r7, #4]
 8008dba:	211a      	movs	r1, #26
 8008dbc:	fb01 f303 	mul.w	r3, r1, r3
 8008dc0:	4413      	add	r3, r2
 8008dc2:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008dc6:	781a      	ldrb	r2, [r3, #0]
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008dcc:	7bfb      	ldrb	r3, [r7, #15]
 8008dce:	687a      	ldr	r2, [r7, #4]
 8008dd0:	211a      	movs	r1, #26
 8008dd2:	fb01 f303 	mul.w	r3, r1, r3
 8008dd6:	4413      	add	r3, r2
 8008dd8:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008ddc:	881a      	ldrh	r2, [r3, #0]
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	7b9b      	ldrb	r3, [r3, #14]
 8008de6:	4619      	mov	r1, r3
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f001 fd8a 	bl	800a902 <USBH_AllocPipe>
 8008dee:	4603      	mov	r3, r0
 8008df0:	461a      	mov	r2, r3
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	7bdb      	ldrb	r3, [r3, #15]
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f001 fd80 	bl	800a902 <USBH_AllocPipe>
 8008e02:	4603      	mov	r3, r0
 8008e04:	461a      	mov	r2, r3
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	7b59      	ldrb	r1, [r3, #13]
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	7b98      	ldrb	r0, [r3, #14]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008e1e:	68ba      	ldr	r2, [r7, #8]
 8008e20:	8b12      	ldrh	r2, [r2, #24]
 8008e22:	9202      	str	r2, [sp, #8]
 8008e24:	2202      	movs	r2, #2
 8008e26:	9201      	str	r2, [sp, #4]
 8008e28:	9300      	str	r3, [sp, #0]
 8008e2a:	4623      	mov	r3, r4
 8008e2c:	4602      	mov	r2, r0
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f001 fd38 	bl	800a8a4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	7b19      	ldrb	r1, [r3, #12]
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	7bd8      	ldrb	r0, [r3, #15]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008e48:	68ba      	ldr	r2, [r7, #8]
 8008e4a:	8b52      	ldrh	r2, [r2, #26]
 8008e4c:	9202      	str	r2, [sp, #8]
 8008e4e:	2202      	movs	r2, #2
 8008e50:	9201      	str	r2, [sp, #4]
 8008e52:	9300      	str	r3, [sp, #0]
 8008e54:	4623      	mov	r3, r4
 8008e56:	4602      	mov	r2, r0
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f001 fd23 	bl	800a8a4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	2200      	movs	r2, #0
 8008e62:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	7b5b      	ldrb	r3, [r3, #13]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f002 f82e 	bl	800aed0 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	7b1b      	ldrb	r3, [r3, #12]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	4619      	mov	r1, r3
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f002 f827 	bl	800aed0 <USBH_LL_SetToggle>

  return USBH_OK;
 8008e82:	2300      	movs	r3, #0
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3714      	adds	r7, #20
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd90      	pop	{r4, r7, pc}

08008e8c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b084      	sub	sp, #16
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	781b      	ldrb	r3, [r3, #0]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d00e      	beq.n	8008ec4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	781b      	ldrb	r3, [r3, #0]
 8008eaa:	4619      	mov	r1, r3
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f001 fd18 	bl	800a8e2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f001 fd43 	bl	800a944 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	7b1b      	ldrb	r3, [r3, #12]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d00e      	beq.n	8008eea <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	7b1b      	ldrb	r3, [r3, #12]
 8008ed0:	4619      	mov	r1, r3
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f001 fd05 	bl	800a8e2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	7b1b      	ldrb	r3, [r3, #12]
 8008edc:	4619      	mov	r1, r3
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f001 fd30 	bl	800a944 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	7b5b      	ldrb	r3, [r3, #13]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d00e      	beq.n	8008f10 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	7b5b      	ldrb	r3, [r3, #13]
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f001 fcf2 	bl	800a8e2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	7b5b      	ldrb	r3, [r3, #13]
 8008f02:	4619      	mov	r1, r3
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f001 fd1d 	bl	800a944 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f16:	69db      	ldr	r3, [r3, #28]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d00b      	beq.n	8008f34 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f22:	69db      	ldr	r3, [r3, #28]
 8008f24:	4618      	mov	r0, r3
 8008f26:	f002 f889 	bl	800b03c <free>
    phost->pActiveClass->pData = 0U;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f30:	2200      	movs	r2, #0
 8008f32:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008f34:	2300      	movs	r3, #0
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}

08008f3e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008f3e:	b580      	push	{r7, lr}
 8008f40:	b084      	sub	sp, #16
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f4c:	69db      	ldr	r3, [r3, #28]
 8008f4e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	3340      	adds	r3, #64	; 0x40
 8008f54:	4619      	mov	r1, r3
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 f8b1 	bl	80090be <GetLineCoding>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008f60:	7afb      	ldrb	r3, [r7, #11]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d105      	bne.n	8008f72 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008f6c:	2102      	movs	r1, #2
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008f72:	7afb      	ldrb	r3, [r7, #11]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008f84:	2301      	movs	r3, #1
 8008f86:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f92:	69db      	ldr	r3, [r3, #28]
 8008f94:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008f9c:	2b04      	cmp	r3, #4
 8008f9e:	d877      	bhi.n	8009090 <USBH_CDC_Process+0x114>
 8008fa0:	a201      	add	r2, pc, #4	; (adr r2, 8008fa8 <USBH_CDC_Process+0x2c>)
 8008fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fa6:	bf00      	nop
 8008fa8:	08008fbd 	.word	0x08008fbd
 8008fac:	08008fc3 	.word	0x08008fc3
 8008fb0:	08008ff3 	.word	0x08008ff3
 8008fb4:	08009067 	.word	0x08009067
 8008fb8:	08009075 	.word	0x08009075
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8008fc0:	e06d      	b.n	800909e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 f897 	bl	80090fc <SetLineCoding>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008fd2:	7bbb      	ldrb	r3, [r7, #14]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d104      	bne.n	8008fe2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	2202      	movs	r2, #2
 8008fdc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008fe0:	e058      	b.n	8009094 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008fe2:	7bbb      	ldrb	r3, [r7, #14]
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d055      	beq.n	8009094 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	2204      	movs	r2, #4
 8008fec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008ff0:	e050      	b.n	8009094 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	3340      	adds	r3, #64	; 0x40
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 f860 	bl	80090be <GetLineCoding>
 8008ffe:	4603      	mov	r3, r0
 8009000:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009002:	7bbb      	ldrb	r3, [r7, #14]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d126      	bne.n	8009056 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	2200      	movs	r2, #0
 800900c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800901a:	791b      	ldrb	r3, [r3, #4]
 800901c:	429a      	cmp	r2, r3
 800901e:	d13b      	bne.n	8009098 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800902a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800902c:	429a      	cmp	r2, r3
 800902e:	d133      	bne.n	8009098 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800903a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800903c:	429a      	cmp	r2, r3
 800903e:	d12b      	bne.n	8009098 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009048:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800904a:	429a      	cmp	r2, r3
 800904c:	d124      	bne.n	8009098 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f958 	bl	8009304 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009054:	e020      	b.n	8009098 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009056:	7bbb      	ldrb	r3, [r7, #14]
 8009058:	2b01      	cmp	r3, #1
 800905a:	d01d      	beq.n	8009098 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	2204      	movs	r2, #4
 8009060:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8009064:	e018      	b.n	8009098 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f000 f867 	bl	800913a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f000 f8da 	bl	8009226 <CDC_ProcessReception>
      break;
 8009072:	e014      	b.n	800909e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009074:	2100      	movs	r1, #0
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f000 ffe3 	bl	800a042 <USBH_ClrFeature>
 800907c:	4603      	mov	r3, r0
 800907e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009080:	7bbb      	ldrb	r3, [r7, #14]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d10a      	bne.n	800909c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	2200      	movs	r2, #0
 800908a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800908e:	e005      	b.n	800909c <USBH_CDC_Process+0x120>

    default:
      break;
 8009090:	bf00      	nop
 8009092:	e004      	b.n	800909e <USBH_CDC_Process+0x122>
      break;
 8009094:	bf00      	nop
 8009096:	e002      	b.n	800909e <USBH_CDC_Process+0x122>
      break;
 8009098:	bf00      	nop
 800909a:	e000      	b.n	800909e <USBH_CDC_Process+0x122>
      break;
 800909c:	bf00      	nop

  }

  return status;
 800909e:	7bfb      	ldrb	r3, [r7, #15]
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3710      	adds	r7, #16
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80090b0:	2300      	movs	r3, #0
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	370c      	adds	r7, #12
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr

080090be <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80090be:	b580      	push	{r7, lr}
 80090c0:	b082      	sub	sp, #8
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
 80090c6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	22a1      	movs	r2, #161	; 0xa1
 80090cc:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2221      	movs	r2, #33	; 0x21
 80090d2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2200      	movs	r2, #0
 80090d8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2200      	movs	r2, #0
 80090de:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2207      	movs	r2, #7
 80090e4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	2207      	movs	r2, #7
 80090ea:	4619      	mov	r1, r3
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f001 f988 	bl	800a402 <USBH_CtlReq>
 80090f2:	4603      	mov	r3, r0
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	3708      	adds	r7, #8
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}

080090fc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2221      	movs	r2, #33	; 0x21
 800910a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2220      	movs	r2, #32
 8009110:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2200      	movs	r2, #0
 8009116:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2207      	movs	r2, #7
 8009122:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	2207      	movs	r2, #7
 8009128:	4619      	mov	r1, r3
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f001 f969 	bl	800a402 <USBH_CtlReq>
 8009130:	4603      	mov	r3, r0
}
 8009132:	4618      	mov	r0, r3
 8009134:	3708      	adds	r7, #8
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}

0800913a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b086      	sub	sp, #24
 800913e:	af02      	add	r7, sp, #8
 8009140:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009148:	69db      	ldr	r3, [r3, #28]
 800914a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800914c:	2300      	movs	r3, #0
 800914e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8009156:	2b01      	cmp	r3, #1
 8009158:	d002      	beq.n	8009160 <CDC_ProcessTransmission+0x26>
 800915a:	2b02      	cmp	r3, #2
 800915c:	d023      	beq.n	80091a6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800915e:	e05e      	b.n	800921e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009164:	68fa      	ldr	r2, [r7, #12]
 8009166:	8b12      	ldrh	r2, [r2, #24]
 8009168:	4293      	cmp	r3, r2
 800916a:	d90b      	bls.n	8009184 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	69d9      	ldr	r1, [r3, #28]
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	8b1a      	ldrh	r2, [r3, #24]
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	7b5b      	ldrb	r3, [r3, #13]
 8009178:	2001      	movs	r0, #1
 800917a:	9000      	str	r0, [sp, #0]
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f001 fb4e 	bl	800a81e <USBH_BulkSendData>
 8009182:	e00b      	b.n	800919c <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800918c:	b29a      	uxth	r2, r3
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	7b5b      	ldrb	r3, [r3, #13]
 8009192:	2001      	movs	r0, #1
 8009194:	9000      	str	r0, [sp, #0]
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f001 fb41 	bl	800a81e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2202      	movs	r2, #2
 80091a0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80091a4:	e03b      	b.n	800921e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	7b5b      	ldrb	r3, [r3, #13]
 80091aa:	4619      	mov	r1, r3
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f001 fe65 	bl	800ae7c <USBH_LL_GetURBState>
 80091b2:	4603      	mov	r3, r0
 80091b4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80091b6:	7afb      	ldrb	r3, [r7, #11]
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d128      	bne.n	800920e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c0:	68fa      	ldr	r2, [r7, #12]
 80091c2:	8b12      	ldrh	r2, [r2, #24]
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d90e      	bls.n	80091e6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091cc:	68fa      	ldr	r2, [r7, #12]
 80091ce:	8b12      	ldrh	r2, [r2, #24]
 80091d0:	1a9a      	subs	r2, r3, r2
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	69db      	ldr	r3, [r3, #28]
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	8b12      	ldrh	r2, [r2, #24]
 80091de:	441a      	add	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	61da      	str	r2, [r3, #28]
 80091e4:	e002      	b.n	80091ec <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	2200      	movs	r2, #0
 80091ea:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d004      	beq.n	80091fe <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80091fc:	e00e      	b.n	800921c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2200      	movs	r2, #0
 8009202:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 f868 	bl	80092dc <USBH_CDC_TransmitCallback>
      break;
 800920c:	e006      	b.n	800921c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800920e:	7afb      	ldrb	r3, [r7, #11]
 8009210:	2b02      	cmp	r3, #2
 8009212:	d103      	bne.n	800921c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2201      	movs	r2, #1
 8009218:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800921c:	bf00      	nop
  }
}
 800921e:	bf00      	nop
 8009220:	3710      	adds	r7, #16
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b086      	sub	sp, #24
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009234:	69db      	ldr	r3, [r3, #28]
 8009236:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009238:	2300      	movs	r3, #0
 800923a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800923c:	697b      	ldr	r3, [r7, #20]
 800923e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8009242:	2b03      	cmp	r3, #3
 8009244:	d002      	beq.n	800924c <CDC_ProcessReception+0x26>
 8009246:	2b04      	cmp	r3, #4
 8009248:	d00e      	beq.n	8009268 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800924a:	e043      	b.n	80092d4 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	6a19      	ldr	r1, [r3, #32]
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	8b5a      	ldrh	r2, [r3, #26]
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	7b1b      	ldrb	r3, [r3, #12]
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f001 fb05 	bl	800a868 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2204      	movs	r2, #4
 8009262:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8009266:	e035      	b.n	80092d4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	7b1b      	ldrb	r3, [r3, #12]
 800926c:	4619      	mov	r1, r3
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f001 fe04 	bl	800ae7c <USBH_LL_GetURBState>
 8009274:	4603      	mov	r3, r0
 8009276:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009278:	7cfb      	ldrb	r3, [r7, #19]
 800927a:	2b01      	cmp	r3, #1
 800927c:	d129      	bne.n	80092d2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	7b1b      	ldrb	r3, [r3, #12]
 8009282:	4619      	mov	r1, r3
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f001 fd67 	bl	800ad58 <USBH_LL_GetLastXferSize>
 800928a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	429a      	cmp	r2, r3
 8009294:	d016      	beq.n	80092c4 <CDC_ProcessReception+0x9e>
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	8b5b      	ldrh	r3, [r3, #26]
 800929a:	461a      	mov	r2, r3
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	4293      	cmp	r3, r2
 80092a0:	d910      	bls.n	80092c4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	1ad2      	subs	r2, r2, r3
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	6a1a      	ldr	r2, [r3, #32]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	441a      	add	r2, r3
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	2203      	movs	r2, #3
 80092be:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80092c2:	e006      	b.n	80092d2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 f80f 	bl	80092f0 <USBH_CDC_ReceiveCallback>
      break;
 80092d2:	bf00      	nop
  }
}
 80092d4:	bf00      	nop
 80092d6:	3718      	adds	r7, #24
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80092f8:	bf00      	nop
 80092fa:	370c      	adds	r7, #12
 80092fc:	46bd      	mov	sp, r7
 80092fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009302:	4770      	bx	lr

08009304 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009304:	b480      	push	{r7}
 8009306:	b083      	sub	sp, #12
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800930c:	bf00      	nop
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b084      	sub	sp, #16
 800931c:	af00      	add	r7, sp, #0
 800931e:	60f8      	str	r0, [r7, #12]
 8009320:	60b9      	str	r1, [r7, #8]
 8009322:	4613      	mov	r3, r2
 8009324:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d101      	bne.n	8009330 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800932c:	2302      	movs	r3, #2
 800932e:	e029      	b.n	8009384 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	79fa      	ldrb	r2, [r7, #7]
 8009334:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2200      	movs	r2, #0
 800933c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8009348:	68f8      	ldr	r0, [r7, #12]
 800934a:	f000 f81f 	bl	800938c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2200      	movs	r2, #0
 8009352:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	2200      	movs	r2, #0
 800935a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	2200      	movs	r2, #0
 8009362:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2200      	movs	r2, #0
 800936a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d003      	beq.n	800937c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	68ba      	ldr	r2, [r7, #8]
 8009378:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800937c:	68f8      	ldr	r0, [r7, #12]
 800937e:	f001 fc37 	bl	800abf0 <USBH_LL_Init>

  return USBH_OK;
 8009382:	2300      	movs	r3, #0
}
 8009384:	4618      	mov	r0, r3
 8009386:	3710      	adds	r7, #16
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}

0800938c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800938c:	b480      	push	{r7}
 800938e:	b085      	sub	sp, #20
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009394:	2300      	movs	r3, #0
 8009396:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009398:	2300      	movs	r3, #0
 800939a:	60fb      	str	r3, [r7, #12]
 800939c:	e009      	b.n	80093b2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800939e:	687a      	ldr	r2, [r7, #4]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	33e0      	adds	r3, #224	; 0xe0
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	4413      	add	r3, r2
 80093a8:	2200      	movs	r2, #0
 80093aa:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	3301      	adds	r3, #1
 80093b0:	60fb      	str	r3, [r7, #12]
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2b0e      	cmp	r3, #14
 80093b6:	d9f2      	bls.n	800939e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80093b8:	2300      	movs	r3, #0
 80093ba:	60fb      	str	r3, [r7, #12]
 80093bc:	e009      	b.n	80093d2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80093be:	687a      	ldr	r2, [r7, #4]
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4413      	add	r3, r2
 80093c4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80093c8:	2200      	movs	r2, #0
 80093ca:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	3301      	adds	r3, #1
 80093d0:	60fb      	str	r3, [r7, #12]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093d8:	d3f1      	bcc.n	80093be <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2201      	movs	r2, #1
 80093ea:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2201      	movs	r2, #1
 80093f8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2240      	movs	r2, #64	; 0x40
 80093fe:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2201      	movs	r2, #1
 8009412:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2200      	movs	r2, #0
 800941a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2200      	movs	r2, #0
 8009422:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8009426:	2300      	movs	r3, #0
}
 8009428:	4618      	mov	r0, r3
 800942a:	3714      	adds	r7, #20
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009434:	b480      	push	{r7}
 8009436:	b085      	sub	sp, #20
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800943e:	2300      	movs	r3, #0
 8009440:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d016      	beq.n	8009476 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800944e:	2b00      	cmp	r3, #0
 8009450:	d10e      	bne.n	8009470 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009458:	1c59      	adds	r1, r3, #1
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8009460:	687a      	ldr	r2, [r7, #4]
 8009462:	33de      	adds	r3, #222	; 0xde
 8009464:	6839      	ldr	r1, [r7, #0]
 8009466:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800946a:	2300      	movs	r3, #0
 800946c:	73fb      	strb	r3, [r7, #15]
 800946e:	e004      	b.n	800947a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009470:	2302      	movs	r3, #2
 8009472:	73fb      	strb	r3, [r7, #15]
 8009474:	e001      	b.n	800947a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009476:	2302      	movs	r3, #2
 8009478:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800947a:	7bfb      	ldrb	r3, [r7, #15]
}
 800947c:	4618      	mov	r0, r3
 800947e:	3714      	adds	r7, #20
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009488:	b480      	push	{r7}
 800948a:	b085      	sub	sp, #20
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	460b      	mov	r3, r1
 8009492:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009494:	2300      	movs	r3, #0
 8009496:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800949e:	78fa      	ldrb	r2, [r7, #3]
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d204      	bcs.n	80094ae <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	78fa      	ldrb	r2, [r7, #3]
 80094a8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80094ac:	e001      	b.n	80094b2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80094ae:	2302      	movs	r3, #2
 80094b0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80094b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3714      	adds	r7, #20
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b087      	sub	sp, #28
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	4608      	mov	r0, r1
 80094ca:	4611      	mov	r1, r2
 80094cc:	461a      	mov	r2, r3
 80094ce:	4603      	mov	r3, r0
 80094d0:	70fb      	strb	r3, [r7, #3]
 80094d2:	460b      	mov	r3, r1
 80094d4:	70bb      	strb	r3, [r7, #2]
 80094d6:	4613      	mov	r3, r2
 80094d8:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80094da:	2300      	movs	r3, #0
 80094dc:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 80094de:	2300      	movs	r3, #0
 80094e0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80094e8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80094ea:	e025      	b.n	8009538 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80094ec:	7dfb      	ldrb	r3, [r7, #23]
 80094ee:	221a      	movs	r2, #26
 80094f0:	fb02 f303 	mul.w	r3, r2, r3
 80094f4:	3308      	adds	r3, #8
 80094f6:	68fa      	ldr	r2, [r7, #12]
 80094f8:	4413      	add	r3, r2
 80094fa:	3302      	adds	r3, #2
 80094fc:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	795b      	ldrb	r3, [r3, #5]
 8009502:	78fa      	ldrb	r2, [r7, #3]
 8009504:	429a      	cmp	r2, r3
 8009506:	d002      	beq.n	800950e <USBH_FindInterface+0x4e>
 8009508:	78fb      	ldrb	r3, [r7, #3]
 800950a:	2bff      	cmp	r3, #255	; 0xff
 800950c:	d111      	bne.n	8009532 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009512:	78ba      	ldrb	r2, [r7, #2]
 8009514:	429a      	cmp	r2, r3
 8009516:	d002      	beq.n	800951e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009518:	78bb      	ldrb	r3, [r7, #2]
 800951a:	2bff      	cmp	r3, #255	; 0xff
 800951c:	d109      	bne.n	8009532 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009522:	787a      	ldrb	r2, [r7, #1]
 8009524:	429a      	cmp	r2, r3
 8009526:	d002      	beq.n	800952e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009528:	787b      	ldrb	r3, [r7, #1]
 800952a:	2bff      	cmp	r3, #255	; 0xff
 800952c:	d101      	bne.n	8009532 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800952e:	7dfb      	ldrb	r3, [r7, #23]
 8009530:	e006      	b.n	8009540 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009532:	7dfb      	ldrb	r3, [r7, #23]
 8009534:	3301      	adds	r3, #1
 8009536:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009538:	7dfb      	ldrb	r3, [r7, #23]
 800953a:	2b01      	cmp	r3, #1
 800953c:	d9d6      	bls.n	80094ec <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800953e:	23ff      	movs	r3, #255	; 0xff
}
 8009540:	4618      	mov	r0, r3
 8009542:	371c      	adds	r7, #28
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr

0800954c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b082      	sub	sp, #8
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f001 fb87 	bl	800ac68 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800955a:	2101      	movs	r1, #1
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f001 fca0 	bl	800aea2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	3708      	adds	r7, #8
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b088      	sub	sp, #32
 8009570:	af04      	add	r7, sp, #16
 8009572:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009574:	2302      	movs	r3, #2
 8009576:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009578:	2300      	movs	r3, #0
 800957a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009582:	b2db      	uxtb	r3, r3
 8009584:	2b01      	cmp	r3, #1
 8009586:	d102      	bne.n	800958e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2203      	movs	r2, #3
 800958c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	781b      	ldrb	r3, [r3, #0]
 8009592:	b2db      	uxtb	r3, r3
 8009594:	2b0b      	cmp	r3, #11
 8009596:	f200 81b3 	bhi.w	8009900 <USBH_Process+0x394>
 800959a:	a201      	add	r2, pc, #4	; (adr r2, 80095a0 <USBH_Process+0x34>)
 800959c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095a0:	080095d1 	.word	0x080095d1
 80095a4:	08009603 	.word	0x08009603
 80095a8:	0800966b 	.word	0x0800966b
 80095ac:	0800989b 	.word	0x0800989b
 80095b0:	08009901 	.word	0x08009901
 80095b4:	0800970f 	.word	0x0800970f
 80095b8:	08009841 	.word	0x08009841
 80095bc:	08009745 	.word	0x08009745
 80095c0:	08009765 	.word	0x08009765
 80095c4:	08009785 	.word	0x08009785
 80095c8:	080097b3 	.word	0x080097b3
 80095cc:	08009883 	.word	0x08009883
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80095d6:	b2db      	uxtb	r3, r3
 80095d8:	2b00      	cmp	r3, #0
 80095da:	f000 8193 	beq.w	8009904 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2201      	movs	r2, #1
 80095e2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80095e4:	20c8      	movs	r0, #200	; 0xc8
 80095e6:	f001 fca3 	bl	800af30 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f001 fb99 	bl	800ad22 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2200      	movs	r2, #0
 80095f4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009600:	e180      	b.n	8009904 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8009608:	2b01      	cmp	r3, #1
 800960a:	d107      	bne.n	800961c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2200      	movs	r2, #0
 8009610:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2202      	movs	r2, #2
 8009618:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800961a:	e182      	b.n	8009922 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009622:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009626:	d914      	bls.n	8009652 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800962e:	3301      	adds	r3, #1
 8009630:	b2da      	uxtb	r2, r3
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800963e:	2b03      	cmp	r3, #3
 8009640:	d903      	bls.n	800964a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	220d      	movs	r2, #13
 8009646:	701a      	strb	r2, [r3, #0]
      break;
 8009648:	e16b      	b.n	8009922 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2200      	movs	r2, #0
 800964e:	701a      	strb	r2, [r3, #0]
      break;
 8009650:	e167      	b.n	8009922 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009658:	f103 020a 	add.w	r2, r3, #10
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8009662:	200a      	movs	r0, #10
 8009664:	f001 fc64 	bl	800af30 <USBH_Delay>
      break;
 8009668:	e15b      	b.n	8009922 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009670:	2b00      	cmp	r3, #0
 8009672:	d005      	beq.n	8009680 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800967a:	2104      	movs	r1, #4
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009680:	2064      	movs	r0, #100	; 0x64
 8009682:	f001 fc55 	bl	800af30 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f001 fb24 	bl	800acd4 <USBH_LL_GetSpeed>
 800968c:	4603      	mov	r3, r0
 800968e:	461a      	mov	r2, r3
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2205      	movs	r2, #5
 800969a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800969c:	2100      	movs	r1, #0
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f001 f92f 	bl	800a902 <USBH_AllocPipe>
 80096a4:	4603      	mov	r3, r0
 80096a6:	461a      	mov	r2, r3
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80096ac:	2180      	movs	r1, #128	; 0x80
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f001 f927 	bl	800a902 <USBH_AllocPipe>
 80096b4:	4603      	mov	r3, r0
 80096b6:	461a      	mov	r2, r3
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	7919      	ldrb	r1, [r3, #4]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80096d0:	b292      	uxth	r2, r2
 80096d2:	9202      	str	r2, [sp, #8]
 80096d4:	2200      	movs	r2, #0
 80096d6:	9201      	str	r2, [sp, #4]
 80096d8:	9300      	str	r3, [sp, #0]
 80096da:	4603      	mov	r3, r0
 80096dc:	2280      	movs	r2, #128	; 0x80
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f001 f8e0 	bl	800a8a4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	7959      	ldrb	r1, [r3, #5]
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80096f4:	687a      	ldr	r2, [r7, #4]
 80096f6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80096f8:	b292      	uxth	r2, r2
 80096fa:	9202      	str	r2, [sp, #8]
 80096fc:	2200      	movs	r2, #0
 80096fe:	9201      	str	r2, [sp, #4]
 8009700:	9300      	str	r3, [sp, #0]
 8009702:	4603      	mov	r3, r0
 8009704:	2200      	movs	r2, #0
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f001 f8cc 	bl	800a8a4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800970c:	e109      	b.n	8009922 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f000 f90c 	bl	800992c <USBH_HandleEnum>
 8009714:	4603      	mov	r3, r0
 8009716:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009718:	7bbb      	ldrb	r3, [r7, #14]
 800971a:	b2db      	uxtb	r3, r3
 800971c:	2b00      	cmp	r3, #0
 800971e:	f040 80f3 	bne.w	8009908 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8009730:	2b01      	cmp	r3, #1
 8009732:	d103      	bne.n	800973c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2208      	movs	r2, #8
 8009738:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800973a:	e0e5      	b.n	8009908 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2207      	movs	r2, #7
 8009740:	701a      	strb	r2, [r3, #0]
      break;
 8009742:	e0e1      	b.n	8009908 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800974a:	2b00      	cmp	r3, #0
 800974c:	f000 80de 	beq.w	800990c <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009756:	2101      	movs	r1, #1
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2208      	movs	r2, #8
 8009760:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8009762:	e0d3      	b.n	800990c <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800976a:	b29b      	uxth	r3, r3
 800976c:	4619      	mov	r1, r3
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 fc20 	bl	8009fb4 <USBH_SetCfg>
 8009774:	4603      	mov	r3, r0
 8009776:	2b00      	cmp	r3, #0
 8009778:	f040 80ca 	bne.w	8009910 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2209      	movs	r2, #9
 8009780:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009782:	e0c5      	b.n	8009910 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800978a:	f003 0320 	and.w	r3, r3, #32
 800978e:	2b00      	cmp	r3, #0
 8009790:	d00b      	beq.n	80097aa <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8009792:	2101      	movs	r1, #1
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 fc30 	bl	8009ffa <USBH_SetFeature>
 800979a:	4603      	mov	r3, r0
 800979c:	2b00      	cmp	r3, #0
 800979e:	f040 80b9 	bne.w	8009914 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	220a      	movs	r2, #10
 80097a6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80097a8:	e0b4      	b.n	8009914 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	220a      	movs	r2, #10
 80097ae:	701a      	strb	r2, [r3, #0]
      break;
 80097b0:	e0b0      	b.n	8009914 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	f000 80ad 	beq.w	8009918 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80097c6:	2300      	movs	r3, #0
 80097c8:	73fb      	strb	r3, [r7, #15]
 80097ca:	e016      	b.n	80097fa <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80097cc:	7bfa      	ldrb	r2, [r7, #15]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	32de      	adds	r2, #222	; 0xde
 80097d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097d6:	791a      	ldrb	r2, [r3, #4]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80097de:	429a      	cmp	r2, r3
 80097e0:	d108      	bne.n	80097f4 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 80097e2:	7bfa      	ldrb	r2, [r7, #15]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	32de      	adds	r2, #222	; 0xde
 80097e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80097f2:	e005      	b.n	8009800 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80097f4:	7bfb      	ldrb	r3, [r7, #15]
 80097f6:	3301      	adds	r3, #1
 80097f8:	73fb      	strb	r3, [r7, #15]
 80097fa:	7bfb      	ldrb	r3, [r7, #15]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d0e5      	beq.n	80097cc <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009806:	2b00      	cmp	r3, #0
 8009808:	d016      	beq.n	8009838 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	4798      	blx	r3
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	d109      	bne.n	8009830 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2206      	movs	r2, #6
 8009820:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009828:	2103      	movs	r1, #3
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800982e:	e073      	b.n	8009918 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	220d      	movs	r2, #13
 8009834:	701a      	strb	r2, [r3, #0]
      break;
 8009836:	e06f      	b.n	8009918 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	220d      	movs	r2, #13
 800983c:	701a      	strb	r2, [r3, #0]
      break;
 800983e:	e06b      	b.n	8009918 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009846:	2b00      	cmp	r3, #0
 8009848:	d017      	beq.n	800987a <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009850:	691b      	ldr	r3, [r3, #16]
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	4798      	blx	r3
 8009856:	4603      	mov	r3, r0
 8009858:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800985a:	7bbb      	ldrb	r3, [r7, #14]
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b00      	cmp	r3, #0
 8009860:	d103      	bne.n	800986a <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	220b      	movs	r2, #11
 8009866:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009868:	e058      	b.n	800991c <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800986a:	7bbb      	ldrb	r3, [r7, #14]
 800986c:	b2db      	uxtb	r3, r3
 800986e:	2b02      	cmp	r3, #2
 8009870:	d154      	bne.n	800991c <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	220d      	movs	r2, #13
 8009876:	701a      	strb	r2, [r3, #0]
      break;
 8009878:	e050      	b.n	800991c <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	220d      	movs	r2, #13
 800987e:	701a      	strb	r2, [r3, #0]
      break;
 8009880:	e04c      	b.n	800991c <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009888:	2b00      	cmp	r3, #0
 800988a:	d049      	beq.n	8009920 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009892:	695b      	ldr	r3, [r3, #20]
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	4798      	blx	r3
      }
      break;
 8009898:	e042      	b.n	8009920 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2200      	movs	r2, #0
 800989e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f7ff fd72 	bl	800938c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d009      	beq.n	80098c6 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098b8:	68db      	ldr	r3, [r3, #12]
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d005      	beq.n	80098dc <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80098d6:	2105      	movs	r1, #5
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d107      	bne.n	80098f8 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2200      	movs	r2, #0
 80098ec:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f7ff fe2b 	bl	800954c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80098f6:	e014      	b.n	8009922 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f001 f9b5 	bl	800ac68 <USBH_LL_Start>
      break;
 80098fe:	e010      	b.n	8009922 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8009900:	bf00      	nop
 8009902:	e00e      	b.n	8009922 <USBH_Process+0x3b6>
      break;
 8009904:	bf00      	nop
 8009906:	e00c      	b.n	8009922 <USBH_Process+0x3b6>
      break;
 8009908:	bf00      	nop
 800990a:	e00a      	b.n	8009922 <USBH_Process+0x3b6>
    break;
 800990c:	bf00      	nop
 800990e:	e008      	b.n	8009922 <USBH_Process+0x3b6>
      break;
 8009910:	bf00      	nop
 8009912:	e006      	b.n	8009922 <USBH_Process+0x3b6>
      break;
 8009914:	bf00      	nop
 8009916:	e004      	b.n	8009922 <USBH_Process+0x3b6>
      break;
 8009918:	bf00      	nop
 800991a:	e002      	b.n	8009922 <USBH_Process+0x3b6>
      break;
 800991c:	bf00      	nop
 800991e:	e000      	b.n	8009922 <USBH_Process+0x3b6>
      break;
 8009920:	bf00      	nop
  }
  return USBH_OK;
 8009922:	2300      	movs	r3, #0
}
 8009924:	4618      	mov	r0, r3
 8009926:	3710      	adds	r7, #16
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}

0800992c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b088      	sub	sp, #32
 8009930:	af04      	add	r7, sp, #16
 8009932:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009934:	2301      	movs	r3, #1
 8009936:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009938:	2301      	movs	r3, #1
 800993a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	785b      	ldrb	r3, [r3, #1]
 8009940:	2b07      	cmp	r3, #7
 8009942:	f200 81c1 	bhi.w	8009cc8 <USBH_HandleEnum+0x39c>
 8009946:	a201      	add	r2, pc, #4	; (adr r2, 800994c <USBH_HandleEnum+0x20>)
 8009948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800994c:	0800996d 	.word	0x0800996d
 8009950:	08009a2b 	.word	0x08009a2b
 8009954:	08009a95 	.word	0x08009a95
 8009958:	08009b23 	.word	0x08009b23
 800995c:	08009b8d 	.word	0x08009b8d
 8009960:	08009bfd 	.word	0x08009bfd
 8009964:	08009c43 	.word	0x08009c43
 8009968:	08009c89 	.word	0x08009c89
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800996c:	2108      	movs	r1, #8
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f000 fa50 	bl	8009e14 <USBH_Get_DevDesc>
 8009974:	4603      	mov	r3, r0
 8009976:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009978:	7bbb      	ldrb	r3, [r7, #14]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d130      	bne.n	80099e0 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2201      	movs	r2, #1
 800998c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	7919      	ldrb	r1, [r3, #4]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80099a2:	b292      	uxth	r2, r2
 80099a4:	9202      	str	r2, [sp, #8]
 80099a6:	2200      	movs	r2, #0
 80099a8:	9201      	str	r2, [sp, #4]
 80099aa:	9300      	str	r3, [sp, #0]
 80099ac:	4603      	mov	r3, r0
 80099ae:	2280      	movs	r2, #128	; 0x80
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 ff77 	bl	800a8a4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	7959      	ldrb	r1, [r3, #5]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80099ca:	b292      	uxth	r2, r2
 80099cc:	9202      	str	r2, [sp, #8]
 80099ce:	2200      	movs	r2, #0
 80099d0:	9201      	str	r2, [sp, #4]
 80099d2:	9300      	str	r3, [sp, #0]
 80099d4:	4603      	mov	r3, r0
 80099d6:	2200      	movs	r2, #0
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 ff63 	bl	800a8a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80099de:	e175      	b.n	8009ccc <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80099e0:	7bbb      	ldrb	r3, [r7, #14]
 80099e2:	2b03      	cmp	r3, #3
 80099e4:	f040 8172 	bne.w	8009ccc <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80099ee:	3301      	adds	r3, #1
 80099f0:	b2da      	uxtb	r2, r3
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80099fe:	2b03      	cmp	r3, #3
 8009a00:	d903      	bls.n	8009a0a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	220d      	movs	r2, #13
 8009a06:	701a      	strb	r2, [r3, #0]
      break;
 8009a08:	e160      	b.n	8009ccc <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	795b      	ldrb	r3, [r3, #5]
 8009a0e:	4619      	mov	r1, r3
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 ff97 	bl	800a944 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	791b      	ldrb	r3, [r3, #4]
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 ff91 	bl	800a944 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2200      	movs	r2, #0
 8009a26:	701a      	strb	r2, [r3, #0]
      break;
 8009a28:	e150      	b.n	8009ccc <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009a2a:	2112      	movs	r1, #18
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f000 f9f1 	bl	8009e14 <USBH_Get_DevDesc>
 8009a32:	4603      	mov	r3, r0
 8009a34:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009a36:	7bbb      	ldrb	r3, [r7, #14]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d103      	bne.n	8009a44 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2202      	movs	r2, #2
 8009a40:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009a42:	e145      	b.n	8009cd0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a44:	7bbb      	ldrb	r3, [r7, #14]
 8009a46:	2b03      	cmp	r3, #3
 8009a48:	f040 8142 	bne.w	8009cd0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a52:	3301      	adds	r3, #1
 8009a54:	b2da      	uxtb	r2, r3
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a62:	2b03      	cmp	r3, #3
 8009a64:	d903      	bls.n	8009a6e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	220d      	movs	r2, #13
 8009a6a:	701a      	strb	r2, [r3, #0]
      break;
 8009a6c:	e130      	b.n	8009cd0 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	795b      	ldrb	r3, [r3, #5]
 8009a72:	4619      	mov	r1, r3
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 ff65 	bl	800a944 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	791b      	ldrb	r3, [r3, #4]
 8009a7e:	4619      	mov	r1, r3
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 ff5f 	bl	800a944 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	701a      	strb	r2, [r3, #0]
      break;
 8009a92:	e11d      	b.n	8009cd0 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009a94:	2101      	movs	r1, #1
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 fa68 	bl	8009f6c <USBH_SetAddress>
 8009a9c:	4603      	mov	r3, r0
 8009a9e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009aa0:	7bbb      	ldrb	r3, [r7, #14]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d132      	bne.n	8009b0c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8009aa6:	2002      	movs	r0, #2
 8009aa8:	f001 fa42 	bl	800af30 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2203      	movs	r2, #3
 8009ab8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	7919      	ldrb	r1, [r3, #4]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009aca:	687a      	ldr	r2, [r7, #4]
 8009acc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009ace:	b292      	uxth	r2, r2
 8009ad0:	9202      	str	r2, [sp, #8]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	9201      	str	r2, [sp, #4]
 8009ad6:	9300      	str	r3, [sp, #0]
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2280      	movs	r2, #128	; 0x80
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f000 fee1 	bl	800a8a4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	7959      	ldrb	r1, [r3, #5]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009af2:	687a      	ldr	r2, [r7, #4]
 8009af4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009af6:	b292      	uxth	r2, r2
 8009af8:	9202      	str	r2, [sp, #8]
 8009afa:	2200      	movs	r2, #0
 8009afc:	9201      	str	r2, [sp, #4]
 8009afe:	9300      	str	r3, [sp, #0]
 8009b00:	4603      	mov	r3, r0
 8009b02:	2200      	movs	r2, #0
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f000 fecd 	bl	800a8a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009b0a:	e0e3      	b.n	8009cd4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b0c:	7bbb      	ldrb	r3, [r7, #14]
 8009b0e:	2b03      	cmp	r3, #3
 8009b10:	f040 80e0 	bne.w	8009cd4 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	220d      	movs	r2, #13
 8009b18:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	705a      	strb	r2, [r3, #1]
      break;
 8009b20:	e0d8      	b.n	8009cd4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009b22:	2109      	movs	r1, #9
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f000 f99d 	bl	8009e64 <USBH_Get_CfgDesc>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009b2e:	7bbb      	ldrb	r3, [r7, #14]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d103      	bne.n	8009b3c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2204      	movs	r2, #4
 8009b38:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009b3a:	e0cd      	b.n	8009cd8 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b3c:	7bbb      	ldrb	r3, [r7, #14]
 8009b3e:	2b03      	cmp	r3, #3
 8009b40:	f040 80ca 	bne.w	8009cd8 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	b2da      	uxtb	r2, r3
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009b5a:	2b03      	cmp	r3, #3
 8009b5c:	d903      	bls.n	8009b66 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	220d      	movs	r2, #13
 8009b62:	701a      	strb	r2, [r3, #0]
      break;
 8009b64:	e0b8      	b.n	8009cd8 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	795b      	ldrb	r3, [r3, #5]
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f000 fee9 	bl	800a944 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	791b      	ldrb	r3, [r3, #4]
 8009b76:	4619      	mov	r1, r3
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fee3 	bl	800a944 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2200      	movs	r2, #0
 8009b88:	701a      	strb	r2, [r3, #0]
      break;
 8009b8a:	e0a5      	b.n	8009cd8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8009b92:	4619      	mov	r1, r3
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 f965 	bl	8009e64 <USBH_Get_CfgDesc>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009b9e:	7bbb      	ldrb	r3, [r7, #14]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d103      	bne.n	8009bac <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2205      	movs	r2, #5
 8009ba8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009baa:	e097      	b.n	8009cdc <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009bac:	7bbb      	ldrb	r3, [r7, #14]
 8009bae:	2b03      	cmp	r3, #3
 8009bb0:	f040 8094 	bne.w	8009cdc <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009bba:	3301      	adds	r3, #1
 8009bbc:	b2da      	uxtb	r2, r3
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009bca:	2b03      	cmp	r3, #3
 8009bcc:	d903      	bls.n	8009bd6 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	220d      	movs	r2, #13
 8009bd2:	701a      	strb	r2, [r3, #0]
      break;
 8009bd4:	e082      	b.n	8009cdc <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	795b      	ldrb	r3, [r3, #5]
 8009bda:	4619      	mov	r1, r3
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 feb1 	bl	800a944 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	791b      	ldrb	r3, [r3, #4]
 8009be6:	4619      	mov	r1, r3
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 feab 	bl	800a944 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	701a      	strb	r2, [r3, #0]
      break;
 8009bfa:	e06f      	b.n	8009cdc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d019      	beq.n	8009c3a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009c12:	23ff      	movs	r3, #255	; 0xff
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 f949 	bl	8009eac <USBH_Get_StringDesc>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009c1e:	7bbb      	ldrb	r3, [r7, #14]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d103      	bne.n	8009c2c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2206      	movs	r2, #6
 8009c28:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009c2a:	e059      	b.n	8009ce0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c2c:	7bbb      	ldrb	r3, [r7, #14]
 8009c2e:	2b03      	cmp	r3, #3
 8009c30:	d156      	bne.n	8009ce0 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2206      	movs	r2, #6
 8009c36:	705a      	strb	r2, [r3, #1]
      break;
 8009c38:	e052      	b.n	8009ce0 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2206      	movs	r2, #6
 8009c3e:	705a      	strb	r2, [r3, #1]
      break;
 8009c40:	e04e      	b.n	8009ce0 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d019      	beq.n	8009c80 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009c58:	23ff      	movs	r3, #255	; 0xff
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 f926 	bl	8009eac <USBH_Get_StringDesc>
 8009c60:	4603      	mov	r3, r0
 8009c62:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009c64:	7bbb      	ldrb	r3, [r7, #14]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d103      	bne.n	8009c72 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2207      	movs	r2, #7
 8009c6e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009c70:	e038      	b.n	8009ce4 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c72:	7bbb      	ldrb	r3, [r7, #14]
 8009c74:	2b03      	cmp	r3, #3
 8009c76:	d135      	bne.n	8009ce4 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2207      	movs	r2, #7
 8009c7c:	705a      	strb	r2, [r3, #1]
      break;
 8009c7e:	e031      	b.n	8009ce4 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2207      	movs	r2, #7
 8009c84:	705a      	strb	r2, [r3, #1]
      break;
 8009c86:	e02d      	b.n	8009ce4 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d017      	beq.n	8009cc2 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009c9e:	23ff      	movs	r3, #255	; 0xff
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 f903 	bl	8009eac <USBH_Get_StringDesc>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009caa:	7bbb      	ldrb	r3, [r7, #14]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d102      	bne.n	8009cb6 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009cb4:	e018      	b.n	8009ce8 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009cb6:	7bbb      	ldrb	r3, [r7, #14]
 8009cb8:	2b03      	cmp	r3, #3
 8009cba:	d115      	bne.n	8009ce8 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8009cc0:	e012      	b.n	8009ce8 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	73fb      	strb	r3, [r7, #15]
      break;
 8009cc6:	e00f      	b.n	8009ce8 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8009cc8:	bf00      	nop
 8009cca:	e00e      	b.n	8009cea <USBH_HandleEnum+0x3be>
      break;
 8009ccc:	bf00      	nop
 8009cce:	e00c      	b.n	8009cea <USBH_HandleEnum+0x3be>
      break;
 8009cd0:	bf00      	nop
 8009cd2:	e00a      	b.n	8009cea <USBH_HandleEnum+0x3be>
      break;
 8009cd4:	bf00      	nop
 8009cd6:	e008      	b.n	8009cea <USBH_HandleEnum+0x3be>
      break;
 8009cd8:	bf00      	nop
 8009cda:	e006      	b.n	8009cea <USBH_HandleEnum+0x3be>
      break;
 8009cdc:	bf00      	nop
 8009cde:	e004      	b.n	8009cea <USBH_HandleEnum+0x3be>
      break;
 8009ce0:	bf00      	nop
 8009ce2:	e002      	b.n	8009cea <USBH_HandleEnum+0x3be>
      break;
 8009ce4:	bf00      	nop
 8009ce6:	e000      	b.n	8009cea <USBH_HandleEnum+0x3be>
      break;
 8009ce8:	bf00      	nop
  }
  return Status;
 8009cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3710      	adds	r7, #16
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b083      	sub	sp, #12
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	683a      	ldr	r2, [r7, #0]
 8009d02:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8009d06:	bf00      	nop
 8009d08:	370c      	adds	r7, #12
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d10:	4770      	bx	lr

08009d12 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009d12:	b580      	push	{r7, lr}
 8009d14:	b082      	sub	sp, #8
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009d20:	1c5a      	adds	r2, r3, #1
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 f804 	bl	8009d36 <USBH_HandleSof>
}
 8009d2e:	bf00      	nop
 8009d30:	3708      	adds	r7, #8
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}

08009d36 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b082      	sub	sp, #8
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	781b      	ldrb	r3, [r3, #0]
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	2b0b      	cmp	r3, #11
 8009d46:	d10a      	bne.n	8009d5e <USBH_HandleSof+0x28>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d005      	beq.n	8009d5e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d58:	699b      	ldr	r3, [r3, #24]
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	4798      	blx	r3
  }
}
 8009d5e:	bf00      	nop
 8009d60:	3708      	adds	r7, #8
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}

08009d66 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009d66:	b480      	push	{r7}
 8009d68:	b083      	sub	sp, #12
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2201      	movs	r2, #1
 8009d72:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8009d76:	bf00      	nop
}
 8009d78:	370c      	adds	r7, #12
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr

08009d82 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009d82:	b480      	push	{r7}
 8009d84:	b083      	sub	sp, #12
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8009d92:	bf00      	nop
}
 8009d94:	370c      	adds	r7, #12
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr

08009d9e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009d9e:	b480      	push	{r7}
 8009da0:	b083      	sub	sp, #12
 8009da2:	af00      	add	r7, sp, #0
 8009da4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2201      	movs	r2, #1
 8009daa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2200      	movs	r2, #0
 8009db2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2200      	movs	r2, #0
 8009dba:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8009dbe:	2300      	movs	r3, #0
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b082      	sub	sp, #8
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2200      	movs	r2, #0
 8009de0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f000 ff56 	bl	800ac9e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	791b      	ldrb	r3, [r3, #4]
 8009df6:	4619      	mov	r1, r3
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f000 fda3 	bl	800a944 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	795b      	ldrb	r3, [r3, #5]
 8009e02:	4619      	mov	r1, r3
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 fd9d 	bl	800a944 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8009e0a:	2300      	movs	r3, #0
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3708      	adds	r7, #8
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}

08009e14 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b086      	sub	sp, #24
 8009e18:	af02      	add	r7, sp, #8
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	460b      	mov	r3, r1
 8009e1e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8009e26:	78fb      	ldrb	r3, [r7, #3]
 8009e28:	b29b      	uxth	r3, r3
 8009e2a:	9300      	str	r3, [sp, #0]
 8009e2c:	4613      	mov	r3, r2
 8009e2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e32:	2100      	movs	r1, #0
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 f864 	bl	8009f02 <USBH_GetDescriptor>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	73fb      	strb	r3, [r7, #15]
 8009e3e:	7bfb      	ldrb	r3, [r7, #15]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d10a      	bne.n	8009e5a <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f203 3026 	addw	r0, r3, #806	; 0x326
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009e50:	78fa      	ldrb	r2, [r7, #3]
 8009e52:	b292      	uxth	r2, r2
 8009e54:	4619      	mov	r1, r3
 8009e56:	f000 f918 	bl	800a08a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8009e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3710      	adds	r7, #16
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}

08009e64 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b086      	sub	sp, #24
 8009e68:	af02      	add	r7, sp, #8
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	460b      	mov	r3, r1
 8009e6e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	331c      	adds	r3, #28
 8009e74:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009e76:	887b      	ldrh	r3, [r7, #2]
 8009e78:	9300      	str	r3, [sp, #0]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e80:	2100      	movs	r1, #0
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f000 f83d 	bl	8009f02 <USBH_GetDescriptor>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	72fb      	strb	r3, [r7, #11]
 8009e8c:	7afb      	ldrb	r3, [r7, #11]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d107      	bne.n	8009ea2 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009e98:	887a      	ldrh	r2, [r7, #2]
 8009e9a:	68f9      	ldr	r1, [r7, #12]
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	f000 f964 	bl	800a16a <USBH_ParseCfgDesc>
  }

  return status;
 8009ea2:	7afb      	ldrb	r3, [r7, #11]
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3710      	adds	r7, #16
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b088      	sub	sp, #32
 8009eb0:	af02      	add	r7, sp, #8
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	607a      	str	r2, [r7, #4]
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	460b      	mov	r3, r1
 8009eba:	72fb      	strb	r3, [r7, #11]
 8009ebc:	4613      	mov	r3, r2
 8009ebe:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8009ec0:	7afb      	ldrb	r3, [r7, #11]
 8009ec2:	b29b      	uxth	r3, r3
 8009ec4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009ec8:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8009ed0:	893b      	ldrh	r3, [r7, #8]
 8009ed2:	9300      	str	r3, [sp, #0]
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	2100      	movs	r1, #0
 8009ed8:	68f8      	ldr	r0, [r7, #12]
 8009eda:	f000 f812 	bl	8009f02 <USBH_GetDescriptor>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	75fb      	strb	r3, [r7, #23]
 8009ee2:	7dfb      	ldrb	r3, [r7, #23]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d107      	bne.n	8009ef8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009eee:	893a      	ldrh	r2, [r7, #8]
 8009ef0:	6879      	ldr	r1, [r7, #4]
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f000 fa37 	bl	800a366 <USBH_ParseStringDesc>
  }

  return status;
 8009ef8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3718      	adds	r7, #24
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b084      	sub	sp, #16
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	60f8      	str	r0, [r7, #12]
 8009f0a:	607b      	str	r3, [r7, #4]
 8009f0c:	460b      	mov	r3, r1
 8009f0e:	72fb      	strb	r3, [r7, #11]
 8009f10:	4613      	mov	r3, r2
 8009f12:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	789b      	ldrb	r3, [r3, #2]
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d11c      	bne.n	8009f56 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009f1c:	7afb      	ldrb	r3, [r7, #11]
 8009f1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009f22:	b2da      	uxtb	r2, r3
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2206      	movs	r2, #6
 8009f2c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	893a      	ldrh	r2, [r7, #8]
 8009f32:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009f34:	893b      	ldrh	r3, [r7, #8]
 8009f36:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009f3a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f3e:	d104      	bne.n	8009f4a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f240 4209 	movw	r2, #1033	; 0x409
 8009f46:	829a      	strh	r2, [r3, #20]
 8009f48:	e002      	b.n	8009f50 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	8b3a      	ldrh	r2, [r7, #24]
 8009f54:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009f56:	8b3b      	ldrh	r3, [r7, #24]
 8009f58:	461a      	mov	r2, r3
 8009f5a:	6879      	ldr	r1, [r7, #4]
 8009f5c:	68f8      	ldr	r0, [r7, #12]
 8009f5e:	f000 fa50 	bl	800a402 <USBH_CtlReq>
 8009f62:	4603      	mov	r3, r0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3710      	adds	r7, #16
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b082      	sub	sp, #8
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	460b      	mov	r3, r1
 8009f76:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	789b      	ldrb	r3, [r3, #2]
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	d10f      	bne.n	8009fa0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2200      	movs	r2, #0
 8009f84:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2205      	movs	r2, #5
 8009f8a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009f8c:	78fb      	ldrb	r3, [r7, #3]
 8009f8e:	b29a      	uxth	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2200      	movs	r2, #0
 8009f98:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	2100      	movs	r1, #0
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f000 fa2c 	bl	800a402 <USBH_CtlReq>
 8009faa:	4603      	mov	r3, r0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3708      	adds	r7, #8
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b082      	sub	sp, #8
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
 8009fbc:	460b      	mov	r3, r1
 8009fbe:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	789b      	ldrb	r3, [r3, #2]
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d10e      	bne.n	8009fe6 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2209      	movs	r2, #9
 8009fd2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	887a      	ldrh	r2, [r7, #2]
 8009fd8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	2100      	movs	r1, #0
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f000 fa09 	bl	800a402 <USBH_CtlReq>
 8009ff0:	4603      	mov	r3, r0
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3708      	adds	r7, #8
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009ffa:	b580      	push	{r7, lr}
 8009ffc:	b082      	sub	sp, #8
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	6078      	str	r0, [r7, #4]
 800a002:	460b      	mov	r3, r1
 800a004:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	789b      	ldrb	r3, [r3, #2]
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	d10f      	bne.n	800a02e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2200      	movs	r2, #0
 800a012:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2203      	movs	r2, #3
 800a018:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a01a:	78fb      	ldrb	r3, [r7, #3]
 800a01c:	b29a      	uxth	r2, r3
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2200      	movs	r2, #0
 800a026:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2200      	movs	r2, #0
 800a02c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a02e:	2200      	movs	r2, #0
 800a030:	2100      	movs	r1, #0
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 f9e5 	bl	800a402 <USBH_CtlReq>
 800a038:	4603      	mov	r3, r0
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3708      	adds	r7, #8
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}

0800a042 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a042:	b580      	push	{r7, lr}
 800a044:	b082      	sub	sp, #8
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
 800a04a:	460b      	mov	r3, r1
 800a04c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	789b      	ldrb	r3, [r3, #2]
 800a052:	2b01      	cmp	r3, #1
 800a054:	d10f      	bne.n	800a076 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2202      	movs	r2, #2
 800a05a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2201      	movs	r2, #1
 800a060:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2200      	movs	r2, #0
 800a066:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a068:	78fb      	ldrb	r3, [r7, #3]
 800a06a:	b29a      	uxth	r2, r3
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2200      	movs	r2, #0
 800a074:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800a076:	2200      	movs	r2, #0
 800a078:	2100      	movs	r1, #0
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f000 f9c1 	bl	800a402 <USBH_CtlReq>
 800a080:	4603      	mov	r3, r0
}
 800a082:	4618      	mov	r0, r3
 800a084:	3708      	adds	r7, #8
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}

0800a08a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800a08a:	b480      	push	{r7}
 800a08c:	b085      	sub	sp, #20
 800a08e:	af00      	add	r7, sp, #0
 800a090:	60f8      	str	r0, [r7, #12]
 800a092:	60b9      	str	r1, [r7, #8]
 800a094:	4613      	mov	r3, r2
 800a096:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	781a      	ldrb	r2, [r3, #0]
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	785a      	ldrb	r2, [r3, #1]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	3302      	adds	r3, #2
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	b29a      	uxth	r2, r3
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	3303      	adds	r3, #3
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	021b      	lsls	r3, r3, #8
 800a0ba:	b29b      	uxth	r3, r3
 800a0bc:	4313      	orrs	r3, r2
 800a0be:	b29a      	uxth	r2, r3
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	791a      	ldrb	r2, [r3, #4]
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	795a      	ldrb	r2, [r3, #5]
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	799a      	ldrb	r2, [r3, #6]
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	79da      	ldrb	r2, [r3, #7]
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800a0e4:	88fb      	ldrh	r3, [r7, #6]
 800a0e6:	2b08      	cmp	r3, #8
 800a0e8:	d939      	bls.n	800a15e <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	3308      	adds	r3, #8
 800a0ee:	781b      	ldrb	r3, [r3, #0]
 800a0f0:	b29a      	uxth	r2, r3
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	3309      	adds	r3, #9
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	021b      	lsls	r3, r3, #8
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	4313      	orrs	r3, r2
 800a100:	b29a      	uxth	r2, r3
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	330a      	adds	r3, #10
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	b29a      	uxth	r2, r3
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	330b      	adds	r3, #11
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	b29b      	uxth	r3, r3
 800a116:	021b      	lsls	r3, r3, #8
 800a118:	b29b      	uxth	r3, r3
 800a11a:	4313      	orrs	r3, r2
 800a11c:	b29a      	uxth	r2, r3
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	330c      	adds	r3, #12
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	b29a      	uxth	r2, r3
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	330d      	adds	r3, #13
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	b29b      	uxth	r3, r3
 800a132:	021b      	lsls	r3, r3, #8
 800a134:	b29b      	uxth	r3, r3
 800a136:	4313      	orrs	r3, r2
 800a138:	b29a      	uxth	r2, r3
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	7b9a      	ldrb	r2, [r3, #14]
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	7bda      	ldrb	r2, [r3, #15]
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800a14e:	68bb      	ldr	r3, [r7, #8]
 800a150:	7c1a      	ldrb	r2, [r3, #16]
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	7c5a      	ldrb	r2, [r3, #17]
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	745a      	strb	r2, [r3, #17]
  }
}
 800a15e:	bf00      	nop
 800a160:	3714      	adds	r7, #20
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr

0800a16a <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800a16a:	b580      	push	{r7, lr}
 800a16c:	b08a      	sub	sp, #40	; 0x28
 800a16e:	af00      	add	r7, sp, #0
 800a170:	60f8      	str	r0, [r7, #12]
 800a172:	60b9      	str	r1, [r7, #8]
 800a174:	4613      	mov	r3, r2
 800a176:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a17c:	2300      	movs	r3, #0
 800a17e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800a182:	2300      	movs	r3, #0
 800a184:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	781a      	ldrb	r2, [r3, #0]
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	785a      	ldrb	r2, [r3, #1]
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	3302      	adds	r3, #2
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	b29a      	uxth	r2, r3
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	3303      	adds	r3, #3
 800a1a8:	781b      	ldrb	r3, [r3, #0]
 800a1aa:	b29b      	uxth	r3, r3
 800a1ac:	021b      	lsls	r3, r3, #8
 800a1ae:	b29b      	uxth	r3, r3
 800a1b0:	4313      	orrs	r3, r2
 800a1b2:	b29a      	uxth	r2, r3
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	791a      	ldrb	r2, [r3, #4]
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	795a      	ldrb	r2, [r3, #5]
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	799a      	ldrb	r2, [r3, #6]
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	79da      	ldrb	r2, [r3, #7]
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	7a1a      	ldrb	r2, [r3, #8]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a1e0:	88fb      	ldrh	r3, [r7, #6]
 800a1e2:	2b09      	cmp	r3, #9
 800a1e4:	d95f      	bls.n	800a2a6 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800a1e6:	2309      	movs	r3, #9
 800a1e8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a1ee:	e051      	b.n	800a294 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a1f0:	f107 0316 	add.w	r3, r7, #22
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a1f8:	f000 f8e8 	bl	800a3cc <USBH_GetNextDesc>
 800a1fc:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800a1fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a200:	785b      	ldrb	r3, [r3, #1]
 800a202:	2b04      	cmp	r3, #4
 800a204:	d146      	bne.n	800a294 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800a206:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a20a:	221a      	movs	r2, #26
 800a20c:	fb02 f303 	mul.w	r3, r2, r3
 800a210:	3308      	adds	r3, #8
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	4413      	add	r3, r2
 800a216:	3302      	adds	r3, #2
 800a218:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a21a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a21c:	69f8      	ldr	r0, [r7, #28]
 800a21e:	f000 f846 	bl	800a2ae <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a222:	2300      	movs	r3, #0
 800a224:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800a228:	2300      	movs	r3, #0
 800a22a:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a22c:	e022      	b.n	800a274 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a22e:	f107 0316 	add.w	r3, r7, #22
 800a232:	4619      	mov	r1, r3
 800a234:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a236:	f000 f8c9 	bl	800a3cc <USBH_GetNextDesc>
 800a23a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800a23c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a23e:	785b      	ldrb	r3, [r3, #1]
 800a240:	2b05      	cmp	r3, #5
 800a242:	d117      	bne.n	800a274 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a244:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a248:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a24c:	3201      	adds	r2, #1
 800a24e:	00d2      	lsls	r2, r2, #3
 800a250:	211a      	movs	r1, #26
 800a252:	fb01 f303 	mul.w	r3, r1, r3
 800a256:	4413      	add	r3, r2
 800a258:	3308      	adds	r3, #8
 800a25a:	68fa      	ldr	r2, [r7, #12]
 800a25c:	4413      	add	r3, r2
 800a25e:	3304      	adds	r3, #4
 800a260:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800a262:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a264:	69b8      	ldr	r0, [r7, #24]
 800a266:	f000 f851 	bl	800a30c <USBH_ParseEPDesc>
            ep_ix++;
 800a26a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a26e:	3301      	adds	r3, #1
 800a270:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a274:	69fb      	ldr	r3, [r7, #28]
 800a276:	791b      	ldrb	r3, [r3, #4]
 800a278:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d204      	bcs.n	800a28a <USBH_ParseCfgDesc+0x120>
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	885a      	ldrh	r2, [r3, #2]
 800a284:	8afb      	ldrh	r3, [r7, #22]
 800a286:	429a      	cmp	r2, r3
 800a288:	d8d1      	bhi.n	800a22e <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800a28a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a28e:	3301      	adds	r3, #1
 800a290:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a294:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a298:	2b01      	cmp	r3, #1
 800a29a:	d804      	bhi.n	800a2a6 <USBH_ParseCfgDesc+0x13c>
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	885a      	ldrh	r2, [r3, #2]
 800a2a0:	8afb      	ldrh	r3, [r7, #22]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d8a4      	bhi.n	800a1f0 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800a2a6:	bf00      	nop
 800a2a8:	3728      	adds	r7, #40	; 0x28
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}

0800a2ae <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a2ae:	b480      	push	{r7}
 800a2b0:	b083      	sub	sp, #12
 800a2b2:	af00      	add	r7, sp, #0
 800a2b4:	6078      	str	r0, [r7, #4]
 800a2b6:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	781a      	ldrb	r2, [r3, #0]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	785a      	ldrb	r2, [r3, #1]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	789a      	ldrb	r2, [r3, #2]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	78da      	ldrb	r2, [r3, #3]
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	791a      	ldrb	r2, [r3, #4]
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	795a      	ldrb	r2, [r3, #5]
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	799a      	ldrb	r2, [r3, #6]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	79da      	ldrb	r2, [r3, #7]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	7a1a      	ldrb	r2, [r3, #8]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	721a      	strb	r2, [r3, #8]
}
 800a300:	bf00      	nop
 800a302:	370c      	adds	r7, #12
 800a304:	46bd      	mov	sp, r7
 800a306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30a:	4770      	bx	lr

0800a30c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	781a      	ldrb	r2, [r3, #0]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	785a      	ldrb	r2, [r3, #1]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	789a      	ldrb	r2, [r3, #2]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	78da      	ldrb	r2, [r3, #3]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	3304      	adds	r3, #4
 800a33a:	781b      	ldrb	r3, [r3, #0]
 800a33c:	b29a      	uxth	r2, r3
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	3305      	adds	r3, #5
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	b29b      	uxth	r3, r3
 800a346:	021b      	lsls	r3, r3, #8
 800a348:	b29b      	uxth	r3, r3
 800a34a:	4313      	orrs	r3, r2
 800a34c:	b29a      	uxth	r2, r3
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	799a      	ldrb	r2, [r3, #6]
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	719a      	strb	r2, [r3, #6]
}
 800a35a:	bf00      	nop
 800a35c:	370c      	adds	r7, #12
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr

0800a366 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a366:	b480      	push	{r7}
 800a368:	b087      	sub	sp, #28
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	60f8      	str	r0, [r7, #12]
 800a36e:	60b9      	str	r1, [r7, #8]
 800a370:	4613      	mov	r3, r2
 800a372:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	3301      	adds	r3, #1
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	2b03      	cmp	r3, #3
 800a37c:	d120      	bne.n	800a3c0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	1e9a      	subs	r2, r3, #2
 800a384:	88fb      	ldrh	r3, [r7, #6]
 800a386:	4293      	cmp	r3, r2
 800a388:	bf28      	it	cs
 800a38a:	4613      	movcs	r3, r2
 800a38c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	3302      	adds	r3, #2
 800a392:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a394:	2300      	movs	r3, #0
 800a396:	82fb      	strh	r3, [r7, #22]
 800a398:	e00b      	b.n	800a3b2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a39a:	8afb      	ldrh	r3, [r7, #22]
 800a39c:	68fa      	ldr	r2, [r7, #12]
 800a39e:	4413      	add	r3, r2
 800a3a0:	781a      	ldrb	r2, [r3, #0]
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a3ac:	8afb      	ldrh	r3, [r7, #22]
 800a3ae:	3302      	adds	r3, #2
 800a3b0:	82fb      	strh	r3, [r7, #22]
 800a3b2:	8afa      	ldrh	r2, [r7, #22]
 800a3b4:	8abb      	ldrh	r3, [r7, #20]
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	d3ef      	bcc.n	800a39a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	701a      	strb	r2, [r3, #0]
  }
}
 800a3c0:	bf00      	nop
 800a3c2:	371c      	adds	r7, #28
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ca:	4770      	bx	lr

0800a3cc <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b085      	sub	sp, #20
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
 800a3d4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	881a      	ldrh	r2, [r3, #0]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	781b      	ldrb	r3, [r3, #0]
 800a3de:	b29b      	uxth	r3, r3
 800a3e0:	4413      	add	r3, r2
 800a3e2:	b29a      	uxth	r2, r3
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	4413      	add	r3, r2
 800a3f2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a3f4:	68fb      	ldr	r3, [r7, #12]
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3714      	adds	r7, #20
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a400:	4770      	bx	lr

0800a402 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a402:	b580      	push	{r7, lr}
 800a404:	b086      	sub	sp, #24
 800a406:	af00      	add	r7, sp, #0
 800a408:	60f8      	str	r0, [r7, #12]
 800a40a:	60b9      	str	r1, [r7, #8]
 800a40c:	4613      	mov	r3, r2
 800a40e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a410:	2301      	movs	r3, #1
 800a412:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	789b      	ldrb	r3, [r3, #2]
 800a418:	2b01      	cmp	r3, #1
 800a41a:	d002      	beq.n	800a422 <USBH_CtlReq+0x20>
 800a41c:	2b02      	cmp	r3, #2
 800a41e:	d00f      	beq.n	800a440 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800a420:	e027      	b.n	800a472 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	68ba      	ldr	r2, [r7, #8]
 800a426:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	88fa      	ldrh	r2, [r7, #6]
 800a42c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	2201      	movs	r2, #1
 800a432:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	2202      	movs	r2, #2
 800a438:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a43a:	2301      	movs	r3, #1
 800a43c:	75fb      	strb	r3, [r7, #23]
      break;
 800a43e:	e018      	b.n	800a472 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a440:	68f8      	ldr	r0, [r7, #12]
 800a442:	f000 f81b 	bl	800a47c <USBH_HandleControl>
 800a446:	4603      	mov	r3, r0
 800a448:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a44a:	7dfb      	ldrb	r3, [r7, #23]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d002      	beq.n	800a456 <USBH_CtlReq+0x54>
 800a450:	7dfb      	ldrb	r3, [r7, #23]
 800a452:	2b03      	cmp	r3, #3
 800a454:	d106      	bne.n	800a464 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	2201      	movs	r2, #1
 800a45a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	2200      	movs	r2, #0
 800a460:	761a      	strb	r2, [r3, #24]
      break;
 800a462:	e005      	b.n	800a470 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a464:	7dfb      	ldrb	r3, [r7, #23]
 800a466:	2b02      	cmp	r3, #2
 800a468:	d102      	bne.n	800a470 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2201      	movs	r2, #1
 800a46e:	709a      	strb	r2, [r3, #2]
      break;
 800a470:	bf00      	nop
  }
  return status;
 800a472:	7dfb      	ldrb	r3, [r7, #23]
}
 800a474:	4618      	mov	r0, r3
 800a476:	3718      	adds	r7, #24
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}

0800a47c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b086      	sub	sp, #24
 800a480:	af02      	add	r7, sp, #8
 800a482:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a484:	2301      	movs	r3, #1
 800a486:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a488:	2300      	movs	r3, #0
 800a48a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	7e1b      	ldrb	r3, [r3, #24]
 800a490:	3b01      	subs	r3, #1
 800a492:	2b0a      	cmp	r3, #10
 800a494:	f200 8156 	bhi.w	800a744 <USBH_HandleControl+0x2c8>
 800a498:	a201      	add	r2, pc, #4	; (adr r2, 800a4a0 <USBH_HandleControl+0x24>)
 800a49a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a49e:	bf00      	nop
 800a4a0:	0800a4cd 	.word	0x0800a4cd
 800a4a4:	0800a4e7 	.word	0x0800a4e7
 800a4a8:	0800a551 	.word	0x0800a551
 800a4ac:	0800a577 	.word	0x0800a577
 800a4b0:	0800a5af 	.word	0x0800a5af
 800a4b4:	0800a5d9 	.word	0x0800a5d9
 800a4b8:	0800a62b 	.word	0x0800a62b
 800a4bc:	0800a64d 	.word	0x0800a64d
 800a4c0:	0800a689 	.word	0x0800a689
 800a4c4:	0800a6af 	.word	0x0800a6af
 800a4c8:	0800a6ed 	.word	0x0800a6ed
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f103 0110 	add.w	r1, r3, #16
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	795b      	ldrb	r3, [r3, #5]
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f000 f943 	bl	800a764 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2202      	movs	r2, #2
 800a4e2:	761a      	strb	r2, [r3, #24]
      break;
 800a4e4:	e139      	b.n	800a75a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	795b      	ldrb	r3, [r3, #5]
 800a4ea:	4619      	mov	r1, r3
 800a4ec:	6878      	ldr	r0, [r7, #4]
 800a4ee:	f000 fcc5 	bl	800ae7c <USBH_LL_GetURBState>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a4f6:	7bbb      	ldrb	r3, [r7, #14]
 800a4f8:	2b01      	cmp	r3, #1
 800a4fa:	d11e      	bne.n	800a53a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	7c1b      	ldrb	r3, [r3, #16]
 800a500:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a504:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	8adb      	ldrh	r3, [r3, #22]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00a      	beq.n	800a524 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a50e:	7b7b      	ldrb	r3, [r7, #13]
 800a510:	2b80      	cmp	r3, #128	; 0x80
 800a512:	d103      	bne.n	800a51c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2203      	movs	r2, #3
 800a518:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a51a:	e115      	b.n	800a748 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2205      	movs	r2, #5
 800a520:	761a      	strb	r2, [r3, #24]
      break;
 800a522:	e111      	b.n	800a748 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800a524:	7b7b      	ldrb	r3, [r7, #13]
 800a526:	2b80      	cmp	r3, #128	; 0x80
 800a528:	d103      	bne.n	800a532 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2209      	movs	r2, #9
 800a52e:	761a      	strb	r2, [r3, #24]
      break;
 800a530:	e10a      	b.n	800a748 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2207      	movs	r2, #7
 800a536:	761a      	strb	r2, [r3, #24]
      break;
 800a538:	e106      	b.n	800a748 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a53a:	7bbb      	ldrb	r3, [r7, #14]
 800a53c:	2b04      	cmp	r3, #4
 800a53e:	d003      	beq.n	800a548 <USBH_HandleControl+0xcc>
 800a540:	7bbb      	ldrb	r3, [r7, #14]
 800a542:	2b02      	cmp	r3, #2
 800a544:	f040 8100 	bne.w	800a748 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	220b      	movs	r2, #11
 800a54c:	761a      	strb	r2, [r3, #24]
      break;
 800a54e:	e0fb      	b.n	800a748 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a556:	b29a      	uxth	r2, r3
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6899      	ldr	r1, [r3, #8]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	899a      	ldrh	r2, [r3, #12]
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	791b      	ldrb	r3, [r3, #4]
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 f93a 	bl	800a7e2 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2204      	movs	r2, #4
 800a572:	761a      	strb	r2, [r3, #24]
      break;
 800a574:	e0f1      	b.n	800a75a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	791b      	ldrb	r3, [r3, #4]
 800a57a:	4619      	mov	r1, r3
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f000 fc7d 	bl	800ae7c <USBH_LL_GetURBState>
 800a582:	4603      	mov	r3, r0
 800a584:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a586:	7bbb      	ldrb	r3, [r7, #14]
 800a588:	2b01      	cmp	r3, #1
 800a58a:	d102      	bne.n	800a592 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2209      	movs	r2, #9
 800a590:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a592:	7bbb      	ldrb	r3, [r7, #14]
 800a594:	2b05      	cmp	r3, #5
 800a596:	d102      	bne.n	800a59e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a598:	2303      	movs	r3, #3
 800a59a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a59c:	e0d6      	b.n	800a74c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800a59e:	7bbb      	ldrb	r3, [r7, #14]
 800a5a0:	2b04      	cmp	r3, #4
 800a5a2:	f040 80d3 	bne.w	800a74c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	220b      	movs	r2, #11
 800a5aa:	761a      	strb	r2, [r3, #24]
      break;
 800a5ac:	e0ce      	b.n	800a74c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6899      	ldr	r1, [r3, #8]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	899a      	ldrh	r2, [r3, #12]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	795b      	ldrb	r3, [r3, #5]
 800a5ba:	2001      	movs	r0, #1
 800a5bc:	9000      	str	r0, [sp, #0]
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 f8ea 	bl	800a798 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a5ca:	b29a      	uxth	r2, r3
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2206      	movs	r2, #6
 800a5d4:	761a      	strb	r2, [r3, #24]
      break;
 800a5d6:	e0c0      	b.n	800a75a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	795b      	ldrb	r3, [r3, #5]
 800a5dc:	4619      	mov	r1, r3
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f000 fc4c 	bl	800ae7c <USBH_LL_GetURBState>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a5e8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ea:	2b01      	cmp	r3, #1
 800a5ec:	d103      	bne.n	800a5f6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2207      	movs	r2, #7
 800a5f2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a5f4:	e0ac      	b.n	800a750 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a5f6:	7bbb      	ldrb	r3, [r7, #14]
 800a5f8:	2b05      	cmp	r3, #5
 800a5fa:	d105      	bne.n	800a608 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	220c      	movs	r2, #12
 800a600:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a602:	2303      	movs	r3, #3
 800a604:	73fb      	strb	r3, [r7, #15]
      break;
 800a606:	e0a3      	b.n	800a750 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a608:	7bbb      	ldrb	r3, [r7, #14]
 800a60a:	2b02      	cmp	r3, #2
 800a60c:	d103      	bne.n	800a616 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2205      	movs	r2, #5
 800a612:	761a      	strb	r2, [r3, #24]
      break;
 800a614:	e09c      	b.n	800a750 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a616:	7bbb      	ldrb	r3, [r7, #14]
 800a618:	2b04      	cmp	r3, #4
 800a61a:	f040 8099 	bne.w	800a750 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	220b      	movs	r2, #11
 800a622:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a624:	2302      	movs	r3, #2
 800a626:	73fb      	strb	r3, [r7, #15]
      break;
 800a628:	e092      	b.n	800a750 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	791b      	ldrb	r3, [r3, #4]
 800a62e:	2200      	movs	r2, #0
 800a630:	2100      	movs	r1, #0
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 f8d5 	bl	800a7e2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a63e:	b29a      	uxth	r2, r3
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2208      	movs	r2, #8
 800a648:	761a      	strb	r2, [r3, #24]

      break;
 800a64a:	e086      	b.n	800a75a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	791b      	ldrb	r3, [r3, #4]
 800a650:	4619      	mov	r1, r3
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 fc12 	bl	800ae7c <USBH_LL_GetURBState>
 800a658:	4603      	mov	r3, r0
 800a65a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a65c:	7bbb      	ldrb	r3, [r7, #14]
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d105      	bne.n	800a66e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	220d      	movs	r2, #13
 800a666:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a668:	2300      	movs	r3, #0
 800a66a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a66c:	e072      	b.n	800a754 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a66e:	7bbb      	ldrb	r3, [r7, #14]
 800a670:	2b04      	cmp	r3, #4
 800a672:	d103      	bne.n	800a67c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	220b      	movs	r2, #11
 800a678:	761a      	strb	r2, [r3, #24]
      break;
 800a67a:	e06b      	b.n	800a754 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a67c:	7bbb      	ldrb	r3, [r7, #14]
 800a67e:	2b05      	cmp	r3, #5
 800a680:	d168      	bne.n	800a754 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a682:	2303      	movs	r3, #3
 800a684:	73fb      	strb	r3, [r7, #15]
      break;
 800a686:	e065      	b.n	800a754 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	795b      	ldrb	r3, [r3, #5]
 800a68c:	2201      	movs	r2, #1
 800a68e:	9200      	str	r2, [sp, #0]
 800a690:	2200      	movs	r2, #0
 800a692:	2100      	movs	r1, #0
 800a694:	6878      	ldr	r0, [r7, #4]
 800a696:	f000 f87f 	bl	800a798 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a6a0:	b29a      	uxth	r2, r3
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	220a      	movs	r2, #10
 800a6aa:	761a      	strb	r2, [r3, #24]
      break;
 800a6ac:	e055      	b.n	800a75a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	795b      	ldrb	r3, [r3, #5]
 800a6b2:	4619      	mov	r1, r3
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f000 fbe1 	bl	800ae7c <USBH_LL_GetURBState>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a6be:	7bbb      	ldrb	r3, [r7, #14]
 800a6c0:	2b01      	cmp	r3, #1
 800a6c2:	d105      	bne.n	800a6d0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	220d      	movs	r2, #13
 800a6cc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a6ce:	e043      	b.n	800a758 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a6d0:	7bbb      	ldrb	r3, [r7, #14]
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	d103      	bne.n	800a6de <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2209      	movs	r2, #9
 800a6da:	761a      	strb	r2, [r3, #24]
      break;
 800a6dc:	e03c      	b.n	800a758 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a6de:	7bbb      	ldrb	r3, [r7, #14]
 800a6e0:	2b04      	cmp	r3, #4
 800a6e2:	d139      	bne.n	800a758 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	220b      	movs	r2, #11
 800a6e8:	761a      	strb	r2, [r3, #24]
      break;
 800a6ea:	e035      	b.n	800a758 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	7e5b      	ldrb	r3, [r3, #25]
 800a6f0:	3301      	adds	r3, #1
 800a6f2:	b2da      	uxtb	r2, r3
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	765a      	strb	r2, [r3, #25]
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	7e5b      	ldrb	r3, [r3, #25]
 800a6fc:	2b02      	cmp	r3, #2
 800a6fe:	d806      	bhi.n	800a70e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2201      	movs	r2, #1
 800a704:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2201      	movs	r2, #1
 800a70a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a70c:	e025      	b.n	800a75a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a714:	2106      	movs	r1, #6
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2200      	movs	r2, #0
 800a71e:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	795b      	ldrb	r3, [r3, #5]
 800a724:	4619      	mov	r1, r3
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 f90c 	bl	800a944 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	791b      	ldrb	r3, [r3, #4]
 800a730:	4619      	mov	r1, r3
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 f906 	bl	800a944 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2200      	movs	r2, #0
 800a73c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a73e:	2302      	movs	r3, #2
 800a740:	73fb      	strb	r3, [r7, #15]
      break;
 800a742:	e00a      	b.n	800a75a <USBH_HandleControl+0x2de>

    default:
      break;
 800a744:	bf00      	nop
 800a746:	e008      	b.n	800a75a <USBH_HandleControl+0x2de>
      break;
 800a748:	bf00      	nop
 800a74a:	e006      	b.n	800a75a <USBH_HandleControl+0x2de>
      break;
 800a74c:	bf00      	nop
 800a74e:	e004      	b.n	800a75a <USBH_HandleControl+0x2de>
      break;
 800a750:	bf00      	nop
 800a752:	e002      	b.n	800a75a <USBH_HandleControl+0x2de>
      break;
 800a754:	bf00      	nop
 800a756:	e000      	b.n	800a75a <USBH_HandleControl+0x2de>
      break;
 800a758:	bf00      	nop
  }

  return status;
 800a75a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b088      	sub	sp, #32
 800a768:	af04      	add	r7, sp, #16
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	60b9      	str	r1, [r7, #8]
 800a76e:	4613      	mov	r3, r2
 800a770:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a772:	79f9      	ldrb	r1, [r7, #7]
 800a774:	2300      	movs	r3, #0
 800a776:	9303      	str	r3, [sp, #12]
 800a778:	2308      	movs	r3, #8
 800a77a:	9302      	str	r3, [sp, #8]
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	9301      	str	r3, [sp, #4]
 800a780:	2300      	movs	r3, #0
 800a782:	9300      	str	r3, [sp, #0]
 800a784:	2300      	movs	r3, #0
 800a786:	2200      	movs	r2, #0
 800a788:	68f8      	ldr	r0, [r7, #12]
 800a78a:	f000 fb46 	bl	800ae1a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	3710      	adds	r7, #16
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b088      	sub	sp, #32
 800a79c:	af04      	add	r7, sp, #16
 800a79e:	60f8      	str	r0, [r7, #12]
 800a7a0:	60b9      	str	r1, [r7, #8]
 800a7a2:	4611      	mov	r1, r2
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	460b      	mov	r3, r1
 800a7a8:	80fb      	strh	r3, [r7, #6]
 800a7aa:	4613      	mov	r3, r2
 800a7ac:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d001      	beq.n	800a7bc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a7bc:	7979      	ldrb	r1, [r7, #5]
 800a7be:	7e3b      	ldrb	r3, [r7, #24]
 800a7c0:	9303      	str	r3, [sp, #12]
 800a7c2:	88fb      	ldrh	r3, [r7, #6]
 800a7c4:	9302      	str	r3, [sp, #8]
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	9301      	str	r3, [sp, #4]
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	9300      	str	r3, [sp, #0]
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	68f8      	ldr	r0, [r7, #12]
 800a7d4:	f000 fb21 	bl	800ae1a <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a7d8:	2300      	movs	r3, #0
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3710      	adds	r7, #16
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}

0800a7e2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a7e2:	b580      	push	{r7, lr}
 800a7e4:	b088      	sub	sp, #32
 800a7e6:	af04      	add	r7, sp, #16
 800a7e8:	60f8      	str	r0, [r7, #12]
 800a7ea:	60b9      	str	r1, [r7, #8]
 800a7ec:	4611      	mov	r1, r2
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	460b      	mov	r3, r1
 800a7f2:	80fb      	strh	r3, [r7, #6]
 800a7f4:	4613      	mov	r3, r2
 800a7f6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a7f8:	7979      	ldrb	r1, [r7, #5]
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	9303      	str	r3, [sp, #12]
 800a7fe:	88fb      	ldrh	r3, [r7, #6]
 800a800:	9302      	str	r3, [sp, #8]
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	9301      	str	r3, [sp, #4]
 800a806:	2301      	movs	r3, #1
 800a808:	9300      	str	r3, [sp, #0]
 800a80a:	2300      	movs	r3, #0
 800a80c:	2201      	movs	r2, #1
 800a80e:	68f8      	ldr	r0, [r7, #12]
 800a810:	f000 fb03 	bl	800ae1a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800a814:	2300      	movs	r3, #0

}
 800a816:	4618      	mov	r0, r3
 800a818:	3710      	adds	r7, #16
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}

0800a81e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a81e:	b580      	push	{r7, lr}
 800a820:	b088      	sub	sp, #32
 800a822:	af04      	add	r7, sp, #16
 800a824:	60f8      	str	r0, [r7, #12]
 800a826:	60b9      	str	r1, [r7, #8]
 800a828:	4611      	mov	r1, r2
 800a82a:	461a      	mov	r2, r3
 800a82c:	460b      	mov	r3, r1
 800a82e:	80fb      	strh	r3, [r7, #6]
 800a830:	4613      	mov	r3, r2
 800a832:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d001      	beq.n	800a842 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a83e:	2300      	movs	r3, #0
 800a840:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a842:	7979      	ldrb	r1, [r7, #5]
 800a844:	7e3b      	ldrb	r3, [r7, #24]
 800a846:	9303      	str	r3, [sp, #12]
 800a848:	88fb      	ldrh	r3, [r7, #6]
 800a84a:	9302      	str	r3, [sp, #8]
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	9301      	str	r3, [sp, #4]
 800a850:	2301      	movs	r3, #1
 800a852:	9300      	str	r3, [sp, #0]
 800a854:	2302      	movs	r3, #2
 800a856:	2200      	movs	r2, #0
 800a858:	68f8      	ldr	r0, [r7, #12]
 800a85a:	f000 fade 	bl	800ae1a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a85e:	2300      	movs	r3, #0
}
 800a860:	4618      	mov	r0, r3
 800a862:	3710      	adds	r7, #16
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b088      	sub	sp, #32
 800a86c:	af04      	add	r7, sp, #16
 800a86e:	60f8      	str	r0, [r7, #12]
 800a870:	60b9      	str	r1, [r7, #8]
 800a872:	4611      	mov	r1, r2
 800a874:	461a      	mov	r2, r3
 800a876:	460b      	mov	r3, r1
 800a878:	80fb      	strh	r3, [r7, #6]
 800a87a:	4613      	mov	r3, r2
 800a87c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a87e:	7979      	ldrb	r1, [r7, #5]
 800a880:	2300      	movs	r3, #0
 800a882:	9303      	str	r3, [sp, #12]
 800a884:	88fb      	ldrh	r3, [r7, #6]
 800a886:	9302      	str	r3, [sp, #8]
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	9301      	str	r3, [sp, #4]
 800a88c:	2301      	movs	r3, #1
 800a88e:	9300      	str	r3, [sp, #0]
 800a890:	2302      	movs	r3, #2
 800a892:	2201      	movs	r2, #1
 800a894:	68f8      	ldr	r0, [r7, #12]
 800a896:	f000 fac0 	bl	800ae1a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800a89a:	2300      	movs	r3, #0
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	3710      	adds	r7, #16
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}

0800a8a4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b086      	sub	sp, #24
 800a8a8:	af04      	add	r7, sp, #16
 800a8aa:	6078      	str	r0, [r7, #4]
 800a8ac:	4608      	mov	r0, r1
 800a8ae:	4611      	mov	r1, r2
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	4603      	mov	r3, r0
 800a8b4:	70fb      	strb	r3, [r7, #3]
 800a8b6:	460b      	mov	r3, r1
 800a8b8:	70bb      	strb	r3, [r7, #2]
 800a8ba:	4613      	mov	r3, r2
 800a8bc:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a8be:	7878      	ldrb	r0, [r7, #1]
 800a8c0:	78ba      	ldrb	r2, [r7, #2]
 800a8c2:	78f9      	ldrb	r1, [r7, #3]
 800a8c4:	8b3b      	ldrh	r3, [r7, #24]
 800a8c6:	9302      	str	r3, [sp, #8]
 800a8c8:	7d3b      	ldrb	r3, [r7, #20]
 800a8ca:	9301      	str	r3, [sp, #4]
 800a8cc:	7c3b      	ldrb	r3, [r7, #16]
 800a8ce:	9300      	str	r3, [sp, #0]
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 fa53 	bl	800ad7e <USBH_LL_OpenPipe>

  return USBH_OK;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3708      	adds	r7, #8
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}

0800a8e2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a8e2:	b580      	push	{r7, lr}
 800a8e4:	b082      	sub	sp, #8
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800a8ee:	78fb      	ldrb	r3, [r7, #3]
 800a8f0:	4619      	mov	r1, r3
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f000 fa72 	bl	800addc <USBH_LL_ClosePipe>

  return USBH_OK;
 800a8f8:	2300      	movs	r3, #0
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3708      	adds	r7, #8
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}

0800a902 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a902:	b580      	push	{r7, lr}
 800a904:	b084      	sub	sp, #16
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
 800a90a:	460b      	mov	r3, r1
 800a90c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 f836 	bl	800a980 <USBH_GetFreePipe>
 800a914:	4603      	mov	r3, r0
 800a916:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a918:	89fb      	ldrh	r3, [r7, #14]
 800a91a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a91e:	4293      	cmp	r3, r2
 800a920:	d00a      	beq.n	800a938 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800a922:	78fa      	ldrb	r2, [r7, #3]
 800a924:	89fb      	ldrh	r3, [r7, #14]
 800a926:	f003 030f 	and.w	r3, r3, #15
 800a92a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a92e:	6879      	ldr	r1, [r7, #4]
 800a930:	33e0      	adds	r3, #224	; 0xe0
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	440b      	add	r3, r1
 800a936:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a938:	89fb      	ldrh	r3, [r7, #14]
 800a93a:	b2db      	uxtb	r3, r3
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3710      	adds	r7, #16
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a944:	b480      	push	{r7}
 800a946:	b083      	sub	sp, #12
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
 800a94c:	460b      	mov	r3, r1
 800a94e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800a950:	78fb      	ldrb	r3, [r7, #3]
 800a952:	2b0a      	cmp	r3, #10
 800a954:	d80d      	bhi.n	800a972 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a956:	78fb      	ldrb	r3, [r7, #3]
 800a958:	687a      	ldr	r2, [r7, #4]
 800a95a:	33e0      	adds	r3, #224	; 0xe0
 800a95c:	009b      	lsls	r3, r3, #2
 800a95e:	4413      	add	r3, r2
 800a960:	685a      	ldr	r2, [r3, #4]
 800a962:	78fb      	ldrb	r3, [r7, #3]
 800a964:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a968:	6879      	ldr	r1, [r7, #4]
 800a96a:	33e0      	adds	r3, #224	; 0xe0
 800a96c:	009b      	lsls	r3, r3, #2
 800a96e:	440b      	add	r3, r1
 800a970:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a972:	2300      	movs	r3, #0
}
 800a974:	4618      	mov	r0, r3
 800a976:	370c      	adds	r7, #12
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr

0800a980 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a980:	b480      	push	{r7}
 800a982:	b085      	sub	sp, #20
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a988:	2300      	movs	r3, #0
 800a98a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800a98c:	2300      	movs	r3, #0
 800a98e:	73fb      	strb	r3, [r7, #15]
 800a990:	e00f      	b.n	800a9b2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a992:	7bfb      	ldrb	r3, [r7, #15]
 800a994:	687a      	ldr	r2, [r7, #4]
 800a996:	33e0      	adds	r3, #224	; 0xe0
 800a998:	009b      	lsls	r3, r3, #2
 800a99a:	4413      	add	r3, r2
 800a99c:	685b      	ldr	r3, [r3, #4]
 800a99e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d102      	bne.n	800a9ac <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a9a6:	7bfb      	ldrb	r3, [r7, #15]
 800a9a8:	b29b      	uxth	r3, r3
 800a9aa:	e007      	b.n	800a9bc <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800a9ac:	7bfb      	ldrb	r3, [r7, #15]
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	73fb      	strb	r3, [r7, #15]
 800a9b2:	7bfb      	ldrb	r3, [r7, #15]
 800a9b4:	2b0a      	cmp	r3, #10
 800a9b6:	d9ec      	bls.n	800a992 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a9b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3714      	adds	r7, #20
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	490e      	ldr	r1, [pc, #56]	; (800aa08 <MX_USB_HOST_Init+0x40>)
 800a9d0:	480e      	ldr	r0, [pc, #56]	; (800aa0c <MX_USB_HOST_Init+0x44>)
 800a9d2:	f7fe fca1 	bl	8009318 <USBH_Init>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d001      	beq.n	800a9e0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a9dc:	f7f7 f8da 	bl	8001b94 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a9e0:	490b      	ldr	r1, [pc, #44]	; (800aa10 <MX_USB_HOST_Init+0x48>)
 800a9e2:	480a      	ldr	r0, [pc, #40]	; (800aa0c <MX_USB_HOST_Init+0x44>)
 800a9e4:	f7fe fd26 	bl	8009434 <USBH_RegisterClass>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d001      	beq.n	800a9f2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a9ee:	f7f7 f8d1 	bl	8001b94 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a9f2:	4806      	ldr	r0, [pc, #24]	; (800aa0c <MX_USB_HOST_Init+0x44>)
 800a9f4:	f7fe fdaa 	bl	800954c <USBH_Start>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d001      	beq.n	800aa02 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a9fe:	f7f7 f8c9 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800aa02:	bf00      	nop
 800aa04:	bd80      	pop	{r7, pc}
 800aa06:	bf00      	nop
 800aa08:	0800aa29 	.word	0x0800aa29
 800aa0c:	20000338 	.word	0x20000338
 800aa10:	2000001c 	.word	0x2000001c

0800aa14 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800aa18:	4802      	ldr	r0, [pc, #8]	; (800aa24 <MX_USB_HOST_Process+0x10>)
 800aa1a:	f7fe fda7 	bl	800956c <USBH_Process>
}
 800aa1e:	bf00      	nop
 800aa20:	bd80      	pop	{r7, pc}
 800aa22:	bf00      	nop
 800aa24:	20000338 	.word	0x20000338

0800aa28 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b083      	sub	sp, #12
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
 800aa30:	460b      	mov	r3, r1
 800aa32:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800aa34:	78fb      	ldrb	r3, [r7, #3]
 800aa36:	3b01      	subs	r3, #1
 800aa38:	2b04      	cmp	r3, #4
 800aa3a:	d819      	bhi.n	800aa70 <USBH_UserProcess+0x48>
 800aa3c:	a201      	add	r2, pc, #4	; (adr r2, 800aa44 <USBH_UserProcess+0x1c>)
 800aa3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa42:	bf00      	nop
 800aa44:	0800aa71 	.word	0x0800aa71
 800aa48:	0800aa61 	.word	0x0800aa61
 800aa4c:	0800aa71 	.word	0x0800aa71
 800aa50:	0800aa69 	.word	0x0800aa69
 800aa54:	0800aa59 	.word	0x0800aa59
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800aa58:	4b09      	ldr	r3, [pc, #36]	; (800aa80 <USBH_UserProcess+0x58>)
 800aa5a:	2203      	movs	r2, #3
 800aa5c:	701a      	strb	r2, [r3, #0]
  break;
 800aa5e:	e008      	b.n	800aa72 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800aa60:	4b07      	ldr	r3, [pc, #28]	; (800aa80 <USBH_UserProcess+0x58>)
 800aa62:	2202      	movs	r2, #2
 800aa64:	701a      	strb	r2, [r3, #0]
  break;
 800aa66:	e004      	b.n	800aa72 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800aa68:	4b05      	ldr	r3, [pc, #20]	; (800aa80 <USBH_UserProcess+0x58>)
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	701a      	strb	r2, [r3, #0]
  break;
 800aa6e:	e000      	b.n	800aa72 <USBH_UserProcess+0x4a>

  default:
  break;
 800aa70:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800aa72:	bf00      	nop
 800aa74:	370c      	adds	r7, #12
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr
 800aa7e:	bf00      	nop
 800aa80:	200000cc 	.word	0x200000cc

0800aa84 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b08a      	sub	sp, #40	; 0x28
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa8c:	f107 0314 	add.w	r3, r7, #20
 800aa90:	2200      	movs	r2, #0
 800aa92:	601a      	str	r2, [r3, #0]
 800aa94:	605a      	str	r2, [r3, #4]
 800aa96:	609a      	str	r2, [r3, #8]
 800aa98:	60da      	str	r2, [r3, #12]
 800aa9a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800aaa4:	d147      	bne.n	800ab36 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	613b      	str	r3, [r7, #16]
 800aaaa:	4b25      	ldr	r3, [pc, #148]	; (800ab40 <HAL_HCD_MspInit+0xbc>)
 800aaac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaae:	4a24      	ldr	r2, [pc, #144]	; (800ab40 <HAL_HCD_MspInit+0xbc>)
 800aab0:	f043 0301 	orr.w	r3, r3, #1
 800aab4:	6313      	str	r3, [r2, #48]	; 0x30
 800aab6:	4b22      	ldr	r3, [pc, #136]	; (800ab40 <HAL_HCD_MspInit+0xbc>)
 800aab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaba:	f003 0301 	and.w	r3, r3, #1
 800aabe:	613b      	str	r3, [r7, #16]
 800aac0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800aac2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800aac8:	2300      	movs	r3, #0
 800aaca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aacc:	2300      	movs	r3, #0
 800aace:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800aad0:	f107 0314 	add.w	r3, r7, #20
 800aad4:	4619      	mov	r1, r3
 800aad6:	481b      	ldr	r0, [pc, #108]	; (800ab44 <HAL_HCD_MspInit+0xc0>)
 800aad8:	f7f7 fd54 	bl	8002584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800aadc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800aae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aae2:	2302      	movs	r3, #2
 800aae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aae6:	2300      	movs	r3, #0
 800aae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aaea:	2300      	movs	r3, #0
 800aaec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aaee:	230a      	movs	r3, #10
 800aaf0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aaf2:	f107 0314 	add.w	r3, r7, #20
 800aaf6:	4619      	mov	r1, r3
 800aaf8:	4812      	ldr	r0, [pc, #72]	; (800ab44 <HAL_HCD_MspInit+0xc0>)
 800aafa:	f7f7 fd43 	bl	8002584 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aafe:	4b10      	ldr	r3, [pc, #64]	; (800ab40 <HAL_HCD_MspInit+0xbc>)
 800ab00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab02:	4a0f      	ldr	r2, [pc, #60]	; (800ab40 <HAL_HCD_MspInit+0xbc>)
 800ab04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab08:	6353      	str	r3, [r2, #52]	; 0x34
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	60fb      	str	r3, [r7, #12]
 800ab0e:	4b0c      	ldr	r3, [pc, #48]	; (800ab40 <HAL_HCD_MspInit+0xbc>)
 800ab10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab12:	4a0b      	ldr	r2, [pc, #44]	; (800ab40 <HAL_HCD_MspInit+0xbc>)
 800ab14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ab18:	6453      	str	r3, [r2, #68]	; 0x44
 800ab1a:	4b09      	ldr	r3, [pc, #36]	; (800ab40 <HAL_HCD_MspInit+0xbc>)
 800ab1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ab22:	60fb      	str	r3, [r7, #12]
 800ab24:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ab26:	2200      	movs	r2, #0
 800ab28:	2100      	movs	r1, #0
 800ab2a:	2043      	movs	r0, #67	; 0x43
 800ab2c:	f7f7 fcf3 	bl	8002516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ab30:	2043      	movs	r0, #67	; 0x43
 800ab32:	f7f7 fd0c 	bl	800254e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ab36:	bf00      	nop
 800ab38:	3728      	adds	r7, #40	; 0x28
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	bf00      	nop
 800ab40:	40023800 	.word	0x40023800
 800ab44:	40020000 	.word	0x40020000

0800ab48 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b082      	sub	sp, #8
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ab56:	4618      	mov	r0, r3
 800ab58:	f7ff f8db 	bl	8009d12 <USBH_LL_IncTimer>
}
 800ab5c:	bf00      	nop
 800ab5e:	3708      	adds	r7, #8
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b082      	sub	sp, #8
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ab72:	4618      	mov	r0, r3
 800ab74:	f7ff f913 	bl	8009d9e <USBH_LL_Connect>
}
 800ab78:	bf00      	nop
 800ab7a:	3708      	adds	r7, #8
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}

0800ab80 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b082      	sub	sp, #8
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f7ff f91c 	bl	8009dcc <USBH_LL_Disconnect>
}
 800ab94:	bf00      	nop
 800ab96:	3708      	adds	r7, #8
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
 800aba4:	460b      	mov	r3, r1
 800aba6:	70fb      	strb	r3, [r7, #3]
 800aba8:	4613      	mov	r3, r2
 800abaa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800abac:	bf00      	nop
 800abae:	370c      	adds	r7, #12
 800abb0:	46bd      	mov	sp, r7
 800abb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb6:	4770      	bx	lr

0800abb8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b082      	sub	sp, #8
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800abc6:	4618      	mov	r0, r3
 800abc8:	f7ff f8cd 	bl	8009d66 <USBH_LL_PortEnabled>
}
 800abcc:	bf00      	nop
 800abce:	3708      	adds	r7, #8
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b082      	sub	sp, #8
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800abe2:	4618      	mov	r0, r3
 800abe4:	f7ff f8cd 	bl	8009d82 <USBH_LL_PortDisabled>
}
 800abe8:	bf00      	nop
 800abea:	3708      	adds	r7, #8
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d12a      	bne.n	800ac58 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ac02:	4a18      	ldr	r2, [pc, #96]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4a15      	ldr	r2, [pc, #84]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac0e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ac12:	4b14      	ldr	r3, [pc, #80]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac14:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ac18:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800ac1a:	4b12      	ldr	r3, [pc, #72]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac1c:	2208      	movs	r2, #8
 800ac1e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ac20:	4b10      	ldr	r3, [pc, #64]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac22:	2201      	movs	r2, #1
 800ac24:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ac26:	4b0f      	ldr	r3, [pc, #60]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac28:	2200      	movs	r2, #0
 800ac2a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ac2c:	4b0d      	ldr	r3, [pc, #52]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac2e:	2202      	movs	r2, #2
 800ac30:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ac32:	4b0c      	ldr	r3, [pc, #48]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac34:	2200      	movs	r2, #0
 800ac36:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ac38:	480a      	ldr	r0, [pc, #40]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac3a:	f7f7 fe8a 	bl	8002952 <HAL_HCD_Init>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d001      	beq.n	800ac48 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800ac44:	f7f6 ffa6 	bl	8001b94 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ac48:	4806      	ldr	r0, [pc, #24]	; (800ac64 <USBH_LL_Init+0x74>)
 800ac4a:	f7f8 fa67 	bl	800311c <HAL_HCD_GetCurrentFrame>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	4619      	mov	r1, r3
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f7ff f84e 	bl	8009cf4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ac58:	2300      	movs	r3, #0
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3708      	adds	r7, #8
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}
 800ac62:	bf00      	nop
 800ac64:	20000710 	.word	0x20000710

0800ac68 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac70:	2300      	movs	r3, #0
 800ac72:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ac74:	2300      	movs	r3, #0
 800ac76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f7f8 f9d6 	bl	8003030 <HAL_HCD_Start>
 800ac84:	4603      	mov	r3, r0
 800ac86:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ac88:	7bfb      	ldrb	r3, [r7, #15]
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f000 f95c 	bl	800af48 <USBH_Get_USB_Status>
 800ac90:	4603      	mov	r3, r0
 800ac92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac94:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac96:	4618      	mov	r0, r3
 800ac98:	3710      	adds	r7, #16
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	bd80      	pop	{r7, pc}

0800ac9e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ac9e:	b580      	push	{r7, lr}
 800aca0:	b084      	sub	sp, #16
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aca6:	2300      	movs	r3, #0
 800aca8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800acaa:	2300      	movs	r3, #0
 800acac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800acb4:	4618      	mov	r0, r3
 800acb6:	f7f8 f9de 	bl	8003076 <HAL_HCD_Stop>
 800acba:	4603      	mov	r3, r0
 800acbc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800acbe:	7bfb      	ldrb	r3, [r7, #15]
 800acc0:	4618      	mov	r0, r3
 800acc2:	f000 f941 	bl	800af48 <USBH_Get_USB_Status>
 800acc6:	4603      	mov	r3, r0
 800acc8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800acca:	7bbb      	ldrb	r3, [r7, #14]
}
 800accc:	4618      	mov	r0, r3
 800acce:	3710      	adds	r7, #16
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b084      	sub	sp, #16
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800acdc:	2301      	movs	r3, #1
 800acde:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ace6:	4618      	mov	r0, r3
 800ace8:	f7f8 fa26 	bl	8003138 <HAL_HCD_GetCurrentSpeed>
 800acec:	4603      	mov	r3, r0
 800acee:	2b02      	cmp	r3, #2
 800acf0:	d00c      	beq.n	800ad0c <USBH_LL_GetSpeed+0x38>
 800acf2:	2b02      	cmp	r3, #2
 800acf4:	d80d      	bhi.n	800ad12 <USBH_LL_GetSpeed+0x3e>
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d002      	beq.n	800ad00 <USBH_LL_GetSpeed+0x2c>
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d003      	beq.n	800ad06 <USBH_LL_GetSpeed+0x32>
 800acfe:	e008      	b.n	800ad12 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800ad00:	2300      	movs	r3, #0
 800ad02:	73fb      	strb	r3, [r7, #15]
    break;
 800ad04:	e008      	b.n	800ad18 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800ad06:	2301      	movs	r3, #1
 800ad08:	73fb      	strb	r3, [r7, #15]
    break;
 800ad0a:	e005      	b.n	800ad18 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800ad0c:	2302      	movs	r3, #2
 800ad0e:	73fb      	strb	r3, [r7, #15]
    break;
 800ad10:	e002      	b.n	800ad18 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800ad12:	2301      	movs	r3, #1
 800ad14:	73fb      	strb	r3, [r7, #15]
    break;
 800ad16:	bf00      	nop
  }
  return  speed;
 800ad18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3710      	adds	r7, #16
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}

0800ad22 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b084      	sub	sp, #16
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ad38:	4618      	mov	r0, r3
 800ad3a:	f7f8 f9b9 	bl	80030b0 <HAL_HCD_ResetPort>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ad42:	7bfb      	ldrb	r3, [r7, #15]
 800ad44:	4618      	mov	r0, r3
 800ad46:	f000 f8ff 	bl	800af48 <USBH_Get_USB_Status>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	3710      	adds	r7, #16
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}

0800ad58 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b082      	sub	sp, #8
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	460b      	mov	r3, r1
 800ad62:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ad6a:	78fa      	ldrb	r2, [r7, #3]
 800ad6c:	4611      	mov	r1, r2
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f7f8 f9c0 	bl	80030f4 <HAL_HCD_HC_GetXferCount>
 800ad74:	4603      	mov	r3, r0
}
 800ad76:	4618      	mov	r0, r3
 800ad78:	3708      	adds	r7, #8
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}

0800ad7e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ad7e:	b590      	push	{r4, r7, lr}
 800ad80:	b089      	sub	sp, #36	; 0x24
 800ad82:	af04      	add	r7, sp, #16
 800ad84:	6078      	str	r0, [r7, #4]
 800ad86:	4608      	mov	r0, r1
 800ad88:	4611      	mov	r1, r2
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	70fb      	strb	r3, [r7, #3]
 800ad90:	460b      	mov	r3, r1
 800ad92:	70bb      	strb	r3, [r7, #2]
 800ad94:	4613      	mov	r3, r2
 800ad96:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ada6:	787c      	ldrb	r4, [r7, #1]
 800ada8:	78ba      	ldrb	r2, [r7, #2]
 800adaa:	78f9      	ldrb	r1, [r7, #3]
 800adac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800adae:	9302      	str	r3, [sp, #8]
 800adb0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800adb4:	9301      	str	r3, [sp, #4]
 800adb6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800adba:	9300      	str	r3, [sp, #0]
 800adbc:	4623      	mov	r3, r4
 800adbe:	f7f7 fe2a 	bl	8002a16 <HAL_HCD_HC_Init>
 800adc2:	4603      	mov	r3, r0
 800adc4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800adc6:	7bfb      	ldrb	r3, [r7, #15]
 800adc8:	4618      	mov	r0, r3
 800adca:	f000 f8bd 	bl	800af48 <USBH_Get_USB_Status>
 800adce:	4603      	mov	r3, r0
 800add0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800add2:	7bbb      	ldrb	r3, [r7, #14]
}
 800add4:	4618      	mov	r0, r3
 800add6:	3714      	adds	r7, #20
 800add8:	46bd      	mov	sp, r7
 800adda:	bd90      	pop	{r4, r7, pc}

0800addc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b084      	sub	sp, #16
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	460b      	mov	r3, r1
 800ade6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ade8:	2300      	movs	r3, #0
 800adea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800adec:	2300      	movs	r3, #0
 800adee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800adf6:	78fa      	ldrb	r2, [r7, #3]
 800adf8:	4611      	mov	r1, r2
 800adfa:	4618      	mov	r0, r3
 800adfc:	f7f7 fe9a 	bl	8002b34 <HAL_HCD_HC_Halt>
 800ae00:	4603      	mov	r3, r0
 800ae02:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ae04:	7bfb      	ldrb	r3, [r7, #15]
 800ae06:	4618      	mov	r0, r3
 800ae08:	f000 f89e 	bl	800af48 <USBH_Get_USB_Status>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae10:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3710      	adds	r7, #16
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}

0800ae1a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800ae1a:	b590      	push	{r4, r7, lr}
 800ae1c:	b089      	sub	sp, #36	; 0x24
 800ae1e:	af04      	add	r7, sp, #16
 800ae20:	6078      	str	r0, [r7, #4]
 800ae22:	4608      	mov	r0, r1
 800ae24:	4611      	mov	r1, r2
 800ae26:	461a      	mov	r2, r3
 800ae28:	4603      	mov	r3, r0
 800ae2a:	70fb      	strb	r3, [r7, #3]
 800ae2c:	460b      	mov	r3, r1
 800ae2e:	70bb      	strb	r3, [r7, #2]
 800ae30:	4613      	mov	r3, r2
 800ae32:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae34:	2300      	movs	r3, #0
 800ae36:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ae38:	2300      	movs	r3, #0
 800ae3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ae42:	787c      	ldrb	r4, [r7, #1]
 800ae44:	78ba      	ldrb	r2, [r7, #2]
 800ae46:	78f9      	ldrb	r1, [r7, #3]
 800ae48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ae4c:	9303      	str	r3, [sp, #12]
 800ae4e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ae50:	9302      	str	r3, [sp, #8]
 800ae52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae54:	9301      	str	r3, [sp, #4]
 800ae56:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ae5a:	9300      	str	r3, [sp, #0]
 800ae5c:	4623      	mov	r3, r4
 800ae5e:	f7f7 fe8d 	bl	8002b7c <HAL_HCD_HC_SubmitRequest>
 800ae62:	4603      	mov	r3, r0
 800ae64:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ae66:	7bfb      	ldrb	r3, [r7, #15]
 800ae68:	4618      	mov	r0, r3
 800ae6a:	f000 f86d 	bl	800af48 <USBH_Get_USB_Status>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae72:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3714      	adds	r7, #20
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd90      	pop	{r4, r7, pc}

0800ae7c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b082      	sub	sp, #8
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
 800ae84:	460b      	mov	r3, r1
 800ae86:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ae8e:	78fa      	ldrb	r2, [r7, #3]
 800ae90:	4611      	mov	r1, r2
 800ae92:	4618      	mov	r0, r3
 800ae94:	f7f8 f91a 	bl	80030cc <HAL_HCD_HC_GetURBState>
 800ae98:	4603      	mov	r3, r0
}
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	3708      	adds	r7, #8
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}

0800aea2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800aea2:	b580      	push	{r7, lr}
 800aea4:	b082      	sub	sp, #8
 800aea6:	af00      	add	r7, sp, #0
 800aea8:	6078      	str	r0, [r7, #4]
 800aeaa:	460b      	mov	r3, r1
 800aeac:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d103      	bne.n	800aec0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800aeb8:	78fb      	ldrb	r3, [r7, #3]
 800aeba:	4618      	mov	r0, r3
 800aebc:	f000 f870 	bl	800afa0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800aec0:	20c8      	movs	r0, #200	; 0xc8
 800aec2:	f7f7 fa29 	bl	8002318 <HAL_Delay>
  return USBH_OK;
 800aec6:	2300      	movs	r3, #0
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3708      	adds	r7, #8
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}

0800aed0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b085      	sub	sp, #20
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
 800aed8:	460b      	mov	r3, r1
 800aeda:	70fb      	strb	r3, [r7, #3]
 800aedc:	4613      	mov	r3, r2
 800aede:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aee6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800aee8:	78fb      	ldrb	r3, [r7, #3]
 800aeea:	68fa      	ldr	r2, [r7, #12]
 800aeec:	212c      	movs	r1, #44	; 0x2c
 800aeee:	fb01 f303 	mul.w	r3, r1, r3
 800aef2:	4413      	add	r3, r2
 800aef4:	333b      	adds	r3, #59	; 0x3b
 800aef6:	781b      	ldrb	r3, [r3, #0]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d009      	beq.n	800af10 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800aefc:	78fb      	ldrb	r3, [r7, #3]
 800aefe:	68fa      	ldr	r2, [r7, #12]
 800af00:	212c      	movs	r1, #44	; 0x2c
 800af02:	fb01 f303 	mul.w	r3, r1, r3
 800af06:	4413      	add	r3, r2
 800af08:	3354      	adds	r3, #84	; 0x54
 800af0a:	78ba      	ldrb	r2, [r7, #2]
 800af0c:	701a      	strb	r2, [r3, #0]
 800af0e:	e008      	b.n	800af22 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800af10:	78fb      	ldrb	r3, [r7, #3]
 800af12:	68fa      	ldr	r2, [r7, #12]
 800af14:	212c      	movs	r1, #44	; 0x2c
 800af16:	fb01 f303 	mul.w	r3, r1, r3
 800af1a:	4413      	add	r3, r2
 800af1c:	3355      	adds	r3, #85	; 0x55
 800af1e:	78ba      	ldrb	r2, [r7, #2]
 800af20:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800af22:	2300      	movs	r3, #0
}
 800af24:	4618      	mov	r0, r3
 800af26:	3714      	adds	r7, #20
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr

0800af30 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b082      	sub	sp, #8
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f7f7 f9ed 	bl	8002318 <HAL_Delay>
}
 800af3e:	bf00      	nop
 800af40:	3708      	adds	r7, #8
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
	...

0800af48 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800af48:	b480      	push	{r7}
 800af4a:	b085      	sub	sp, #20
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	4603      	mov	r3, r0
 800af50:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af52:	2300      	movs	r3, #0
 800af54:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800af56:	79fb      	ldrb	r3, [r7, #7]
 800af58:	2b03      	cmp	r3, #3
 800af5a:	d817      	bhi.n	800af8c <USBH_Get_USB_Status+0x44>
 800af5c:	a201      	add	r2, pc, #4	; (adr r2, 800af64 <USBH_Get_USB_Status+0x1c>)
 800af5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af62:	bf00      	nop
 800af64:	0800af75 	.word	0x0800af75
 800af68:	0800af7b 	.word	0x0800af7b
 800af6c:	0800af81 	.word	0x0800af81
 800af70:	0800af87 	.word	0x0800af87
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800af74:	2300      	movs	r3, #0
 800af76:	73fb      	strb	r3, [r7, #15]
    break;
 800af78:	e00b      	b.n	800af92 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800af7a:	2302      	movs	r3, #2
 800af7c:	73fb      	strb	r3, [r7, #15]
    break;
 800af7e:	e008      	b.n	800af92 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800af80:	2301      	movs	r3, #1
 800af82:	73fb      	strb	r3, [r7, #15]
    break;
 800af84:	e005      	b.n	800af92 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800af86:	2302      	movs	r3, #2
 800af88:	73fb      	strb	r3, [r7, #15]
    break;
 800af8a:	e002      	b.n	800af92 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800af8c:	2302      	movs	r3, #2
 800af8e:	73fb      	strb	r3, [r7, #15]
    break;
 800af90:	bf00      	nop
  }
  return usb_status;
 800af92:	7bfb      	ldrb	r3, [r7, #15]
}
 800af94:	4618      	mov	r0, r3
 800af96:	3714      	adds	r7, #20
 800af98:	46bd      	mov	sp, r7
 800af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9e:	4770      	bx	lr

0800afa0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	4603      	mov	r3, r0
 800afa8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800afaa:	79fb      	ldrb	r3, [r7, #7]
 800afac:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800afae:	79fb      	ldrb	r3, [r7, #7]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d102      	bne.n	800afba <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800afb4:	2301      	movs	r3, #1
 800afb6:	73fb      	strb	r3, [r7, #15]
 800afb8:	e001      	b.n	800afbe <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800afba:	2300      	movs	r3, #0
 800afbc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800afbe:	7bfb      	ldrb	r3, [r7, #15]
 800afc0:	461a      	mov	r2, r3
 800afc2:	2101      	movs	r1, #1
 800afc4:	4803      	ldr	r0, [pc, #12]	; (800afd4 <MX_DriverVbusFS+0x34>)
 800afc6:	f7f7 fc91 	bl	80028ec <HAL_GPIO_WritePin>
}
 800afca:	bf00      	nop
 800afcc:	3710      	adds	r7, #16
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop
 800afd4:	40020800 	.word	0x40020800

0800afd8 <__errno>:
 800afd8:	4b01      	ldr	r3, [pc, #4]	; (800afe0 <__errno+0x8>)
 800afda:	6818      	ldr	r0, [r3, #0]
 800afdc:	4770      	bx	lr
 800afde:	bf00      	nop
 800afe0:	2000003c 	.word	0x2000003c

0800afe4 <__libc_init_array>:
 800afe4:	b570      	push	{r4, r5, r6, lr}
 800afe6:	4d0d      	ldr	r5, [pc, #52]	; (800b01c <__libc_init_array+0x38>)
 800afe8:	4c0d      	ldr	r4, [pc, #52]	; (800b020 <__libc_init_array+0x3c>)
 800afea:	1b64      	subs	r4, r4, r5
 800afec:	10a4      	asrs	r4, r4, #2
 800afee:	2600      	movs	r6, #0
 800aff0:	42a6      	cmp	r6, r4
 800aff2:	d109      	bne.n	800b008 <__libc_init_array+0x24>
 800aff4:	4d0b      	ldr	r5, [pc, #44]	; (800b024 <__libc_init_array+0x40>)
 800aff6:	4c0c      	ldr	r4, [pc, #48]	; (800b028 <__libc_init_array+0x44>)
 800aff8:	f000 f8f8 	bl	800b1ec <_init>
 800affc:	1b64      	subs	r4, r4, r5
 800affe:	10a4      	asrs	r4, r4, #2
 800b000:	2600      	movs	r6, #0
 800b002:	42a6      	cmp	r6, r4
 800b004:	d105      	bne.n	800b012 <__libc_init_array+0x2e>
 800b006:	bd70      	pop	{r4, r5, r6, pc}
 800b008:	f855 3b04 	ldr.w	r3, [r5], #4
 800b00c:	4798      	blx	r3
 800b00e:	3601      	adds	r6, #1
 800b010:	e7ee      	b.n	800aff0 <__libc_init_array+0xc>
 800b012:	f855 3b04 	ldr.w	r3, [r5], #4
 800b016:	4798      	blx	r3
 800b018:	3601      	adds	r6, #1
 800b01a:	e7f2      	b.n	800b002 <__libc_init_array+0x1e>
 800b01c:	0800b228 	.word	0x0800b228
 800b020:	0800b228 	.word	0x0800b228
 800b024:	0800b228 	.word	0x0800b228
 800b028:	0800b22c 	.word	0x0800b22c

0800b02c <malloc>:
 800b02c:	4b02      	ldr	r3, [pc, #8]	; (800b038 <malloc+0xc>)
 800b02e:	4601      	mov	r1, r0
 800b030:	6818      	ldr	r0, [r3, #0]
 800b032:	f000 b863 	b.w	800b0fc <_malloc_r>
 800b036:	bf00      	nop
 800b038:	2000003c 	.word	0x2000003c

0800b03c <free>:
 800b03c:	4b02      	ldr	r3, [pc, #8]	; (800b048 <free+0xc>)
 800b03e:	4601      	mov	r1, r0
 800b040:	6818      	ldr	r0, [r3, #0]
 800b042:	f000 b80b 	b.w	800b05c <_free_r>
 800b046:	bf00      	nop
 800b048:	2000003c 	.word	0x2000003c

0800b04c <memset>:
 800b04c:	4402      	add	r2, r0
 800b04e:	4603      	mov	r3, r0
 800b050:	4293      	cmp	r3, r2
 800b052:	d100      	bne.n	800b056 <memset+0xa>
 800b054:	4770      	bx	lr
 800b056:	f803 1b01 	strb.w	r1, [r3], #1
 800b05a:	e7f9      	b.n	800b050 <memset+0x4>

0800b05c <_free_r>:
 800b05c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b05e:	2900      	cmp	r1, #0
 800b060:	d048      	beq.n	800b0f4 <_free_r+0x98>
 800b062:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b066:	9001      	str	r0, [sp, #4]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	f1a1 0404 	sub.w	r4, r1, #4
 800b06e:	bfb8      	it	lt
 800b070:	18e4      	addlt	r4, r4, r3
 800b072:	f000 f8ad 	bl	800b1d0 <__malloc_lock>
 800b076:	4a20      	ldr	r2, [pc, #128]	; (800b0f8 <_free_r+0x9c>)
 800b078:	9801      	ldr	r0, [sp, #4]
 800b07a:	6813      	ldr	r3, [r2, #0]
 800b07c:	4615      	mov	r5, r2
 800b07e:	b933      	cbnz	r3, 800b08e <_free_r+0x32>
 800b080:	6063      	str	r3, [r4, #4]
 800b082:	6014      	str	r4, [r2, #0]
 800b084:	b003      	add	sp, #12
 800b086:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b08a:	f000 b8a7 	b.w	800b1dc <__malloc_unlock>
 800b08e:	42a3      	cmp	r3, r4
 800b090:	d90b      	bls.n	800b0aa <_free_r+0x4e>
 800b092:	6821      	ldr	r1, [r4, #0]
 800b094:	1862      	adds	r2, r4, r1
 800b096:	4293      	cmp	r3, r2
 800b098:	bf04      	itt	eq
 800b09a:	681a      	ldreq	r2, [r3, #0]
 800b09c:	685b      	ldreq	r3, [r3, #4]
 800b09e:	6063      	str	r3, [r4, #4]
 800b0a0:	bf04      	itt	eq
 800b0a2:	1852      	addeq	r2, r2, r1
 800b0a4:	6022      	streq	r2, [r4, #0]
 800b0a6:	602c      	str	r4, [r5, #0]
 800b0a8:	e7ec      	b.n	800b084 <_free_r+0x28>
 800b0aa:	461a      	mov	r2, r3
 800b0ac:	685b      	ldr	r3, [r3, #4]
 800b0ae:	b10b      	cbz	r3, 800b0b4 <_free_r+0x58>
 800b0b0:	42a3      	cmp	r3, r4
 800b0b2:	d9fa      	bls.n	800b0aa <_free_r+0x4e>
 800b0b4:	6811      	ldr	r1, [r2, #0]
 800b0b6:	1855      	adds	r5, r2, r1
 800b0b8:	42a5      	cmp	r5, r4
 800b0ba:	d10b      	bne.n	800b0d4 <_free_r+0x78>
 800b0bc:	6824      	ldr	r4, [r4, #0]
 800b0be:	4421      	add	r1, r4
 800b0c0:	1854      	adds	r4, r2, r1
 800b0c2:	42a3      	cmp	r3, r4
 800b0c4:	6011      	str	r1, [r2, #0]
 800b0c6:	d1dd      	bne.n	800b084 <_free_r+0x28>
 800b0c8:	681c      	ldr	r4, [r3, #0]
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	6053      	str	r3, [r2, #4]
 800b0ce:	4421      	add	r1, r4
 800b0d0:	6011      	str	r1, [r2, #0]
 800b0d2:	e7d7      	b.n	800b084 <_free_r+0x28>
 800b0d4:	d902      	bls.n	800b0dc <_free_r+0x80>
 800b0d6:	230c      	movs	r3, #12
 800b0d8:	6003      	str	r3, [r0, #0]
 800b0da:	e7d3      	b.n	800b084 <_free_r+0x28>
 800b0dc:	6825      	ldr	r5, [r4, #0]
 800b0de:	1961      	adds	r1, r4, r5
 800b0e0:	428b      	cmp	r3, r1
 800b0e2:	bf04      	itt	eq
 800b0e4:	6819      	ldreq	r1, [r3, #0]
 800b0e6:	685b      	ldreq	r3, [r3, #4]
 800b0e8:	6063      	str	r3, [r4, #4]
 800b0ea:	bf04      	itt	eq
 800b0ec:	1949      	addeq	r1, r1, r5
 800b0ee:	6021      	streq	r1, [r4, #0]
 800b0f0:	6054      	str	r4, [r2, #4]
 800b0f2:	e7c7      	b.n	800b084 <_free_r+0x28>
 800b0f4:	b003      	add	sp, #12
 800b0f6:	bd30      	pop	{r4, r5, pc}
 800b0f8:	200000d0 	.word	0x200000d0

0800b0fc <_malloc_r>:
 800b0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fe:	1ccd      	adds	r5, r1, #3
 800b100:	f025 0503 	bic.w	r5, r5, #3
 800b104:	3508      	adds	r5, #8
 800b106:	2d0c      	cmp	r5, #12
 800b108:	bf38      	it	cc
 800b10a:	250c      	movcc	r5, #12
 800b10c:	2d00      	cmp	r5, #0
 800b10e:	4606      	mov	r6, r0
 800b110:	db01      	blt.n	800b116 <_malloc_r+0x1a>
 800b112:	42a9      	cmp	r1, r5
 800b114:	d903      	bls.n	800b11e <_malloc_r+0x22>
 800b116:	230c      	movs	r3, #12
 800b118:	6033      	str	r3, [r6, #0]
 800b11a:	2000      	movs	r0, #0
 800b11c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b11e:	f000 f857 	bl	800b1d0 <__malloc_lock>
 800b122:	4921      	ldr	r1, [pc, #132]	; (800b1a8 <_malloc_r+0xac>)
 800b124:	680a      	ldr	r2, [r1, #0]
 800b126:	4614      	mov	r4, r2
 800b128:	b99c      	cbnz	r4, 800b152 <_malloc_r+0x56>
 800b12a:	4f20      	ldr	r7, [pc, #128]	; (800b1ac <_malloc_r+0xb0>)
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	b923      	cbnz	r3, 800b13a <_malloc_r+0x3e>
 800b130:	4621      	mov	r1, r4
 800b132:	4630      	mov	r0, r6
 800b134:	f000 f83c 	bl	800b1b0 <_sbrk_r>
 800b138:	6038      	str	r0, [r7, #0]
 800b13a:	4629      	mov	r1, r5
 800b13c:	4630      	mov	r0, r6
 800b13e:	f000 f837 	bl	800b1b0 <_sbrk_r>
 800b142:	1c43      	adds	r3, r0, #1
 800b144:	d123      	bne.n	800b18e <_malloc_r+0x92>
 800b146:	230c      	movs	r3, #12
 800b148:	6033      	str	r3, [r6, #0]
 800b14a:	4630      	mov	r0, r6
 800b14c:	f000 f846 	bl	800b1dc <__malloc_unlock>
 800b150:	e7e3      	b.n	800b11a <_malloc_r+0x1e>
 800b152:	6823      	ldr	r3, [r4, #0]
 800b154:	1b5b      	subs	r3, r3, r5
 800b156:	d417      	bmi.n	800b188 <_malloc_r+0x8c>
 800b158:	2b0b      	cmp	r3, #11
 800b15a:	d903      	bls.n	800b164 <_malloc_r+0x68>
 800b15c:	6023      	str	r3, [r4, #0]
 800b15e:	441c      	add	r4, r3
 800b160:	6025      	str	r5, [r4, #0]
 800b162:	e004      	b.n	800b16e <_malloc_r+0x72>
 800b164:	6863      	ldr	r3, [r4, #4]
 800b166:	42a2      	cmp	r2, r4
 800b168:	bf0c      	ite	eq
 800b16a:	600b      	streq	r3, [r1, #0]
 800b16c:	6053      	strne	r3, [r2, #4]
 800b16e:	4630      	mov	r0, r6
 800b170:	f000 f834 	bl	800b1dc <__malloc_unlock>
 800b174:	f104 000b 	add.w	r0, r4, #11
 800b178:	1d23      	adds	r3, r4, #4
 800b17a:	f020 0007 	bic.w	r0, r0, #7
 800b17e:	1ac2      	subs	r2, r0, r3
 800b180:	d0cc      	beq.n	800b11c <_malloc_r+0x20>
 800b182:	1a1b      	subs	r3, r3, r0
 800b184:	50a3      	str	r3, [r4, r2]
 800b186:	e7c9      	b.n	800b11c <_malloc_r+0x20>
 800b188:	4622      	mov	r2, r4
 800b18a:	6864      	ldr	r4, [r4, #4]
 800b18c:	e7cc      	b.n	800b128 <_malloc_r+0x2c>
 800b18e:	1cc4      	adds	r4, r0, #3
 800b190:	f024 0403 	bic.w	r4, r4, #3
 800b194:	42a0      	cmp	r0, r4
 800b196:	d0e3      	beq.n	800b160 <_malloc_r+0x64>
 800b198:	1a21      	subs	r1, r4, r0
 800b19a:	4630      	mov	r0, r6
 800b19c:	f000 f808 	bl	800b1b0 <_sbrk_r>
 800b1a0:	3001      	adds	r0, #1
 800b1a2:	d1dd      	bne.n	800b160 <_malloc_r+0x64>
 800b1a4:	e7cf      	b.n	800b146 <_malloc_r+0x4a>
 800b1a6:	bf00      	nop
 800b1a8:	200000d0 	.word	0x200000d0
 800b1ac:	200000d4 	.word	0x200000d4

0800b1b0 <_sbrk_r>:
 800b1b0:	b538      	push	{r3, r4, r5, lr}
 800b1b2:	4d06      	ldr	r5, [pc, #24]	; (800b1cc <_sbrk_r+0x1c>)
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	4604      	mov	r4, r0
 800b1b8:	4608      	mov	r0, r1
 800b1ba:	602b      	str	r3, [r5, #0]
 800b1bc:	f7f6 ffc8 	bl	8002150 <_sbrk>
 800b1c0:	1c43      	adds	r3, r0, #1
 800b1c2:	d102      	bne.n	800b1ca <_sbrk_r+0x1a>
 800b1c4:	682b      	ldr	r3, [r5, #0]
 800b1c6:	b103      	cbz	r3, 800b1ca <_sbrk_r+0x1a>
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	bd38      	pop	{r3, r4, r5, pc}
 800b1cc:	20000a14 	.word	0x20000a14

0800b1d0 <__malloc_lock>:
 800b1d0:	4801      	ldr	r0, [pc, #4]	; (800b1d8 <__malloc_lock+0x8>)
 800b1d2:	f000 b809 	b.w	800b1e8 <__retarget_lock_acquire_recursive>
 800b1d6:	bf00      	nop
 800b1d8:	20000a1c 	.word	0x20000a1c

0800b1dc <__malloc_unlock>:
 800b1dc:	4801      	ldr	r0, [pc, #4]	; (800b1e4 <__malloc_unlock+0x8>)
 800b1de:	f000 b804 	b.w	800b1ea <__retarget_lock_release_recursive>
 800b1e2:	bf00      	nop
 800b1e4:	20000a1c 	.word	0x20000a1c

0800b1e8 <__retarget_lock_acquire_recursive>:
 800b1e8:	4770      	bx	lr

0800b1ea <__retarget_lock_release_recursive>:
 800b1ea:	4770      	bx	lr

0800b1ec <_init>:
 800b1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ee:	bf00      	nop
 800b1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1f2:	bc08      	pop	{r3}
 800b1f4:	469e      	mov	lr, r3
 800b1f6:	4770      	bx	lr

0800b1f8 <_fini>:
 800b1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1fa:	bf00      	nop
 800b1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1fe:	bc08      	pop	{r3}
 800b200:	469e      	mov	lr, r3
 800b202:	4770      	bx	lr
