Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,4300
design__instance__area,51946.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0010776082053780556
power__switching__total,0.0005299421027302742
power__leakage__total,9.573124089001794E-7
power__total,0.0016085075912997127
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.68585439269189
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.316962465245855
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10795925570202235
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.619979751751904
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107959
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,5.886342
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.592978460895557
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,5.6537647275251715
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6112837076209818
timing__setup__ws__corner:nom_slow_1p08V_125C,0.5172769026197822
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.611284
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,0.517277
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.6533102022060353
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.351840344595473
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2888488419096769
timing__setup__ws__corner:nom_typ_1p20V_25C,3.9195123811520096
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.288849
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,3.919512
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,3.68585439269189
clock__skew__worst_setup,4.316962465245855
timing__hold__ws,0.10795925570202235
timing__setup__ws,0.5172769026197822
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107959
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.517277
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,4300
design__instance__area__stdcell,51946.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.864198
design__instance__utilization__stdcell,0.864198
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,3
design__instance__area__class:buffer,25.4016
design__instance__count__class:inverter,153
design__instance__area__class:inverter,874.541
design__instance__count__class:sequential_cell,255
design__instance__area__class:sequential_cell,10837.4
design__instance__count__class:multi_input_combinational_cell,3317
design__instance__area__class:multi_input_combinational_cell,33439.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,477
design__instance__area__class:timing_repair_buffer,5969.38
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,106348
design__violations,0
design__instance__count__class:clock_buffer,78
design__instance__area__class:clock_buffer,707.616
design__instance__count__class:clock_inverter,17
design__instance__area__class:clock_inverter,92.5344
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,177
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4484
route__net__special,2
route__drc_errors__iter:0,3631
route__wirelength__iter:0,121506
route__drc_errors__iter:1,2034
route__wirelength__iter:1,120645
route__drc_errors__iter:2,2176
route__wirelength__iter:2,120673
route__drc_errors__iter:3,413
route__wirelength__iter:3,119206
route__drc_errors__iter:4,58
route__wirelength__iter:4,119158
route__drc_errors__iter:5,25
route__wirelength__iter:5,119134
route__drc_errors__iter:6,12
route__wirelength__iter:6,119128
route__drc_errors__iter:7,6
route__wirelength__iter:7,119128
route__drc_errors__iter:8,0
route__wirelength__iter:8,119133
route__drc_errors,0
route__wirelength,119133
route__vias,30965
route__vias__singlecut,30965
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,629.24
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,152
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,152
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,152
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,152
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000289414
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000280688
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000983875
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000280688
design_powergrid__voltage__worst,0.0000280688
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000289414
design_powergrid__drop__worst__net:VPWR,0.0000289414
design_powergrid__voltage__worst__net:VGND,0.0000280688
design_powergrid__drop__worst__net:VGND,0.0000280688
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000997999999999999931545209552741226843863842077553272247314453125
ir__drop__worst,0.00002890000000000000112744015512422635083567001856863498687744140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
