
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 85 fc  	addi	a0, a0, -56

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 06 fc  	addi	a2, a2, -64
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <bpnn_layerforward_ocl>:
800000b8: 13 01 01 01  	addi	sp, sp, 16
800000bc: 13 02 42 01  	addi	tp, tp, 20
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 28 11 fe  	sw	ra, -16(sp)
800000cc: 0b 20 80 04  	regext	zero, zero, 72
800000d0: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
800000d4: 0b 20 80 04  	regext	zero, zero, 72
800000d8: 2b 2c 20 fe  	vsw.v	v2, -8(v0)
800000dc: 0b 20 80 04  	regext	zero, zero, 72
800000e0: 2b 2a 30 fe  	vsw.v	v3, -12(v0)
800000e4: 0b 20 80 04  	regext	zero, zero, 72
800000e8: 2b 28 40 fe  	vsw.v	v4, -16(v0)
800000ec: 0b 20 80 04  	regext	zero, zero, 72
800000f0: 2b 26 50 fe  	vsw.v	v5, -20(v0)
800000f4: 83 22 45 01  	lw	t0, 20(a0)
800000f8: 03 23 05 01  	lw	t1, 16(a0)
800000fc: 83 23 c5 00  	lw	t2, 12(a0)
80000100: 57 c2 03 5e  	vmv.v.x	v4, t2
80000104: 23 2e 71 fe  	sw	t2, -4(sp)
80000108: 83 23 85 00  	lw	t2, 8(a0)
8000010c: 57 c2 03 5e  	vmv.v.x	v4, t2
80000110: 23 2a a1 fe  	sw	a0, -12(sp)
80000114: 83 24 c5 01  	lw	s1, 28(a0)
80000118: 23 2c 91 fe  	sw	s1, -8(sp)
8000011c: 0b 20 10 00  	regext	zero, zero, 1
80000120: d7 c1 02 5e  	vmv.v.x	v3, t0
80000124: 0b 20 10 00  	regext	zero, zero, 1
80000128: 57 42 03 5e  	vmv.v.x	v4, t1
8000012c: 0b 20 10 00  	regext	zero, zero, 1
80000130: d7 c2 03 5e  	vmv.v.x	v5, t2
80000134: 93 02 10 00  	li	t0, 1
80000138: 57 c0 02 5e  	vmv.v.x	v0, t0
8000013c: ef 00 c0 38  	jal	0x800004c8 <_Z12get_group_idj>
80000140: 0b 20 10 00  	regext	zero, zero, 1
80000144: d7 40 00 02  	vadd.vx	v1, v0, zero
80000148: 57 40 00 5e  	vmv.v.x	v0, zero
8000014c: ef 00 80 3e  	jal	0x80000534 <_Z12get_local_idj>
80000150: 0b 20 10 00  	regext	zero, zero, 1
80000154: 57 41 00 02  	vadd.vx	v2, v0, zero
80000158: 93 02 10 00  	li	t0, 1
8000015c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000160: ef 00 40 3d  	jal	0x80000534 <_Z12get_local_idj>
80000164: 83 23 81 ff  	lw	t2, -8(sp)
80000168: 57 c2 03 5e  	vmv.v.x	v4, t2
8000016c: 57 42 00 5e  	vmv.v.x	v4, zero
80000170: 93 82 13 00  	addi	t0, t2, 1
80000174: 0b 20 00 04  	regext	zero, zero, 64
80000178: d7 30 12 96  	vsll.vi	v1, v1, 4
8000017c: d7 81 00 02  	vadd.vv	v3, v0, v1
80000180: 0b 20 00 04  	regext	zero, zero, 64
80000184: d7 c0 23 02  	vadd.vx	v1, v2, t2
80000188: 57 41 30 02  	vadd.vx	v2, v3, zero
8000018c: 57 e1 12 a6  	vmadd.vx	v2, t0, v1
80000190: 57 31 21 02  	vadd.vi	v2, v2, 2
80000194: d7 30 01 96  	vsll.vi	v1, v0, 2

80000198 <.Lpcrel_hi0>:
80000198: 17 03 00 00  	auipc	t1, 0
8000019c: 5b 30 43 03  	setrpc	zero, t1, 52
800001a0: 0b 20 00 04  	regext	zero, zero, 64
800001a4: 5b 14 22 02  	vbne	v2, v4, 0x800001cc <.LBB0_2>
800001a8: 83 22 41 ff  	lw	t0, -12(sp)
800001ac: 83 a2 02 00  	lw	t0, 0(t0)
800001b0: 57 c2 02 5e  	vmv.v.x	v4, t0
800001b4: d7 31 31 96  	vsll.vi	v3, v3, 2
800001b8: d7 01 32 02  	vadd.vv	v3, v3, v4
800001bc: fb a1 41 00  	vlw12.v	v3, 4(v3)
800001c0: 0b 20 00 04  	regext	zero, zero, 64
800001c4: 57 82 40 02  	vadd.vv	v4, v4, v1
800001c8: 7b 60 32 00  	vsw12.v	v3, 0(v4)

800001cc <.LBB0_2>:
800001cc: 5b 20 00 00  	join	zero, zero, 0
800001d0: 0b c0 00 04  	barrier	x0, x0, 1
800001d4: 57 31 21 96  	vsll.vi	v2, v2, 2
800001d8: 0b 20 00 04  	regext	zero, zero, 64
800001dc: 57 01 51 02  	vadd.vv	v2, v5, v2
800001e0: fb 21 01 00  	vlw12.v	v3, 0(v2)
800001e4: 57 32 02 96  	vsll.vi	v4, v0, 4
800001e8: 0b 20 80 00  	regext	zero, zero, 8
800001ec: 57 02 41 02  	vadd.vv	v4, v4, v2
800001f0: 57 32 41 96  	vsll.vi	v4, v4, 2
800001f4: 0b 20 00 04  	regext	zero, zero, 64
800001f8: d7 02 32 02  	vadd.vv	v5, v3, v4
800001fc: 7b e0 32 00  	vsw12.v	v3, 0(v5)
80000200: 0b c0 00 04  	barrier	x0, x0, 1
80000204: 7b a3 02 00  	vlw12.v	v6, 0(v5)
80000208: 0b 20 00 04  	regext	zero, zero, 64
8000020c: d7 81 40 02  	vadd.vv	v3, v4, v1
80000210: fb a3 01 00  	vlw12.v	v7, 0(v3)
80000214: 83 22 c1 ff  	lw	t0, -4(sp)
80000218: d7 c1 02 5e  	vmv.v.x	v3, t0
8000021c: 57 93 63 92  	vfmul.vv	v6, v6, v7
80000220: 7b e0 62 00  	vsw12.v	v6, 0(v5)
80000224: 0b c0 00 04  	barrier	x0, x0, 1
80000228: 93 02 10 01  	li	t0, 17
8000022c: 93 03 10 00  	li	t2, 1
80000230: 93 04 10 00  	li	s1, 1
80000234: 6f 00 40 01  	j	0x80000248 <.LBB0_4>

80000238 <.LBB0_3>:
80000238: 5b 20 00 00  	join	zero, zero, 0
8000023c: 93 93 13 00  	slli	t2, t2, 1
80000240: 0b c0 00 04  	barrier	x0, x0, 1
80000244: 63 fa 53 04  	bgeu	t2, t0, 0x80000298 <.LBB0_6>

80000248 <.LBB0_4>:
80000248: 57 43 00 5e  	vmv.v.x	v6, zero
8000024c: 33 83 93 40  	sub	t1, t2, s1
80000250: d7 43 03 5e  	vmv.v.x	v7, t1
80000254: d7 03 70 26  	vand.vv	v7, v7, v0

80000258 <.Lpcrel_hi1>:
80000258: 17 03 00 00  	auipc	t1, 0
8000025c: 5b 30 03 fe  	setrpc	zero, t1, -32
80000260: db 1c 73 fc  	vbne	v7, v6, 0x80000238 <.LBB0_3>
80000264: 7b a3 02 00  	vlw12.v	v6, 0(v5)
80000268: 13 d3 13 00  	srli	t1, t2, 1
8000026c: d7 43 03 02  	vadd.vx	v7, v0, t1
80000270: d7 33 72 96  	vsll.vi	v7, v7, 4
80000274: 0b 20 80 00  	regext	zero, zero, 8
80000278: d7 03 71 02  	vadd.vv	v7, v7, v2
8000027c: d7 33 71 96  	vsll.vi	v7, v7, 2
80000280: 0b 20 00 04  	regext	zero, zero, 64
80000284: d7 83 33 02  	vadd.vv	v7, v3, v7
80000288: fb a3 03 00  	vlw12.v	v7, 0(v7)
8000028c: 57 93 63 02  	vfadd.vv	v6, v6, v7
80000290: 7b e0 62 00  	vsw12.v	v6, 0(v5)
80000294: 6f f0 5f fa  	j	0x80000238 <.LBB0_3>

80000298 <.LBB0_6>:
80000298: fb a2 02 00  	vlw12.v	v5, 0(v5)
8000029c: 57 43 00 5e  	vmv.v.x	v6, zero
800002a0: 7b 60 51 00  	vsw12.v	v5, 0(v2)
800002a4: 0b c0 00 04  	barrier	x0, x0, 1

800002a8 <.Lpcrel_hi2>:
800002a8: 17 03 00 00  	auipc	t1, 0
800002ac: 5b 30 43 03  	setrpc	zero, t1, 52
800002b0: 0b 20 00 04  	regext	zero, zero, 64
800002b4: 5b 14 23 02  	vbne	v2, v6, 0x800002dc <.LBB0_8>
800002b8: 0b 20 00 04  	regext	zero, zero, 64
800002bc: d7 80 30 02  	vadd.vv	v1, v3, v1
800002c0: fb a0 00 00  	vlw12.v	v1, 0(v1)
800002c4: 0b 20 10 00  	regext	zero, zero, 1
800002c8: d7 20 02 a6  	vmadd.vv	v1, v4, v0
800002cc: 0b 20 00 04  	regext	zero, zero, 64
800002d0: 57 30 11 96  	vsll.vi	v0, v1, 2
800002d4: 57 00 30 02  	vadd.vv	v0, v3, v0
800002d8: 7b 60 10 00  	vsw12.v	v1, 0(v0)

800002dc <.LBB0_8>:
800002dc: 5b 20 00 00  	join	zero, zero, 0
800002e0: 83 20 01 ff  	lw	ra, -16(sp)
800002e4: 0b 20 90 00  	regext	zero, zero, 9
800002e8: ab 20 c0 7f  	vlw.v	v1, -4(v0)
800002ec: 0b 20 90 00  	regext	zero, zero, 9
800002f0: 2b 21 80 7f  	vlw.v	v2, -8(v0)
800002f4: 0b 20 90 00  	regext	zero, zero, 9
800002f8: ab 21 40 7f  	vlw.v	v3, -12(v0)
800002fc: 0b 20 90 00  	regext	zero, zero, 9
80000300: 2b 22 00 7f  	vlw.v	v4, -16(v0)
80000304: 0b 20 90 00  	regext	zero, zero, 9
80000308: ab 22 c0 7e  	vlw.v	v5, -20(v0)
8000030c: 13 01 01 ff  	addi	sp, sp, -16
80000310: 13 02 c2 fe  	addi	tp, tp, -20
80000314: 0b 20 10 00  	regext	zero, zero, 1
80000318: 57 40 02 5e  	vmv.v.x	v0, tp
8000031c: 67 80 00 00  	ret

80000320 <bpnn_adjust_weights_ocl>:
80000320: 13 01 81 01  	addi	sp, sp, 24
80000324: 13 02 82 00  	addi	tp, tp, 8
80000328: 0b 20 10 00  	regext	zero, zero, 1
8000032c: 57 40 02 5e  	vmv.v.x	v0, tp
80000330: 23 24 11 fe  	sw	ra, -24(sp)
80000334: 0b 20 80 04  	regext	zero, zero, 72
80000338: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
8000033c: 0b 20 80 04  	regext	zero, zero, 72
80000340: 2b 2c 20 fe  	vsw.v	v2, -8(v0)
80000344: 83 22 05 01  	lw	t0, 16(a0)
80000348: 23 28 51 fe  	sw	t0, -16(sp)
8000034c: 83 22 45 01  	lw	t0, 20(a0)
80000350: 23 26 51 fe  	sw	t0, -20(sp)
80000354: 83 22 85 00  	lw	t0, 8(a0)
80000358: 23 2e 51 fe  	sw	t0, -4(sp)
8000035c: 83 22 05 00  	lw	t0, 0(a0)
80000360: 23 2c 51 fe  	sw	t0, -8(sp)
80000364: 83 22 45 00  	lw	t0, 4(a0)
80000368: 23 2a 51 fe  	sw	t0, -12(sp)
8000036c: 93 02 10 00  	li	t0, 1
80000370: 57 c0 02 5e  	vmv.v.x	v0, t0
80000374: ef 00 40 15  	jal	0x800004c8 <_Z12get_group_idj>
80000378: 0b 20 10 00  	regext	zero, zero, 1
8000037c: d7 40 00 02  	vadd.vx	v1, v0, zero
80000380: 57 40 00 5e  	vmv.v.x	v0, zero
80000384: ef 00 00 1b  	jal	0x80000534 <_Z12get_local_idj>
80000388: 0b 20 10 00  	regext	zero, zero, 1
8000038c: 57 41 00 02  	vadd.vx	v2, v0, zero
80000390: 93 02 10 00  	li	t0, 1
80000394: 57 c0 02 5e  	vmv.v.x	v0, t0
80000398: ef 00 c0 19  	jal	0x80000534 <_Z12get_local_idj>
8000039c: 83 24 c1 fe  	lw	s1, -20(sp)
800003a0: 83 23 01 ff  	lw	t2, -16(sp)
800003a4: d7 41 00 5e  	vmv.v.x	v3, zero
800003a8: 83 22 41 ff  	lw	t0, -12(sp)
800003ac: 93 82 12 00  	addi	t0, t0, 1
800003b0: 0b 20 00 04  	regext	zero, zero, 64
800003b4: d7 30 12 96  	vsll.vi	v1, v1, 4
800003b8: 57 82 00 02  	vadd.vv	v4, v0, v1
800003bc: 0b 20 00 04  	regext	zero, zero, 64
800003c0: d7 b0 20 02  	vadd.vi	v1, v2, 1
800003c4: 57 c1 12 02  	vadd.vx	v2, v1, t0
800003c8: d7 c2 02 5e  	vmv.v.x	v5, t0
800003cc: 57 33 41 96  	vsll.vi	v6, v4, 2
800003d0: 57 a2 22 a6  	vmadd.vv	v4, v5, v2
800003d4: 57 31 11 96  	vsll.vi	v2, v1, 2
800003d8: 03 23 81 ff  	lw	t1, -8(sp)
800003dc: d7 40 23 02  	vadd.vx	v1, v2, t1
800003e0: fb a2 00 00  	vlw12.v	v5, 0(v1)
800003e4: b7 32 00 80  	lui	t0, 524291
800003e8: 83 a2 82 00  	lw	t0, 8(t0)
800003ec: d7 c3 02 5e  	vmv.v.x	v7, t0
800003f0: d7 92 53 92  	vfmul.vv	v5, v5, v7
800003f4: 03 23 c1 ff  	lw	t1, -4(sp)
800003f8: 57 43 63 02  	vadd.vx	v6, v6, t1
800003fc: 57 32 41 96  	vsll.vi	v4, v4, 2
80000400: 57 c4 44 02  	vadd.vx	v8, v4, s1
80000404: fb 24 04 00  	vlw12.v	v9, 0(v8)
80000408: 7b 25 43 00  	vlw12.v	v10, 4(v6)
8000040c: d7 94 93 92  	vfmul.vv	v9, v9, v7
80000410: d7 12 95 a2  	vfmadd.vv	v5, v10, v9
80000414: 57 c2 43 02  	vadd.vx	v4, v4, t2
80000418: fb 24 02 00  	vlw12.v	v9, 0(v4)
8000041c: d7 92 92 02  	vfadd.vv	v5, v9, v5
80000420: 7b 60 52 00  	vsw12.v	v5, 0(v4)
80000424: 7b a2 00 00  	vlw12.v	v4, 0(v1)
80000428: fb 22 04 00  	vlw12.v	v5, 0(v8)
8000042c: 7b 23 43 00  	vlw12.v	v6, 4(v6)
80000430: 57 92 43 92  	vfmul.vv	v4, v4, v7
80000434: d7 92 53 92  	vfmul.vv	v5, v5, v7
80000438: 57 12 53 a2  	vfmadd.vv	v4, v6, v5
8000043c: 7b 60 44 00  	vsw12.v	v4, 0(v8)
80000440: 0b 20 80 00  	regext	zero, zero, 8
80000444: 57 80 00 2a  	vor.vv	v0, v0, v1
80000448: 0b c0 00 04  	barrier	x0, x0, 1

8000044c <.Lpcrel_hi3>:
8000044c: 17 03 00 00  	auipc	t1, 0
80000450: 5b 30 03 05  	setrpc	zero, t1, 80
80000454: 5b 94 01 04  	vbne	v0, v3, 0x8000049c <.LBB1_2>
80000458: 57 c0 04 5e  	vmv.v.x	v0, s1
8000045c: d7 c1 03 5e  	vmv.v.x	v3, t2
80000460: 7b a2 00 00  	vlw12.v	v4, 0(v1)
80000464: 57 00 01 02  	vadd.vv	v0, v0, v2
80000468: fb 22 00 00  	vlw12.v	v5, 0(v0)
8000046c: 57 c3 02 5e  	vmv.v.x	v6, t0
80000470: 57 01 31 02  	vadd.vv	v2, v3, v2
80000474: fb 21 01 00  	vlw12.v	v3, 0(v2)
80000478: d7 12 53 92  	vfmul.vv	v5, v5, v6
8000047c: 57 12 53 a2  	vfmadd.vv	v4, v6, v5
80000480: d7 11 32 02  	vfadd.vv	v3, v3, v4
80000484: 7b 60 31 00  	vsw12.v	v3, 0(v2)
80000488: 7b 21 00 00  	vlw12.v	v2, 0(v0)
8000048c: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000490: 57 11 23 92  	vfmul.vv	v2, v2, v6
80000494: d7 10 23 a2  	vfmadd.vv	v1, v6, v2
80000498: 7b 60 10 00  	vsw12.v	v1, 0(v0)

8000049c <.LBB1_2>:
8000049c: 5b 20 00 00  	join	zero, zero, 0
800004a0: 83 20 81 fe  	lw	ra, -24(sp)
800004a4: 0b 20 90 00  	regext	zero, zero, 9
800004a8: ab 20 c0 7f  	vlw.v	v1, -4(v0)
800004ac: 0b 20 90 00  	regext	zero, zero, 9
800004b0: 2b 21 80 7f  	vlw.v	v2, -8(v0)
800004b4: 13 01 81 fe  	addi	sp, sp, -24
800004b8: 13 02 82 ff  	addi	tp, tp, -8
800004bc: 0b 20 10 00  	regext	zero, zero, 1
800004c0: 57 40 02 5e  	vmv.v.x	v0, tp
800004c4: 67 80 00 00  	ret

800004c8 <_Z12get_group_idj>:
800004c8: 13 01 41 00  	addi	sp, sp, 4
800004cc: 23 2e 11 fe  	sw	ra, -4(sp)
800004d0: 93 02 20 00  	li	t0, 2
800004d4: d7 c0 02 5e  	vmv.v.x	v1, t0

800004d8 <.Lpcrel_hi0>:
800004d8: 17 03 00 00  	auipc	t1, 0
800004dc: 5b 30 c3 04  	setrpc	zero, t1, 76
800004e0: 5b 88 00 02  	vbeq	v0, v1, 0x80000510 <.LBB0_4>
800004e4: 93 02 10 00  	li	t0, 1
800004e8: d7 c0 02 5e  	vmv.v.x	v1, t0

800004ec <.Lpcrel_hi1>:
800004ec: 17 03 00 00  	auipc	t1, 0
800004f0: 5b 30 83 03  	setrpc	zero, t1, 56
800004f4: 5b 82 00 02  	vbeq	v0, v1, 0x80000518 <.LBB0_5>
800004f8: d7 40 00 5e  	vmv.v.x	v1, zero

800004fc <.Lpcrel_hi2>:
800004fc: 17 03 00 00  	auipc	t1, 0
80000500: 5b 30 83 02  	setrpc	zero, t1, 40
80000504: 5b 9e 00 00  	vbne	v0, v1, 0x80000520 <.LBB0_6>
80000508: ef 00 c0 10  	jal	0x80000614 <__builtin_riscv_workgroup_id_x>
8000050c: 6f 00 80 01  	j	0x80000524 <.LBB0_7>

80000510 <.LBB0_4>:
80000510: ef 00 c0 11  	jal	0x8000062c <__builtin_riscv_workgroup_id_z>
80000514: 6f 00 00 01  	j	0x80000524 <.LBB0_7>

80000518 <.LBB0_5>:
80000518: ef 00 80 10  	jal	0x80000620 <__builtin_riscv_workgroup_id_y>
8000051c: 6f 00 80 00  	j	0x80000524 <.LBB0_7>

80000520 <.LBB0_6>:
80000520: 57 40 00 5e  	vmv.v.x	v0, zero

80000524 <.LBB0_7>:
80000524: 5b 20 00 00  	join	zero, zero, 0
80000528: 83 20 c1 ff  	lw	ra, -4(sp)
8000052c: 13 01 c1 ff  	addi	sp, sp, -4
80000530: 67 80 00 00  	ret

80000534 <_Z12get_local_idj>:
80000534: 13 01 41 00  	addi	sp, sp, 4
80000538: 23 2e 11 fe  	sw	ra, -4(sp)
8000053c: 93 02 20 00  	li	t0, 2
80000540: d7 c0 02 5e  	vmv.v.x	v1, t0

80000544 <.Lpcrel_hi0>:
80000544: 17 03 00 00  	auipc	t1, 0
80000548: 5b 30 c3 04  	setrpc	zero, t1, 76
8000054c: 5b 88 00 02  	vbeq	v0, v1, 0x8000057c <.LBB0_4>
80000550: 93 02 10 00  	li	t0, 1
80000554: d7 c0 02 5e  	vmv.v.x	v1, t0

80000558 <.Lpcrel_hi1>:
80000558: 17 03 00 00  	auipc	t1, 0
8000055c: 5b 30 83 03  	setrpc	zero, t1, 56
80000560: 5b 82 00 02  	vbeq	v0, v1, 0x80000584 <.LBB0_5>
80000564: d7 40 00 5e  	vmv.v.x	v1, zero

80000568 <.Lpcrel_hi2>:
80000568: 17 03 00 00  	auipc	t1, 0
8000056c: 5b 30 83 02  	setrpc	zero, t1, 40
80000570: 5b 9e 00 00  	vbne	v0, v1, 0x8000058c <.LBB0_6>
80000574: ef 00 40 0c  	jal	0x80000638 <__builtin_riscv_workitem_id_x>
80000578: 6f 00 80 01  	j	0x80000590 <.LBB0_7>

8000057c <.LBB0_4>:
8000057c: ef 00 40 14  	jal	0x800006c0 <__builtin_riscv_workitem_id_z>
80000580: 6f 00 00 01  	j	0x80000590 <.LBB0_7>

80000584 <.LBB0_5>:
80000584: ef 00 40 0e  	jal	0x80000668 <__builtin_riscv_workitem_id_y>
80000588: 6f 00 80 00  	j	0x80000590 <.LBB0_7>

8000058c <.LBB0_6>:
8000058c: 57 40 00 5e  	vmv.v.x	v0, zero

80000590 <.LBB0_7>:
80000590: 5b 20 00 00  	join	zero, zero, 0
80000594: 83 20 c1 ff  	lw	ra, -4(sp)
80000598: 13 01 c1 ff  	addi	sp, sp, -4
8000059c: 67 80 00 00  	ret

800005a0 <__builtin_riscv_global_linear_id>:
800005a0: 13 01 41 00  	addi	sp, sp, 4
800005a4: 23 2e 11 fe  	sw	ra, -4(sp)
800005a8: f3 26 30 80  	csrr	a3, 2051
800005ac: 83 a2 86 00  	lw	t0, 8(a3)
800005b0: ef 00 40 16  	jal	0x80000714 <__builtin_riscv_global_id_x>
800005b4: 83 ae 46 02  	lw	t4, 36(a3)
800005b8: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
800005bc: 13 0f 10 00  	li	t5, 1
800005c0: 63 82 e2 05  	beq	t0, t5, 0x80000604 <.GLR>

800005c4 <.GL_2DIM>:
800005c4: ef 00 40 18  	jal	0x80000748 <__builtin_riscv_global_id_y>
800005c8: 83 af c6 00  	lw	t6, 12(a3)
800005cc: 03 af 86 02  	lw	t5, 40(a3)
800005d0: 57 43 0f 0a  	vsub.vx	v6, v0, t5
800005d4: 57 e3 6f 96  	vmul.vx	v6, v6, t6
800005d8: d7 02 53 02  	vadd.vv	v5, v5, v6
800005dc: 13 0f 20 00  	li	t5, 2
800005e0: 63 82 e2 03  	beq	t0, t5, 0x80000604 <.GLR>

800005e4 <.GL_3DIM>:
800005e4: ef 00 40 19  	jal	0x80000778 <__builtin_riscv_global_id_z>
800005e8: 83 af c6 00  	lw	t6, 12(a3)
800005ec: 03 a3 06 01  	lw	t1, 16(a3)
800005f0: 03 af c6 02  	lw	t5, 44(a3)
800005f4: 57 43 0f 0a  	vsub.vx	v6, v0, t5
800005f8: 57 e3 6f 96  	vmul.vx	v6, v6, t6
800005fc: 57 63 63 96  	vmul.vx	v6, v6, t1
80000600: d7 02 53 02  	vadd.vv	v5, v5, v6

80000604 <.GLR>:
80000604: 57 40 50 02  	vadd.vx	v0, v5, zero
80000608: 83 20 c1 ff  	lw	ra, -4(sp)
8000060c: 13 01 c1 ff  	addi	sp, sp, -4
80000610: 67 80 00 00  	ret

80000614 <__builtin_riscv_workgroup_id_x>:
80000614: 73 25 80 80  	csrr	a0, 2056
80000618: 57 40 05 5e  	vmv.v.x	v0, a0
8000061c: 67 80 00 00  	ret

80000620 <__builtin_riscv_workgroup_id_y>:
80000620: 73 25 90 80  	csrr	a0, 2057
80000624: 57 40 05 5e  	vmv.v.x	v0, a0
80000628: 67 80 00 00  	ret

8000062c <__builtin_riscv_workgroup_id_z>:
8000062c: 73 25 a0 80  	csrr	a0, 2058
80000630: 57 40 05 5e  	vmv.v.x	v0, a0
80000634: 67 80 00 00  	ret

80000638 <__builtin_riscv_workitem_id_x>:
80000638: 13 01 41 00  	addi	sp, sp, 4
8000063c: 23 2e 11 fe  	sw	ra, -4(sp)
80000640: 73 25 30 80  	csrr	a0, 2051
80000644: 83 22 85 00  	lw	t0, 8(a0)
80000648: 73 23 00 80  	csrr	t1, 2048
8000064c: 57 a1 08 52  	vid.v	v2
80000650: 57 40 23 02  	vadd.vx	v0, v2, t1
80000654: 03 2e 85 01  	lw	t3, 24(a0)
80000658: 57 60 0e 8a  	vremu.vx	v0, v0, t3
8000065c: 83 20 c1 ff  	lw	ra, -4(sp)
80000660: 13 01 c1 ff  	addi	sp, sp, -4
80000664: 67 80 00 00  	ret

80000668 <__builtin_riscv_workitem_id_y>:
80000668: 13 01 41 00  	addi	sp, sp, 4
8000066c: 23 2e 11 fe  	sw	ra, -4(sp)
80000670: 73 25 30 80  	csrr	a0, 2051
80000674: 83 22 85 00  	lw	t0, 8(a0)
80000678: 73 23 00 80  	csrr	t1, 2048
8000067c: 57 a1 08 52  	vid.v	v2
80000680: 57 40 23 02  	vadd.vx	v0, v2, t1
80000684: 03 2e 85 01  	lw	t3, 24(a0)
80000688: 83 2e c5 01  	lw	t4, 28(a0)
8000068c: 33 8f ce 03  	mul	t5, t4, t3
80000690: 57 60 0f 8a  	vremu.vx	v0, v0, t5
80000694: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000698: d7 c0 0e 5e  	vmv.v.x	v1, t4

8000069c <.hi2>:
8000069c: 17 03 00 00  	auipc	t1, 0
800006a0: 5b 30 43 01  	setrpc	zero, t1, 20
800006a4: 5b c6 00 00  	vblt	v0, v1, 0x800006b0 <.end2>
800006a8: 13 0f f0 ff  	li	t5, -1
800006ac: 57 40 1f 02  	vadd.vx	v0, v1, t5

800006b0 <.end2>:
800006b0: 5b 20 00 00  	join	zero, zero, 0
800006b4: 83 20 c1 ff  	lw	ra, -4(sp)
800006b8: 13 01 c1 ff  	addi	sp, sp, -4
800006bc: 67 80 00 00  	ret

800006c0 <__builtin_riscv_workitem_id_z>:
800006c0: 13 01 41 00  	addi	sp, sp, 4
800006c4: 23 2e 11 fe  	sw	ra, -4(sp)
800006c8: 73 25 30 80  	csrr	a0, 2051
800006cc: 73 23 00 80  	csrr	t1, 2048
800006d0: 57 a1 08 52  	vid.v	v2
800006d4: 57 40 23 02  	vadd.vx	v0, v2, t1
800006d8: 03 2e 85 01  	lw	t3, 24(a0)
800006dc: 83 2e c5 01  	lw	t4, 28(a0)
800006e0: 03 2f 05 02  	lw	t5, 32(a0)
800006e4: b3 8e ce 03  	mul	t4, t4, t3
800006e8: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
800006ec: d7 40 0f 5e  	vmv.v.x	v1, t5

800006f0 <.hi3>:
800006f0: 17 03 00 00  	auipc	t1, 0
800006f4: 5b 30 43 01  	setrpc	zero, t1, 20
800006f8: 5b c6 00 00  	vblt	v0, v1, 0x80000704 <.end3>
800006fc: 13 0f f0 ff  	li	t5, -1
80000700: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000704 <.end3>:
80000704: 5b 20 00 00  	join	zero, zero, 0
80000708: 83 20 c1 ff  	lw	ra, -4(sp)
8000070c: 13 01 c1 ff  	addi	sp, sp, -4
80000710: 67 80 00 00  	ret

80000714 <__builtin_riscv_global_id_x>:
80000714: 13 01 41 00  	addi	sp, sp, 4
80000718: 23 2e 11 fe  	sw	ra, -4(sp)
8000071c: ef f0 df f1  	jal	0x80000638 <__builtin_riscv_workitem_id_x>
80000720: 73 25 30 80  	csrr	a0, 2051
80000724: 73 23 80 80  	csrr	t1, 2056
80000728: 03 2e 85 01  	lw	t3, 24(a0)
8000072c: 83 2e 45 02  	lw	t4, 36(a0)
80000730: b3 0f c3 03  	mul	t6, t1, t3
80000734: b3 8f df 01  	add	t6, t6, t4
80000738: 57 c0 0f 02  	vadd.vx	v0, v0, t6
8000073c: 83 20 c1 ff  	lw	ra, -4(sp)
80000740: 13 01 c1 ff  	addi	sp, sp, -4
80000744: 67 80 00 00  	ret

80000748 <__builtin_riscv_global_id_y>:
80000748: 13 01 41 00  	addi	sp, sp, 4
8000074c: 23 2e 11 fe  	sw	ra, -4(sp)
80000750: ef f0 9f f1  	jal	0x80000668 <__builtin_riscv_workitem_id_y>
80000754: 73 23 90 80  	csrr	t1, 2057
80000758: 83 23 c5 01  	lw	t2, 28(a0)
8000075c: 83 2e 85 02  	lw	t4, 40(a0)
80000760: 33 0e 73 02  	mul	t3, t1, t2
80000764: 33 0e de 01  	add	t3, t3, t4
80000768: 57 40 0e 02  	vadd.vx	v0, v0, t3
8000076c: 83 20 c1 ff  	lw	ra, -4(sp)
80000770: 13 01 c1 ff  	addi	sp, sp, -4
80000774: 67 80 00 00  	ret

80000778 <__builtin_riscv_global_id_z>:
80000778: 13 01 41 00  	addi	sp, sp, 4
8000077c: 23 2e 11 fe  	sw	ra, -4(sp)
80000780: ef f0 1f f4  	jal	0x800006c0 <__builtin_riscv_workitem_id_z>
80000784: 73 25 30 80  	csrr	a0, 2051
80000788: 73 23 a0 80  	csrr	t1, 2058
8000078c: 83 23 05 02  	lw	t2, 32(a0)
80000790: 03 2e c5 02  	lw	t3, 44(a0)
80000794: b3 83 63 02  	mul	t2, t2, t1
80000798: b3 83 c3 01  	add	t2, t2, t3
8000079c: 57 c0 03 02  	vadd.vx	v0, v0, t2
800007a0: 83 20 c1 ff  	lw	ra, -4(sp)
800007a4: 13 01 c1 ff  	addi	sp, sp, -4
800007a8: 67 80 00 00  	ret

800007ac <__builtin_riscv_local_size_x>:
800007ac: 73 25 30 80  	csrr	a0, 2051
800007b0: 83 22 85 01  	lw	t0, 24(a0)
800007b4: 57 c0 02 5e  	vmv.v.x	v0, t0
800007b8: 67 80 00 00  	ret

800007bc <__builtin_riscv_local_size_y>:
800007bc: 73 25 30 80  	csrr	a0, 2051
800007c0: 83 22 c5 01  	lw	t0, 28(a0)
800007c4: 57 c0 02 5e  	vmv.v.x	v0, t0
800007c8: 67 80 00 00  	ret

800007cc <__builtin_riscv_local_size_z>:
800007cc: 73 25 30 80  	csrr	a0, 2051
800007d0: 83 22 05 02  	lw	t0, 32(a0)
800007d4: 57 c0 02 5e  	vmv.v.x	v0, t0
800007d8: 67 80 00 00  	ret

800007dc <__builtin_riscv_global_size_x>:
800007dc: 73 25 30 80  	csrr	a0, 2051
800007e0: 83 22 c5 00  	lw	t0, 12(a0)
800007e4: 57 c0 02 5e  	vmv.v.x	v0, t0
800007e8: 67 80 00 00  	ret

800007ec <__builtin_riscv_global_size_y>:
800007ec: 73 25 30 80  	csrr	a0, 2051
800007f0: 83 22 05 01  	lw	t0, 16(a0)
800007f4: 57 c0 02 5e  	vmv.v.x	v0, t0
800007f8: 67 80 00 00  	ret

800007fc <__builtin_riscv_global_size_z>:
800007fc: 73 25 30 80  	csrr	a0, 2051
80000800: 83 22 45 01  	lw	t0, 20(a0)
80000804: 57 c0 02 5e  	vmv.v.x	v0, t0
80000808: 67 80 00 00  	ret

8000080c <__builtin_riscv_global_offset_x>:
8000080c: 73 25 30 80  	csrr	a0, 2051
80000810: 83 22 45 02  	lw	t0, 36(a0)
80000814: 57 c0 02 5e  	vmv.v.x	v0, t0
80000818: 67 80 00 00  	ret

8000081c <__builtin_riscv_global_offset_y>:
8000081c: 73 25 30 80  	csrr	a0, 2051
80000820: 83 22 85 02  	lw	t0, 40(a0)
80000824: 57 c0 02 5e  	vmv.v.x	v0, t0
80000828: 67 80 00 00  	ret

8000082c <__builtin_riscv_global_offset_z>:
8000082c: 73 25 30 80  	csrr	a0, 2051
80000830: 83 22 c5 02  	lw	t0, 44(a0)
80000834: 57 c0 02 5e  	vmv.v.x	v0, t0
80000838: 67 80 00 00  	ret

8000083c <__builtin_riscv_num_groups_x>:
8000083c: 73 25 30 80  	csrr	a0, 2051
80000840: 03 23 c5 00  	lw	t1, 12(a0)
80000844: 83 22 85 01  	lw	t0, 24(a0)
80000848: 33 53 53 02  	divu	t1, t1, t0
8000084c: 57 40 03 5e  	vmv.v.x	v0, t1
80000850: 67 80 00 00  	ret

80000854 <__builtin_riscv_num_groups_y>:
80000854: 73 25 30 80  	csrr	a0, 2051
80000858: 03 23 05 01  	lw	t1, 16(a0)
8000085c: 83 22 c5 01  	lw	t0, 28(a0)
80000860: 33 53 53 02  	divu	t1, t1, t0
80000864: 57 40 03 5e  	vmv.v.x	v0, t1
80000868: 67 80 00 00  	ret

8000086c <__builtin_riscv_num_groups_z>:
8000086c: 73 25 30 80  	csrr	a0, 2051
80000870: 03 23 45 01  	lw	t1, 20(a0)
80000874: 83 23 05 02  	lw	t2, 32(a0)
80000878: 33 53 73 02  	divu	t1, t1, t2
8000087c: 57 40 03 5e  	vmv.v.x	v0, t1
80000880: 67 80 00 00  	ret

80000884 <__builtin_riscv_work_dim>:
80000884: 73 25 30 80  	csrr	a0, 2051
80000888: 83 22 85 00  	lw	t0, 8(a0)
8000088c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000890: 67 80 00 00  	ret
