[2025-09-17 00:22:46] START suite=qualcomm_srv trace=srv216_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv216_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2628951 heartbeat IPC: 3.804 cumulative IPC: 3.804 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5106557 heartbeat IPC: 4.036 cumulative IPC: 3.917 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5106557 cumulative IPC: 3.917 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5106557 cumulative IPC: 3.917 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13588433 heartbeat IPC: 1.179 cumulative IPC: 1.179 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22085985 heartbeat IPC: 1.177 cumulative IPC: 1.178 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 30499356 heartbeat IPC: 1.189 cumulative IPC: 1.181 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38926879 heartbeat IPC: 1.187 cumulative IPC: 1.183 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 47401805 heartbeat IPC: 1.18 cumulative IPC: 1.182 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 55781899 heartbeat IPC: 1.193 cumulative IPC: 1.184 (Simulation time: 00 hr 08 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv216_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 64283199 heartbeat IPC: 1.176 cumulative IPC: 1.183 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 72754386 heartbeat IPC: 1.18 cumulative IPC: 1.183 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 81255061 heartbeat IPC: 1.176 cumulative IPC: 1.182 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 84557515 cumulative IPC: 1.183 (Simulation time: 00 hr 12 min 27 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 84557515 cumulative IPC: 1.183 (Simulation time: 00 hr 12 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv216_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.183 instructions: 100000004 cycles: 84557515
CPU 0 Branch Prediction Accuracy: 92.61% MPKI: 13.28 Average ROB Occupancy at Mispredict: 29.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1181
BRANCH_INDIRECT: 0.3636
BRANCH_CONDITIONAL: 11.41
BRANCH_DIRECT_CALL: 0.4536
BRANCH_INDIRECT_CALL: 0.525
BRANCH_RETURN: 0.4051


====Backend Stall Breakdown====
ROB_STALL: 58546
LQ_STALL: 0
SQ_STALL: 400697


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 17.830986
REPLAY_LOAD: 23.249437
NON_REPLAY_LOAD: 15.285613

== Total ==
ADDR_TRANS: 5064
REPLAY_LOAD: 10346
NON_REPLAY_LOAD: 43136

== Counts ==
ADDR_TRANS: 284
REPLAY_LOAD: 445
NON_REPLAY_LOAD: 2822

cpu0->cpu0_STLB TOTAL        ACCESS:    2057929 HIT:    2043935 MISS:      13994 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2057929 HIT:    2043935 MISS:      13994 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 78.21 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9655511 HIT:    8784627 MISS:     870884 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7872383 HIT:    7142451 MISS:     729932 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     599903 HIT:     484922 MISS:     114981 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1160172 HIT:    1145357 MISS:      14815 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23053 HIT:      11897 MISS:      11156 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.86 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15127475 HIT:    7624479 MISS:    7502996 MSHR_MERGE:    1816577
cpu0->cpu0_L1I LOAD         ACCESS:   15127475 HIT:    7624479 MISS:    7502996 MSHR_MERGE:    1816577
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29675808 HIT:   25133570 MISS:    4542238 MSHR_MERGE:    1733308
cpu0->cpu0_L1D LOAD         ACCESS:   16470478 HIT:   13776877 MISS:    2693601 MSHR_MERGE:     507627
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13177076 HIT:   11351643 MISS:    1825433 MSHR_MERGE:    1225530
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28254 HIT:       5050 MISS:      23204 MSHR_MERGE:        151
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.46 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12420004 HIT:   10304013 MISS:    2115991 MSHR_MERGE:    1068305
cpu0->cpu0_ITLB LOAD         ACCESS:   12420004 HIT:   10304013 MISS:    2115991 MSHR_MERGE:    1068305
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.328 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28184558 HIT:   26838591 MISS:    1345967 MSHR_MERGE:     335724
cpu0->cpu0_DTLB LOAD         ACCESS:   28184558 HIT:   26838591 MISS:    1345967 MSHR_MERGE:     335724
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.733 cycles
cpu0->LLC TOTAL        ACCESS:    1030144 HIT:    1002536 MISS:      27608 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     729932 HIT:     710447 MISS:      19485 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     114981 HIT:     109975 MISS:       5006 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     174075 HIT:     173911 MISS:        164 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11156 HIT:       8203 MISS:       2953 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        710
  ROW_BUFFER_MISS:      26704
  AVG DBUS CONGESTED CYCLE: 3.407
Channel 0 WQ ROW_BUFFER_HIT:        230
  ROW_BUFFER_MISS:       3711
  FULL:          0
Channel 0 REFRESHES ISSUED:       7047

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       501084       561552        84635         2288
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           51         2719          779          264
  STLB miss resolved @ L2C                0         1891         2527         1067          157
  STLB miss resolved @ LLC                0          881         1923         2982          736
  STLB miss resolved @ MEM                0            3          610         2071         1276

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             181057        53404      1440062       108360          298
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1533          209           35
  STLB miss resolved @ L2C                0         1340         8204          390            1
  STLB miss resolved @ LLC                0          160         2834         1314           66
  STLB miss resolved @ MEM                0            0           89          167          125
[2025-09-17 00:35:13] END   suite=qualcomm_srv trace=srv216_ap (rc=0)
