# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\Alex\Desktop\ELEC374Project\SimpleCPU\CPUPinPlan.csv
# Generated on: Mon Mar 24 12:27:49 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Current Strength,Reserved,I/O Standard,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
OutPort_data_out[31],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[30],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[29],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[28],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[27],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[26],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[25],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[24],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[23],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[22],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[21],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[20],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[19],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[18],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[17],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[16],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[15],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[14],Output,PIN_U22,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[13],Output,PIN_AA17,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[12],Output,PIN_AB18,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[11],Output,PIN_AA18,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[10],Output,PIN_AA19,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[9],Output,PIN_AB20,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[8],Output,PIN_AA20,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[7],Output,,,,,,,,,,,,,,,,,
OutPort_data_out[6],Output,PIN_AA22,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[5],Output,PIN_Y21,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[4],Output,PIN_Y22,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[3],Output,PIN_W21,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[2],Output,PIN_W22,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[1],Output,PIN_V21,4A,B4A_N0,,,,,,,,,,,,,,
OutPort_data_out[0],Output,PIN_U21,4A,B4A_N0,,,,,,,,,,,,,,
Run,Input,PIN_N1,2A,B2A_N0,,,,,,,,,,,,,,
clock,Input,,,,,,,,,,,,,,,,,
device_data[31],Input,,,,,,,,,,,,,,,,,
device_data[30],Input,,,,,,,,,,,,,,,,,
device_data[29],Input,,,,,,,,,,,,,,,,,
device_data[28],Input,,,,,,,,,,,,,,,,,
device_data[27],Input,,,,,,,,,,,,,,,,,
device_data[26],Input,,,,,,,,,,,,,,,,,
device_data[25],Input,,,,,,,,,,,,,,,,,
device_data[24],Input,,,,,,,,,,,,,,,,,
device_data[23],Input,,,,,,,,,,,,,,,,,
device_data[22],Input,,,,,,,,,,,,,,,,,
device_data[21],Input,,,,,,,,,,,,,,,,,
device_data[20],Input,,,,,,,,,,,,,,,,,
device_data[19],Input,,,,,,,,,,,,,,,,,
device_data[18],Input,,,,,,,,,,,,,,,,,
device_data[17],Input,,,,,,,,,,,,,,,,,
device_data[16],Input,,,,,,,,,,,,,,,,,
device_data[15],Input,,,,,,,,,,,,,,,,,
device_data[14],Input,,,,,,,,,,,,,,,,,
device_data[13],Input,,,,,,,,,,,,,,,,,
device_data[12],Input,,,,,,,,,,,,,,,,,
device_data[11],Input,,,,,,,,,,,,,,,,,
device_data[10],Input,,,,,,,,,,,,,,,,,
device_data[9],Input,,,,,,,,,,,,,,,,,
device_data[8],Input,,,,,,,,,,,,,,,,,
device_data[7],Input,PIN_AA13,4A,B4A_N0,,,,,,,,,,,,,,
device_data[6],Input,PIN_AA14,4A,B4A_N0,,,,,,,,,,,,,,
device_data[5],Input,PIN_AB15,4A,B4A_N0,,,,,,,,,,,,,,
device_data[4],Input,PIN_AA15,4A,B4A_N0,,,,,,,,,,,,,,
device_data[3],Input,PIN_T12,4A,B4A_N0,,,,,,,,,,,,,,
device_data[2],Input,PIN_T13,4A,B4A_N0,,,,,,,,,,,,,,
device_data[1],Input,PIN_V13,4A,B4A_N0,,,,,,,,,,,,,,
device_data[0],Input,PIN_U13,4A,B4A_N0,,,,,,,,,,,,,,
reset,Input,PIN_U7,3A,B3A_N0,,,,,,,,,,,,,,
stop,Input,PIN_W9,3A,B3A_N0,,,,,,,,,,,,,,
