--	Objetivo: Full adder simples (bloco generico)
--
-- Entradas: 	clk
-- Saidas: 		A[4], B[4]
-----------------------------------------------------------------------------------------------------

------------------------------------
-- Bibliotecas
------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
------------------------------------

------------------------------------
-- Entidade Principal
------------------------------------
entity counter_2_numbers is 
	port(
		clk		:	in		std_logic;
		A, B		: 	out	std_logic_vector(3 downto 0));
end counter_2_numbers;
------------------------------------



------------------------------------
-- Arquitetura Principal
------------------------------------
architecture hardware of counter_2_numbers is

	-- Definicao do componente
	component counter is
	generic(times : integer := 1); -- Vezes em que o limite máximo será multiplicado para possibilitar um incremento
	port(
		clk 		: in	std_logic;
		q			: out	std_logic_vector (3 downto 0));
	end component;

begin

	A_counter: counter generic map(16) 		port map(clk, A);
	B_counter: counter generic map(1)		port map(clk, B);

end hardware;
------------------------------------