#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 12 16:33:07 2019
# Process ID: 22373
# Current directory: /homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1
# Command line: vivado -log design_enigma_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_enigma_wrapper.tcl
# Log file: /homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/design_enigma_wrapper.vds
# Journal file: /homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_enigma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/homes/mexner/TURBOdeb/turing_bombe_project/src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ks/eda/xilinx_2018.3/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'turing_bombe_indicator_drum_0_0' generated file not found '/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/turing_bombe/ip/turing_bombe_indicator_drum_0_0/turing_bombe_indicator_drum_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'turing_bombe_indicator_drum_0_0' generated file not found '/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/turing_bombe/ip/turing_bombe_indicator_drum_0_0/turing_bombe_indicator_drum_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'turing_bombe_turing_bombe_control_0_0' generated file not found '/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/turing_bombe/ip/turing_bombe_turing_bombe_control_0_0/turing_bombe_turing_bombe_control_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'turing_bombe_turing_bombe_control_0_0' generated file not found '/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/turing_bombe/ip/turing_bombe_turing_bombe_control_0_0/turing_bombe_turing_bombe_control_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'turing_bombe_diagonal_board_0_0' generated file not found '/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/turing_bombe/ip/turing_bombe_diagonal_board_0_0/turing_bombe_diagonal_board_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'turing_bombe_diagonal_board_0_0' generated file not found '/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/turing_bombe/ip/turing_bombe_diagonal_board_0_0/turing_bombe_diagonal_board_0_0_sim_netlist.vhdl'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 1499.602 ; gain = 58.027 ; free physical = 3075 ; free virtual = 10466
Command: synth_design -top design_enigma_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22945 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1499.602 ; gain = 0.000 ; free physical = 2962 ; free virtual = 10353
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_enigma_wrapper' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/hdl/design_enigma_wrapper.vhd:34]
INFO: [Synth 8-3491] module 'design_enigma' declared at '/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:14' bound to instance 'design_enigma_i' of component 'design_enigma' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/hdl/design_enigma_wrapper.vhd:55]
INFO: [Synth 8-638] synthesizing module 'design_enigma' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:38]
INFO: [Synth 8-3491] module 'design_enigma_drum_0_0' declared at '/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_drum_0_0_stub.vhdl:5' bound to instance 'drum_1' of component 'design_enigma_drum_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:276]
INFO: [Synth 8-638] synthesizing module 'design_enigma_drum_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_drum_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_enigma_drum_1_0' declared at '/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_drum_1_0_stub.vhdl:5' bound to instance 'drum_2' of component 'design_enigma_drum_1_0' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:300]
INFO: [Synth 8-638] synthesizing module 'design_enigma_drum_1_0' [/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_drum_1_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_enigma_drum_2_0' declared at '/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_drum_2_0_stub.vhdl:5' bound to instance 'drum_3' of component 'design_enigma_drum_2_0' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:324]
INFO: [Synth 8-638] synthesizing module 'design_enigma_drum_2_0' [/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_drum_2_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_enigma_drum_ukw_0_0' declared at '/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_drum_ukw_0_0_stub.vhdl:5' bound to instance 'drum_ukw_0' of component 'design_enigma_drum_ukw_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:348]
INFO: [Synth 8-638] synthesizing module 'design_enigma_drum_ukw_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_drum_ukw_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_enigma_enigma_control_0_0' declared at '/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_enigma_control_0_0_stub.vhdl:5' bound to instance 'enigma_control' of component 'design_enigma_enigma_control_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:363]
INFO: [Synth 8-638] synthesizing module 'design_enigma_enigma_control_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_enigma_control_0_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'design_enigma_pseudo_lut_0_0' declared at '/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_pseudo_lut_0_0_stub.vhdl:5' bound to instance 'pseudo_lut' of component 'design_enigma_pseudo_lut_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:394]
INFO: [Synth 8-638] synthesizing module 'design_enigma_pseudo_lut_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/.Xil/Vivado-22373-marchena/realtime/design_enigma_pseudo_lut_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'design_enigma_xlconstant_0_0' declared at '/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_xlconstant_0_0/synth/design_enigma_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'design_enigma_xlconstant_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:420]
INFO: [Synth 8-6157] synthesizing module 'design_enigma_xlconstant_0_0' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_xlconstant_0_0/synth/design_enigma_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_enigma_xlconstant_0_0' (2#1) [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_xlconstant_0_0/synth/design_enigma_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_enigma' (3#1) [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/synth/design_enigma.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_enigma_wrapper' (4#1) [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/hdl/design_enigma_wrapper.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1540.750 ; gain = 41.148 ; free physical = 2973 ; free virtual = 10365
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1540.750 ; gain = 41.148 ; free physical = 2973 ; free virtual = 10365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1540.750 ; gain = 41.148 ; free physical = 2973 ; free virtual = 10365
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_pseudo_lut_0_0/design_enigma_pseudo_lut_0_0/design_enigma_pseudo_lut_0_0_in_context.xdc] for cell 'design_enigma_i/pseudo_lut'
Finished Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_pseudo_lut_0_0/design_enigma_pseudo_lut_0_0/design_enigma_pseudo_lut_0_0_in_context.xdc] for cell 'design_enigma_i/pseudo_lut'
Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_drum_0_0/design_enigma_drum_0_0/design_enigma_drum_0_0_in_context.xdc] for cell 'design_enigma_i/drum_1'
Finished Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_drum_0_0/design_enigma_drum_0_0/design_enigma_drum_0_0_in_context.xdc] for cell 'design_enigma_i/drum_1'
Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_drum_1_0/design_enigma_drum_1_0/design_enigma_drum_1_0_in_context.xdc] for cell 'design_enigma_i/drum_2'
Finished Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_drum_1_0/design_enigma_drum_1_0/design_enigma_drum_1_0_in_context.xdc] for cell 'design_enigma_i/drum_2'
Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_drum_2_0/design_enigma_drum_2_0/design_enigma_drum_2_0_in_context.xdc] for cell 'design_enigma_i/drum_3'
Finished Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_drum_2_0/design_enigma_drum_2_0/design_enigma_drum_2_0_in_context.xdc] for cell 'design_enigma_i/drum_3'
Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_drum_ukw_0_0/design_enigma_drum_ukw_0_0/design_enigma_drum_ukw_0_0_in_context.xdc] for cell 'design_enigma_i/drum_ukw_0'
Finished Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_drum_ukw_0_0/design_enigma_drum_ukw_0_0/design_enigma_drum_ukw_0_0_in_context.xdc] for cell 'design_enigma_i/drum_ukw_0'
Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_enigma_control_0_0/design_enigma_enigma_control_0_0/design_enigma_enigma_control_0_0_in_context.xdc] for cell 'design_enigma_i/enigma_control'
Finished Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/bd/design_enigma/ip/design_enigma_enigma_control_0_0/design_enigma_enigma_control_0_0/design_enigma_enigma_control_0_0_in_context.xdc] for cell 'design_enigma_i/enigma_control'
Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/xdc/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/src/xdc/Zybo-Z7-Master.xdc]
Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.938 ; gain = 0.000 ; free physical = 2714 ; free virtual = 10105
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.938 ; gain = 0.000 ; free physical = 2713 ; free virtual = 10105
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1830.938 ; gain = 0.000 ; free physical = 2713 ; free virtual = 10105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2799 ; free virtual = 10199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2798 ; free virtual = 10199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_enigma_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_enigma_i/pseudo_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_enigma_i/drum_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_enigma_i/drum_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_enigma_i/drum_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_enigma_i/drum_ukw_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_enigma_i/enigma_control. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_enigma_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2800 ; free virtual = 10201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2799 ; free virtual = 10200
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2797 ; free virtual = 10200
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2668 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2668 ; free virtual = 10071
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2667 ; free virtual = 10070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2668 ; free virtual = 10071
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2668 ; free virtual = 10071
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2668 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2668 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2668 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2668 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_enigma_drum_0_0           |         1|
|2     |design_enigma_drum_1_0           |         1|
|3     |design_enigma_drum_2_0           |         1|
|4     |design_enigma_drum_ukw_0_0       |         1|
|5     |design_enigma_enigma_control_0_0 |         1|
|6     |design_enigma_pseudo_lut_0_0     |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_enigma_drum_0_0_bbox_0           |     1|
|2     |design_enigma_drum_1_0_bbox_1           |     1|
|3     |design_enigma_drum_2_0_bbox_2           |     1|
|4     |design_enigma_drum_ukw_0_0_bbox_3       |     1|
|5     |design_enigma_enigma_control_0_0_bbox_4 |     1|
|6     |design_enigma_pseudo_lut_0_0_bbox_5     |     1|
|7     |IBUF                                    |    80|
|8     |OBUF                                    |    53|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+------------------+-----------------------------+------+
|      |Instance          |Module                       |Cells |
+------+------------------+-----------------------------+------+
|1     |top               |                             |   508|
|2     |  design_enigma_i |design_enigma                |   375|
|3     |    xlconstant_0  |design_enigma_xlconstant_0_0 |     0|
+------+------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2668 ; free virtual = 10071
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1830.938 ; gain = 41.148 ; free physical = 2726 ; free virtual = 10129
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2737 ; free virtual = 10140
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.938 ; gain = 0.000 ; free physical = 2665 ; free virtual = 10067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1830.938 ; gain = 331.336 ; free physical = 2712 ; free virtual = 10114
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.938 ; gain = 0.000 ; free physical = 2712 ; free virtual = 10114
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/homes/mexner/TURBOdeb/turing_bombe_project/vivado/TURBO/TURBO.runs/synth_1/design_enigma_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_enigma_wrapper_utilization_synth.rpt -pb design_enigma_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 16:33:54 2019...
