# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do FSM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_4 {C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:51:39 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_4" C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 15:51:39 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_4 {C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:51:39 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_4" C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM_tb.v 
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:51:39 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  FSM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" FSM_tb 
# Start time: 15:51:39 on Sep 23,2021
# Loading work.FSM_tb
# Loading work.FSM
# ** Warning: (vsim-3017) C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM_tb.v(8): [TFMPC] - Too few port connections. Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /FSM_tb/F1 File: C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM.v
# ** Warning: (vsim-3722) C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM_tb.v(8): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3722) C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM_tb.v(8): [TFMPC] - Missing connection for port 'Segment_7'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# simulation starts
# 
# succeeded
# ** Note: $finish    : C:/Users/hb/Desktop/ece550/ECE_550/Lab_4/FSM_tb.v(33)
#    Time: 1 ns  Iteration: 0  Instance: /FSM_tb
# End time: 15:54:43 on Sep 23,2021, Elapsed time: 0:03:04
# Errors: 0, Warnings: 3
