#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022566526040 .scope module, "Test_tb" "Test_tb" 2 14;
 .timescale -9 -9;
v00000225665827f0_0 .var "clk", 0 0;
v0000022566582e30_0 .var "cs", 0 0;
v0000022566583dd0_0 .var "mode", 1 0;
v0000022566582cf0_0 .var "pass", 0 0;
v0000022566583e70_0 .var "reset", 0 0;
v0000022566583150_0 .net "sample", 0 0, L_0000022566525550;  1 drivers
v00000225665824d0_0 .net "sample_ref", 0 0, v00000225665830b0_0;  1 drivers
v0000022566582ed0_0 .var "sclk", 0 0;
v0000022566583f10_0 .net "shift", 0 0, L_0000022566525f60;  1 drivers
v0000022566586430_0 .net "shift_ref", 0 0, v0000022566582930_0;  1 drivers
v0000022566585170_0 .var "test_nr", 7 0;
S_0000022566527460 .scope task, "finish_test" "finish_test" 2 72, 2 72 0, S_0000022566526040;
 .timescale -9 -9;
TD_Test_tb.finish_test ;
    %load/vec4 v0000022566582cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 75 "$display", "\012FINAL EVALUATION: PASSED\012" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 77 "$display", "\012FINAL EVALUATION: FAILED\012" {0 0 0};
T_0.1 ;
    %delay 40, 0;
    %vpi_call 2 80 "$display", "Test Bench TERMINATED at time: %d [Ns].", $time {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
S_00000225664ecfb0 .scope module, "spi_fsm_inst" "spi_fsm" 2 37, 3 1 0, S_0000022566526040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "sclk";
    .port_info 5 /OUTPUT 1 "sample";
    .port_info 6 /OUTPUT 1 "shift";
P_000002256652a660 .param/l "CS" 0 3 10, C4<00000000000000000000000000000001>;
P_000002256652a698 .param/l "FIRST1" 0 3 12, C4<00000000000000000000000000000011>;
P_000002256652a6d0 .param/l "FIRST3" 0 3 13, C4<00000000000000000000000000000100>;
P_000002256652a708 .param/l "LAST1" 0 3 14, C4<00000000000000000000000000000101>;
P_000002256652a740 .param/l "LAST3" 0 3 15, C4<00000000000000000000000000000110>;
P_000002256652a778 .param/l "MODE" 0 3 11, C4<00000000000000000000000000000010>;
P_000002256652a7b0 .param/l "RESET" 0 3 9, C4<00000000000000000000000000000000>;
P_000002256652a7e8 .param/l "SAMPLE0" 0 3 28, C4<00000000000000000000000000010011>;
P_000002256652a820 .param/l "SAMPLE1" 0 3 29, C4<00000000000000000000000000010100>;
P_000002256652a858 .param/l "SAMPLE2" 0 3 30, C4<00000000000000000000000000010101>;
P_000002256652a890 .param/l "SAMPLE3" 0 3 31, C4<00000000000000000000000000010110>;
P_000002256652a8c8 .param/l "SHIFT0" 0 3 24, C4<00000000000000000000000000001111>;
P_000002256652a900 .param/l "SHIFT1" 0 3 25, C4<00000000000000000000000000010000>;
P_000002256652a938 .param/l "SHIFT2" 0 3 26, C4<00000000000000000000000000010001>;
P_000002256652a970 .param/l "SHIFT3" 0 3 27, C4<00000000000000000000000000010010>;
P_000002256652a9a8 .param/l "WAIT_HI0" 0 3 20, C4<00000000000000000000000000001011>;
P_000002256652a9e0 .param/l "WAIT_HI1" 0 3 21, C4<00000000000000000000000000001100>;
P_000002256652aa18 .param/l "WAIT_HI2" 0 3 22, C4<00000000000000000000000000001101>;
P_000002256652aa50 .param/l "WAIT_HI3" 0 3 23, C4<00000000000000000000000000001110>;
P_000002256652aa88 .param/l "WAIT_LO0" 0 3 17, C4<00000000000000000000000000001000>;
P_000002256652aac0 .param/l "WAIT_LO1" 0 3 16, C4<00000000000000000000000000000111>;
P_000002256652aaf8 .param/l "WAIT_LO2" 0 3 18, C4<00000000000000000000000000001001>;
P_000002256652ab30 .param/l "WAIT_LO3" 0 3 19, C4<00000000000000000000000000001010>;
L_0000022566525470 .functor OR 1, L_0000022566584770, L_0000022566585350, C4<0>, C4<0>;
L_0000022566525160 .functor OR 1, L_0000022566525470, L_00000225665846d0, C4<0>, C4<0>;
L_0000022566525550 .functor OR 1, L_0000022566525160, L_00000225665853f0, C4<0>, C4<0>;
L_0000022566525780 .functor OR 1, L_0000022566585490, L_00000225665848b0, C4<0>, C4<0>;
L_0000022566525e10 .functor OR 1, L_0000022566525780, L_0000022566585d50, C4<0>, C4<0>;
L_0000022566525f60 .functor OR 1, L_0000022566525e10, L_0000022566585530, C4<0>, C4<0>;
v0000022566517000_0 .net *"_ivl_0", 31 0, L_0000022566584590;  1 drivers
L_00000225665f0118 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022566517820_0 .net *"_ivl_11", 26 0, L_00000225665f0118;  1 drivers
L_00000225665f0160 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v00000225665176e0_0 .net/2u *"_ivl_12", 31 0, L_00000225665f0160;  1 drivers
v0000022566517e60_0 .net *"_ivl_14", 0 0, L_0000022566585350;  1 drivers
v00000225665170a0_0 .net *"_ivl_16", 0 0, L_0000022566525470;  1 drivers
v00000225665178c0_0 .net *"_ivl_18", 31 0, L_0000022566584f90;  1 drivers
L_00000225665f01a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022566517a00_0 .net *"_ivl_21", 26 0, L_00000225665f01a8;  1 drivers
L_00000225665f01f0 .functor BUFT 1, C4<00000000000000000000000000010101>, C4<0>, C4<0>, C4<0>;
v0000022566517960_0 .net/2u *"_ivl_22", 31 0, L_00000225665f01f0;  1 drivers
v0000022566517aa0_0 .net *"_ivl_24", 0 0, L_00000225665846d0;  1 drivers
v0000022566517c80_0 .net *"_ivl_26", 0 0, L_0000022566525160;  1 drivers
v0000022566517dc0_0 .net *"_ivl_28", 31 0, L_0000022566584810;  1 drivers
L_00000225665f0088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225665171e0_0 .net *"_ivl_3", 26 0, L_00000225665f0088;  1 drivers
L_00000225665f0238 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022566517460_0 .net *"_ivl_31", 26 0, L_00000225665f0238;  1 drivers
L_00000225665f0280 .functor BUFT 1, C4<00000000000000000000000000010110>, C4<0>, C4<0>, C4<0>;
v0000022566582bb0_0 .net/2u *"_ivl_32", 31 0, L_00000225665f0280;  1 drivers
v0000022566582110_0 .net *"_ivl_34", 0 0, L_00000225665853f0;  1 drivers
v0000022566583330_0 .net *"_ivl_38", 31 0, L_00000225665861b0;  1 drivers
L_00000225665f00d0 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0000022566582250_0 .net/2u *"_ivl_4", 31 0, L_00000225665f00d0;  1 drivers
L_00000225665f02c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022566583510_0 .net *"_ivl_41", 26 0, L_00000225665f02c8;  1 drivers
L_00000225665f0310 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000225665821b0_0 .net/2u *"_ivl_42", 31 0, L_00000225665f0310;  1 drivers
v00000225665822f0_0 .net *"_ivl_44", 0 0, L_0000022566585490;  1 drivers
v0000022566583970_0 .net *"_ivl_46", 31 0, L_0000022566586070;  1 drivers
L_00000225665f0358 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022566583010_0 .net *"_ivl_49", 26 0, L_00000225665f0358;  1 drivers
L_00000225665f03a0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000022566583650_0 .net/2u *"_ivl_50", 31 0, L_00000225665f03a0;  1 drivers
v0000022566582390_0 .net *"_ivl_52", 0 0, L_00000225665848b0;  1 drivers
v00000225665826b0_0 .net *"_ivl_54", 0 0, L_0000022566525780;  1 drivers
v0000022566582750_0 .net *"_ivl_56", 31 0, L_0000022566586250;  1 drivers
L_00000225665f03e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022566582a70_0 .net *"_ivl_59", 26 0, L_00000225665f03e8;  1 drivers
v0000022566582570_0 .net *"_ivl_6", 0 0, L_0000022566584770;  1 drivers
L_00000225665f0430 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0000022566583b50_0 .net/2u *"_ivl_60", 31 0, L_00000225665f0430;  1 drivers
v0000022566583ab0_0 .net *"_ivl_62", 0 0, L_0000022566585d50;  1 drivers
v0000022566582f70_0 .net *"_ivl_64", 0 0, L_0000022566525e10;  1 drivers
v00000225665833d0_0 .net *"_ivl_66", 31 0, L_0000022566585ad0;  1 drivers
L_00000225665f0478 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022566582430_0 .net *"_ivl_69", 26 0, L_00000225665f0478;  1 drivers
L_00000225665f04c0 .functor BUFT 1, C4<00000000000000000000000000010010>, C4<0>, C4<0>, C4<0>;
v0000022566583470_0 .net/2u *"_ivl_70", 31 0, L_00000225665f04c0;  1 drivers
v0000022566582890_0 .net *"_ivl_72", 0 0, L_0000022566585530;  1 drivers
v0000022566583290_0 .net *"_ivl_8", 31 0, L_00000225665852b0;  1 drivers
v0000022566583c90_0 .net "clk", 0 0, v00000225665827f0_0;  1 drivers
v0000022566583a10_0 .net "cs", 0 0, v0000022566582e30_0;  1 drivers
v00000225665835b0_0 .net "mode", 1 0, v0000022566583dd0_0;  1 drivers
v0000022566583790_0 .net "reset", 0 0, v0000022566583e70_0;  1 drivers
v0000022566583d30_0 .net "sample", 0 0, L_0000022566525550;  alias, 1 drivers
v00000225665829d0_0 .net "sclk", 0 0, v0000022566582ed0_0;  1 drivers
v0000022566583bf0_0 .net "shift", 0 0, L_0000022566525f60;  alias, 1 drivers
v00000225665836f0_0 .var "state", 4 0;
v0000022566582070_0 .var "state_next", 4 0;
E_0000022566520930 .event anyedge, v00000225665836f0_0, v0000022566583a10_0, v00000225665835b0_0, v00000225665829d0_0;
E_0000022566520670 .event posedge, v0000022566583c90_0;
L_0000022566584590 .concat [ 5 27 0 0], v00000225665836f0_0, L_00000225665f0088;
L_0000022566584770 .cmp/eq 32, L_0000022566584590, L_00000225665f00d0;
L_00000225665852b0 .concat [ 5 27 0 0], v00000225665836f0_0, L_00000225665f0118;
L_0000022566585350 .cmp/eq 32, L_00000225665852b0, L_00000225665f0160;
L_0000022566584f90 .concat [ 5 27 0 0], v00000225665836f0_0, L_00000225665f01a8;
L_00000225665846d0 .cmp/eq 32, L_0000022566584f90, L_00000225665f01f0;
L_0000022566584810 .concat [ 5 27 0 0], v00000225665836f0_0, L_00000225665f0238;
L_00000225665853f0 .cmp/eq 32, L_0000022566584810, L_00000225665f0280;
L_00000225665861b0 .concat [ 5 27 0 0], v00000225665836f0_0, L_00000225665f02c8;
L_0000022566585490 .cmp/eq 32, L_00000225665861b0, L_00000225665f0310;
L_0000022566586070 .concat [ 5 27 0 0], v00000225665836f0_0, L_00000225665f0358;
L_00000225665848b0 .cmp/eq 32, L_0000022566586070, L_00000225665f03a0;
L_0000022566586250 .concat [ 5 27 0 0], v00000225665836f0_0, L_00000225665f03e8;
L_0000022566585d50 .cmp/eq 32, L_0000022566586250, L_00000225665f0430;
L_0000022566585ad0 .concat [ 5 27 0 0], v00000225665836f0_0, L_00000225665f0478;
L_0000022566585530 .cmp/eq 32, L_0000022566585ad0, L_00000225665f04c0;
S_00000225664fffa0 .scope module, "spi_fsm_ref_inst" "spi_fsm_ref" 2 27, 4 1 0, S_0000022566526040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "sclk";
    .port_info 5 /OUTPUT 1 "shift";
    .port_info 6 /OUTPUT 1 "sample";
P_0000022566584030 .param/l "check_cs_hi" 1 4 12, +C4<00000000000000000000000000000001>;
P_0000022566584068 .param/l "first1" 1 4 14, +C4<00000000000000000000000000000011>;
P_00000225665840a0 .param/l "first3" 1 4 15, +C4<00000000000000000000000000000100>;
P_00000225665840d8 .param/l "last1" 1 4 16, +C4<00000000000000000000000000000101>;
P_0000022566584110 .param/l "last3" 1 4 17, +C4<00000000000000000000000000000110>;
P_0000022566584148 .param/l "mode_select" 1 4 13, +C4<00000000000000000000000000000010>;
P_0000022566584180 .param/l "rst" 1 4 11, +C4<00000000000000000000000000000000>;
P_00000225665841b8 .param/l "sample0" 1 4 30, +C4<00000000000000000000000000010011>;
P_00000225665841f0 .param/l "sample1" 1 4 31, +C4<00000000000000000000000000010100>;
P_0000022566584228 .param/l "sample2" 1 4 32, +C4<00000000000000000000000000010101>;
P_0000022566584260 .param/l "sample3" 1 4 33, +C4<00000000000000000000000000010110>;
P_0000022566584298 .param/l "shift0" 1 4 26, +C4<00000000000000000000000000001111>;
P_00000225665842d0 .param/l "shift1" 1 4 27, +C4<00000000000000000000000000010000>;
P_0000022566584308 .param/l "shift2" 1 4 28, +C4<00000000000000000000000000010001>;
P_0000022566584340 .param/l "shift3" 1 4 29, +C4<00000000000000000000000000010010>;
P_0000022566584378 .param/l "wait0hi" 1 4 22, +C4<00000000000000000000000000001011>;
P_00000225665843b0 .param/l "wait0lo" 1 4 19, +C4<00000000000000000000000000001000>;
P_00000225665843e8 .param/l "wait1hi" 1 4 23, +C4<00000000000000000000000000001100>;
P_0000022566584420 .param/l "wait1lo" 1 4 18, +C4<00000000000000000000000000000111>;
P_0000022566584458 .param/l "wait2hi" 1 4 24, +C4<00000000000000000000000000001101>;
P_0000022566584490 .param/l "wait2lo" 1 4 20, +C4<00000000000000000000000000001001>;
P_00000225665844c8 .param/l "wait3hi" 1 4 25, +C4<00000000000000000000000000001110>;
P_0000022566584500 .param/l "wait3lo" 1 4 21, +C4<00000000000000000000000000001010>;
v0000022566583830_0 .net "clk", 0 0, v00000225665827f0_0;  alias, 1 drivers
v0000022566582b10_0 .net "cs", 0 0, v0000022566582e30_0;  alias, 1 drivers
v0000022566582c50_0 .net "mode", 1 0, v0000022566583dd0_0;  alias, 1 drivers
v00000225665838d0_0 .net "reset", 0 0, v0000022566583e70_0;  alias, 1 drivers
v00000225665830b0_0 .var "sample", 0 0;
v0000022566582d90_0 .net "sclk", 0 0, v0000022566582ed0_0;  alias, 1 drivers
v0000022566582930_0 .var "shift", 0 0;
v0000022566582610_0 .var "state_nxt", 4 0;
v00000225665831f0_0 .var "state_r", 4 0;
E_0000022566520e70 .event anyedge, v00000225665831f0_0;
E_00000225665200f0 .event anyedge, v00000225665831f0_0, v0000022566583a10_0, v00000225665835b0_0, v00000225665829d0_0;
S_0000022566500130 .scope task, "test_evalutation" "test_evalutation" 2 59, 2 59 0, S_0000022566526040;
 .timescale -9 -9;
TD_Test_tb.test_evalutation ;
    %load/vec4 v0000022566582cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 2 62 "$display", "->TEST %d: PASSED", v0000022566585170_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 64 "$display", "->TEST %d: FAILED", v0000022566585170_0 {0 0 0};
    %fork TD_Test_tb.finish_test, S_0000022566527460;
    %join;
T_1.3 ;
    %load/vec4 v0000022566585170_0;
    %addi 1, 0, 8;
    %store/vec4 v0000022566585170_0, 0, 8;
    %end;
    .scope S_00000225664fffa0;
T_2 ;
    %wait E_0000022566520670;
    %load/vec4 v00000225665838d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000225665831f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022566582610_0;
    %assign/vec4 v00000225665831f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000225664fffa0;
T_3 ;
    %wait E_00000225665200f0;
    %load/vec4 v00000225665831f0_0;
    %store/vec4 v0000022566582610_0, 0, 5;
    %load/vec4 v00000225665831f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.0 ;
    %load/vec4 v0000022566582b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.24 ;
    %jmp T_3.23;
T_3.1 ;
    %load/vec4 v0000022566582c50_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.29, 4;
    %load/vec4 v0000022566582b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.28, 9;
    %load/vec4 v0000022566582d90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0000022566582c50_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.33, 4;
    %load/vec4 v0000022566582b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.32, 9;
    %load/vec4 v0000022566582d90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0000022566582c50_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.37, 4;
    %load/vec4 v0000022566582b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.36, 9;
    %load/vec4 v0000022566582d90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.35;
T_3.34 ;
    %load/vec4 v0000022566582c50_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.41, 4;
    %load/vec4 v0000022566582b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.41;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.40, 9;
    %load/vec4 v0000022566582d90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.38 ;
T_3.35 ;
T_3.31 ;
T_3.27 ;
    %jmp T_3.23;
T_3.2 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.42, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.42 ;
    %jmp T_3.23;
T_3.3 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.44, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.44 ;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.6 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.48, 4;
    %load/vec4 v0000022566582b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.48;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0000022566582b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.49, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.49 ;
T_3.47 ;
    %jmp T_3.23;
T_3.7 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.53, 4;
    %load/vec4 v0000022566582b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.51, 8;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.52;
T_3.51 ;
    %load/vec4 v0000022566582b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.54, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.54 ;
T_3.52 ;
    %jmp T_3.23;
T_3.8 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.56 ;
    %jmp T_3.23;
T_3.9 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.58 ;
    %jmp T_3.23;
T_3.10 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.60, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.60 ;
    %jmp T_3.23;
T_3.11 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.62 ;
    %jmp T_3.23;
T_3.12 ;
    %load/vec4 v0000022566582b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.65;
T_3.64 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.68, 4;
    %load/vec4 v0000022566582b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.68;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.66, 8;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.66 ;
T_3.65 ;
    %jmp T_3.23;
T_3.13 ;
    %load/vec4 v0000022566582b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.69, 4;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.70;
T_3.69 ;
    %load/vec4 v0000022566582d90_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.73, 4;
    %load/vec4 v0000022566582b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.73;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
T_3.71 ;
T_3.70 ;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000022566582610_0, 0, 5;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000225664fffa0;
T_4 ;
    %wait E_0000022566520e70;
    %load/vec4 v00000225665831f0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582930_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582930_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582930_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582930_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582930_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582930_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582930_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000225664fffa0;
T_5 ;
    %wait E_0000022566520e70;
    %load/vec4 v00000225665831f0_0;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225665830b0_0, 0, 1;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225665830b0_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225665830b0_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225665830b0_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225665830b0_0, 0, 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000225664ecfb0;
T_6 ;
    %wait E_0000022566520670;
    %load/vec4 v0000022566583790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000225665836f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022566582070_0;
    %assign/vec4 v00000225665836f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000225664ecfb0;
T_7 ;
    %wait E_0000022566520930;
    %load/vec4 v00000225665836f0_0;
    %store/vec4 v0000022566582070_0, 0, 5;
    %load/vec4 v00000225665836f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.0 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.1 ;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.25, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
T_7.25 ;
    %jmp T_7.24;
T_7.2 ;
    %load/vec4 v00000225665835b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.30, 4;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.30;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.29, 9;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v00000225665835b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.34, 4;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.34;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.33, 9;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v00000225665835b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.38, 4;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.38;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.37, 9;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v00000225665835b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.42, 4;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.42;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.41, 9;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
T_7.39 ;
T_7.36 ;
T_7.32 ;
T_7.28 ;
    %jmp T_7.24;
T_7.3 ;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.43, 8;
    %pushi/vec4 12, 0, 32;
    %jmp/1 T_7.44, 8;
T_7.43 ; End of true expr.
    %load/vec4 v00000225665836f0_0;
    %pad/u 32;
    %jmp/0 T_7.44, 8;
 ; End of false expr.
    %blend;
T_7.44;
    %pad/u 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.4 ;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.45, 8;
    %pushi/vec4 20, 0, 32;
    %jmp/1 T_7.46, 8;
T_7.45 ; End of true expr.
    %load/vec4 v00000225665836f0_0;
    %pad/u 32;
    %jmp/0 T_7.46, 8;
 ; End of false expr.
    %blend;
T_7.46;
    %pad/u 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.5 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.6 ;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.49, 4;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.47, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.48;
T_7.47 ;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.50, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
T_7.50 ;
T_7.48 ;
    %jmp T_7.24;
T_7.7 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.8 ;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.52, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_7.53, 8;
T_7.52 ; End of true expr.
    %load/vec4 v00000225665836f0_0;
    %pad/u 32;
    %jmp/0 T_7.53, 8;
 ; End of false expr.
    %blend;
T_7.53;
    %pad/u 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.9 ;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.56, 4;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.56;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.54, 8;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.55;
T_7.54 ;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.57, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
T_7.57 ;
T_7.55 ;
    %jmp T_7.24;
T_7.10 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.11 ;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.59, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_7.60, 8;
T_7.59 ; End of true expr.
    %load/vec4 v00000225665836f0_0;
    %pad/u 32;
    %jmp/0 T_7.60, 8;
 ; End of false expr.
    %blend;
T_7.60;
    %pad/u 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.12 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.13 ;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.61, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_7.62, 8;
T_7.61 ; End of true expr.
    %load/vec4 v00000225665836f0_0;
    %pad/u 32;
    %jmp/0 T_7.62, 8;
 ; End of false expr.
    %blend;
T_7.62;
    %pad/u 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.14 ;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.63, 8;
    %pushi/vec4 22, 0, 32;
    %jmp/1 T_7.64, 8;
T_7.63 ; End of true expr.
    %load/vec4 v00000225665836f0_0;
    %pad/u 32;
    %jmp/0 T_7.64, 8;
 ; End of false expr.
    %blend;
T_7.64;
    %pad/u 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.15 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.16 ;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.67, 4;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.67;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.65, 8;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.66;
T_7.65 ;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.68, 4;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
T_7.68 ;
T_7.66 ;
    %jmp T_7.24;
T_7.17 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.18 ;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.70, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_7.71, 8;
T_7.70 ; End of true expr.
    %load/vec4 v00000225665836f0_0;
    %pad/u 32;
    %jmp/0 T_7.71, 8;
 ; End of false expr.
    %blend;
T_7.71;
    %pad/u 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.19 ;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.74, 4;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.74;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.72, 8;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.73;
T_7.72 ;
    %load/vec4 v0000022566583a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.75, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
T_7.75 ;
T_7.73 ;
    %jmp T_7.24;
T_7.20 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.21 ;
    %load/vec4 v00000225665829d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.77, 8;
    %pushi/vec4 17, 0, 32;
    %jmp/1 T_7.78, 8;
T_7.77 ; End of true expr.
    %load/vec4 v00000225665836f0_0;
    %pad/u 32;
    %jmp/0 T_7.78, 8;
 ; End of false expr.
    %blend;
T_7.78;
    %pad/u 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.22 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000022566582070_0, 0, 5;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000022566526040;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225665827f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566583e70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022566583dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582cf0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000022566585170_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0000022566526040;
T_9 ;
    %wait E_0000022566520670;
    %load/vec4 v0000022566583f10_0;
    %load/vec4 v0000022566586430_0;
    %cmp/ne;
    %jmp/1 T_9.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000022566583150_0;
    %load/vec4 v00000225665824d0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_9.2;
    %jmp/0xz  T_9.0, 6;
    %vpi_func 2 51 "$time" 64 {0 0 0};
    %cmpi/u 20, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582cf0_0, 0, 1;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022566526040;
T_10 ;
    %delay 10, 0;
    %load/vec4 v00000225665827f0_0;
    %inv;
    %store/vec4 v00000225665827f0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022566526040;
T_11 ;
    %delay 15, 0;
    %load/vec4 v0000022566582ed0_0;
    %inv;
    %store/vec4 v0000022566582ed0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000022566526040;
T_12 ;
    %vpi_call 2 92 "$dumpfile", "src/gtk_sim.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022566526040 {0 0 0};
    %vpi_call 2 95 "$display", "Test Bench Started!!!!!" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225665827f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566583e70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022566583dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566583e70_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566583e70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022566583dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 40, 0;
    %fork TD_Test_tb.test_evalutation, S_0000022566500130;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022566583dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 40, 0;
    %fork TD_Test_tb.test_evalutation, S_0000022566500130;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022566583dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 40, 0;
    %fork TD_Test_tb.test_evalutation, S_0000022566500130;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000022566583dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 40, 0;
    %fork TD_Test_tb.test_evalutation, S_0000022566500130;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566583e70_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566583e70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022566583dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582ed0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582ed0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582ed0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 40, 0;
    %fork TD_Test_tb.test_evalutation, S_0000022566500130;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566583e70_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566583e70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022566583dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582ed0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022566582ed0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582ed0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022566582e30_0, 0, 1;
    %delay 40, 0;
    %fork TD_Test_tb.test_evalutation, S_0000022566500130;
    %join;
    %fork TD_Test_tb.finish_test, S_0000022566527460;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "D:\Thomas Stirling Valdez\Google Drive\TUe\YEAR 5\Q3\COMP II\Verilog Practise & Past Exams\FINISHED EXAMS\Resit_2024\2e/src/Test_tb.v";
    "./spi_fsm.v";
    "src/spi_fsm_ref.v";
