# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_task1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:22 on Oct 13,2023
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:08:22 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:22 on Oct 13,2023
# vlog -reportprogress 300 ./task1_tb.sv 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:08:22 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:22 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:08:22 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -Lf altera_mf_ver 
# Start time: 15:08:23 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task1_tb.sv(44)
#    Time: 550 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1_tb.sv line 44
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task1}
do runlab_task1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:01 on Oct 13,2023
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:14:01 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:01 on Oct 13,2023
# vlog -reportprogress 300 ./task1_tb.sv 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:14:01 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:01 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:14:01 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:14:03 on Oct 13,2023, Elapsed time: 0:05:40
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -Lf altera_mf_ver 
# Start time: 15:14:03 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task1_tb.sv(44)
#    Time: 550 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1_tb.sv line 44
do runlab_task1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Oct 13,2023
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:16:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Oct 13,2023
# vlog -reportprogress 300 ./task1_tb.sv 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:16:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:43 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:16:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:16:44 on Oct 13,2023, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -Lf altera_mf_ver 
# Start time: 15:16:44 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task1_tb.sv(44)
#    Time: 550 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1_tb.sv line 44
do runlab_task1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:46 on Oct 13,2023
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:17:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:46 on Oct 13,2023
# vlog -reportprogress 300 ./task1_tb.sv 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:17:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:47 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:17:47 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:17:48 on Oct 13,2023, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -Lf altera_mf_ver 
# Start time: 15:17:48 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task1_tb.sv(44)
#    Time: 550 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1_tb.sv line 44
do runlab_task1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:54 on Oct 13,2023
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:19:54 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:54 on Oct 13,2023
# vlog -reportprogress 300 ./task1_tb.sv 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:19:54 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:54 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:19:54 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:19:55 on Oct 13,2023, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -Lf altera_mf_ver 
# Start time: 15:19:55 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task1_tb.sv(44)
#    Time: 550 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1_tb.sv line 44
do runlab_task1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:47 on Oct 13,2023
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:20:47 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:47 on Oct 13,2023
# vlog -reportprogress 300 ./task1_tb.sv 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:20:47 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:47 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:20:47 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:20:48 on Oct 13,2023, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -Lf altera_mf_ver 
# Start time: 15:20:48 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task1_tb.sv(44)
#    Time: 550 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1_tb.sv line 44
do runlab_task1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on Oct 13,2023
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:24:28 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on Oct 13,2023
# vlog -reportprogress 300 ./task1_tb.sv 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:24:28 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:24:28 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:24:30 on Oct 13,2023, Elapsed time: 0:03:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -Lf altera_mf_ver 
# Start time: 15:24:31 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task1_tb.sv(47)
#    Time: 710 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1_tb.sv line 47
do runlab_task2.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:33 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# -- Compiling module task2_tb
# 
# Top level modules:
# 	task2_tb
# End time: 15:41:34 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:41:35 on Oct 13,2023, Elapsed time: 0:17:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task2_tb -Lf altera_mf_ver 
# Start time: 15:41:35 on Oct 13,2023
# Loading sv_std.std
# Loading work.task2_tb
# Loading work.task2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task2.sv(70)
#    Time: 550 ps  Iteration: 1  Instance: /task2_tb
# Break in Module task2_tb at ./task2.sv line 70
do runlab_task2.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:57 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# -- Compiling module task2_tb
# 
# Top level modules:
# 	task2_tb
# End time: 15:42:57 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:58 on Oct 13,2023
# vlog -reportprogress 300 ./task2_tb.sv 
# -- Compiling module task2_tb
# 
# Top level modules:
# 	task2_tb
# End time: 15:42:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:42:59 on Oct 13,2023, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task2_tb -Lf altera_mf_ver 
# Start time: 15:43:00 on Oct 13,2023
# Loading sv_std.std
# Loading work.task2_tb
# Loading work.task2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task2_tb.sv(43)
#    Time: 550 ps  Iteration: 1  Instance: /task2_tb
# Break in Module task2_tb at ./task2_tb.sv line 43
do runlab_task2.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:55 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:43:55 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:55 on Oct 13,2023
# vlog -reportprogress 300 ./task2_tb.sv 
# -- Compiling module task2_tb
# 
# Top level modules:
# 	task2_tb
# End time: 15:43:55 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:43:59 on Oct 13,2023, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task2_tb -Lf altera_mf_ver 
# Start time: 15:44:00 on Oct 13,2023
# Loading sv_std.std
# Loading work.task2_tb
# Loading work.task2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task2_tb.sv(43)
#    Time: 550 ps  Iteration: 1  Instance: /task2_tb
# Break in Module task2_tb at ./task2_tb.sv line 43
do runlab_task2.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:15 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:49:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:15 on Oct 13,2023
# vlog -reportprogress 300 ./task2_tb.sv 
# -- Compiling module task2_tb
# 
# Top level modules:
# 	task2_tb
# End time: 15:49:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:49:20 on Oct 13,2023, Elapsed time: 0:05:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task2_tb -Lf altera_mf_ver 
# Start time: 15:49:20 on Oct 13,2023
# Loading sv_std.std
# Loading work.task2_tb
# Loading work.task2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task2_tb.sv(43)
#    Time: 550 ps  Iteration: 1  Instance: /task2_tb
# Break in Module task2_tb at ./task2_tb.sv line 43
do runlab_task2.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:30 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:50:30 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:30 on Oct 13,2023
# vlog -reportprogress 300 ./task2_tb.sv 
# -- Compiling module task2_tb
# 
# Top level modules:
# 	task2_tb
# End time: 15:50:30 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:50:41 on Oct 13,2023, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task2_tb -Lf altera_mf_ver 
# Start time: 15:50:41 on Oct 13,2023
# Loading sv_std.std
# Loading work.task2_tb
# Loading work.task2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task2_tb.sv(46)
#    Time: 710 ps  Iteration: 1  Instance: /task2_tb
# Break in Module task2_tb at ./task2_tb.sv line 46
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:49 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:03:49 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:49 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.v 
# ** Error: (vlog-7) Failed to open design unit file "./DE1_Soc_Task2.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:03:49 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_task2DE1.txt line 19
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_Soc_Task2.v""
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:04 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:04:04 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:04 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:04:05 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:05 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# ** Error: ./DE1_Soc_Task2_tb.sv(17): (vlog-2730) Undefined variable: 'clock'.
# ** Error: ./DE1_Soc_Task2_tb.sv(28): (vlog-2730) Undefined variable: 'clock'.
# ** Error: ./DE1_Soc_Task2_tb.sv(40): (vlog-2730) Undefined variable: 'wren'.
# End time: 16:04:05 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_task2DE1.txt line 20
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_Soc_Task2_tb.sv""
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:04:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:04:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:59 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# ** Error: ./DE1_Soc_Task2_tb.sv(40): (vlog-2730) Undefined variable: 'wren'.
# End time: 16:04:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_task2DE1.txt line 20
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_Soc_Task2_tb.sv""
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:08 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:05:08 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:09 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:05:09 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:09 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# ** Error: ./DE1_Soc_Task2_tb.sv(44): (vlog-2730) Undefined variable: 'wren'.
# End time: 16:05:09 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_task2DE1.txt line 20
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_Soc_Task2_tb.sv""
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:15 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:05:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:15 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:05:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:15 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:05:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:05:17 on Oct 13,2023, Elapsed time: 0:14:36
# Errors: 18, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_Soc_Task2_tb 
# Start time: 16:05:17 on Oct 13,2023
# ** Error: (vsim-3170) Could not find 'DE1_Soc_Task2_tb'.
#         Searched libraries:
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_task2DE1.txt PAUSED at line 29
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:13 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:06:13 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:13 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:06:14 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:14 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:06:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb -Lf altera_mf_lib 
# Start time: 16:05:17 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.DE1_SoC_Task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.seg7
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(22): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(23): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(23): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(26): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(26): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(27): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(27): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX5'.
# ** Error: Cannot open macro file: wave_task2DE1
# Error in macro ./runlab_task2DE1.txt line 35
# Cannot open macro file: wave_task2DE1
#     while executing
# "do wave_task2DE1"
add wave -position end  sim:/DE1_SoC_Task2_tb/SW
add wave -position end  sim:/DE1_SoC_Task2_tb/KEY[0]
add wave -position 0  sim:/DE1_SoC_Task2_tb/clock
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX0
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX1
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX2
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX3
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX4
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX5
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task1}
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:07:18 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:07:18 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:07:18 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:07:20 on Oct 13,2023, Elapsed time: 0:02:03
# Errors: 10, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb -Lf altera_mf_lib 
# Start time: 16:07:20 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.DE1_SoC_Task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.seg7
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(22): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(23): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(23): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(26): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(26): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(27): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(27): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX5'.
# ** Error: Cannot open macro file: wave_task2DE1
# Error in macro ./runlab_task2DE1.txt line 35
# Cannot open macro file: wave_task2DE1
#     while executing
# "do wave_task2DE1"
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task2DE1}
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:46 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:07:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:46 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:07:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:46 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:07:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:07:48 on Oct 13,2023, Elapsed time: 0:00:28
# Errors: 9, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb -Lf altera_mf_lib 
# Start time: 16:07:48 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.DE1_SoC_Task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.seg7
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(22): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(23): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(23): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(26): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(26): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(27): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(27): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX5'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task2_tb.sv(59)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task2_tb
# Break in Module DE1_SoC_Task2_tb at ./DE1_Soc_Task2_tb.sv line 59
add wave -position end  sim:/DE1_SoC_Task2_tb/clock
add wave -position end  sim:/DE1_SoC_Task2_tb/KEY
add wave -position end  sim:/DE1_SoC_Task2_tb/SW
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX0
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX1
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX2
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX3
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX4
add wave -position end  sim:/DE1_SoC_Task2_tb/HEX5
add wave -position end  sim:/DE1_SoC_Task2_tb/LEDR
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task2DE1}
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:08:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:08:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:08:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:08:16 on Oct 13,2023, Elapsed time: 0:00:28
# Errors: 6, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb -Lf altera_mf_lib 
# Start time: 16:08:16 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.DE1_SoC_Task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.seg7
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(22): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(23): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(23): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(26): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(26): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(27): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(27): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX5'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task2_tb.sv(59)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task2_tb
# Break in Module DE1_SoC_Task2_tb at ./DE1_Soc_Task2_tb.sv line 59
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/CLOCK_50
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/KEY
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/SW
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/HEX0
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/HEX1
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/HEX2
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/HEX3
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/HEX4
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/HEX5
add wave -position end  sim:/DE1_SoC_Task2_tb/dut/LEDR
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task2DE1}
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:54 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:08:54 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:54 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:08:54 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:54 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:08:54 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:08:56 on Oct 13,2023, Elapsed time: 0:00:40
# Errors: 6, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb -Lf altera_mf_lib 
# Start time: 16:08:56 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.DE1_SoC_Task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.seg7
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(22): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(23): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(23): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(26): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(26): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(27): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(27): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX5'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task2_tb.sv(59)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task2_tb
# Break in Module DE1_SoC_Task2_tb at ./DE1_Soc_Task2_tb.sv line 59
add wave -position 1  sim:/DE1_SoC_Task2_tb/KEY[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task2DE1}
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:42 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:09:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:42 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:09:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:42 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:09:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:09:44 on Oct 13,2023, Elapsed time: 0:00:48
# Errors: 6, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb -Lf altera_mf_lib 
# Start time: 16:09:44 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.DE1_SoC_Task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.seg7
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(22): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(23): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(23): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(26): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(26): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(27): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(27): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX5'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task2_tb.sv(59)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task2_tb
# Break in Module DE1_SoC_Task2_tb at ./DE1_Soc_Task2_tb.sv line 59
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:29 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:14:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:29 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:14:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:29 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:14:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:31 on Oct 13,2023, Elapsed time: 0:04:47
# Errors: 6, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb 
# Start time: 16:14:31 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# Loading work.DE1_SoC_Task2
# Loading work.task2
# Loading work.seg7
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(22): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex5 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(22): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(23): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(23): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex4 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(23): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(26): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(26): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex1 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(26): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3017) ./DE1_Soc_Task2.sv(27): [TFMPC] - Too few port connections. Expected 7, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3015) ./DE1_Soc_Task2.sv(27): [PCDPC] - Port size (5) does not match connection size (4) for port 'count'. The port definition is at: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task2_tb/dut/hex0 File: C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab1/./seg7.sv
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ./DE1_Soc_Task2.sv(27): [TFMPC] - Missing connection for port 'HEX5'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task2_tb.sv(59)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task2_tb
# Break in Module DE1_SoC_Task2_tb at ./DE1_Soc_Task2_tb.sv line 59
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:29 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 16:15:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:29 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:15:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:29 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:15:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:29 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:15:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:15:32 on Oct 13,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb 
# Start time: 16:15:32 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# Loading work.DE1_SoC_Task2
# Loading work.task2
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task2_tb.sv(59)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task2_tb
# Break in Module DE1_SoC_Task2_tb at ./DE1_Soc_Task2_tb.sv line 59
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:07 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 16:18:07 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:07 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:18:07 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:07 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 16:18:07 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:07 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 16:18:07 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:18:09 on Oct 13,2023, Elapsed time: 0:02:37
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb 
# Start time: 16:18:09 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# Loading work.DE1_SoC_Task2
# Loading work.task2
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task2_tb.sv(59)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task2_tb
# Break in Module DE1_SoC_Task2_tb at ./DE1_Soc_Task2_tb.sv line 59
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:37 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 21:10:37 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:37 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 21:10:37 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:37 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 21:10:38 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:38 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 21:10:38 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:10:42 on Oct 13,2023, Elapsed time: 4:52:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb 
# Start time: 21:10:45 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# ** Error: (vsim-3033) ./DE1_Soc_Task3.sv(12): Instantiation of 'clock_divider' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut File: ./DE1_Soc_Task3.sv
#         Searched libraries:
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# ** Error: (vsim-3033) ./DE1_Soc_Task3.sv(26): Instantiation of 'addr_counter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut File: ./DE1_Soc_Task3.sv
#         Searched libraries:
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# Loading work.task2
# ** Error: (vsim-3033) ./DE1_Soc_Task3.sv(29): Instantiation of 'ram32x3port2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut File: ./DE1_Soc_Task3.sv
#         Searched libraries:
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# Loading work.seg7
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_task3DE1.txt PAUSED at line 30
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:14 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 21:11:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:14 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 21:11:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:14 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 21:11:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:14 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 21:11:15 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:15 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 21:11:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb 
# Start time: 21:10:45 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# ** Error: (vsim-3033) ./DE1_Soc_Task3.sv(26): Instantiation of 'addr_counter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut File: ./DE1_Soc_Task3.sv
#         Searched libraries:
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# Loading work.task2
# ** Error: (vsim-3033) ./DE1_Soc_Task3.sv(29): Instantiation of 'ram32x3port2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut File: ./DE1_Soc_Task3.sv
#         Searched libraries:
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# Loading work.seg7
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_task3DE1.txt PAUSED at line 31
make
# invalid command name "make"
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:26 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 21:59:26 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:26 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 21:59:27 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:27 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 21:59:27 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:27 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 21:59:27 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:27 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 21:59:27 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:28 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 21:59:28 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb 
# Start time: 21:10:45 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# ** Error: (vsim-3033) ./DE1_Soc_Task3.sv(29): Instantiation of 'ram32x3port2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut File: ./DE1_Soc_Task3.sv
#         Searched libraries:
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# Loading work.seg7
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_task3DE1.txt PAUSED at line 32
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:59 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:01:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:59 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:01:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:59 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 22:01:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:00 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 22:02:00 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb 
# Start time: 21:10:45 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# Loading work.DE1_SoC_Task2
# Loading work.task2
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task2_tb.sv(59)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task2_tb
# Break in Module DE1_SoC_Task2_tb at ./DE1_Soc_Task2_tb.sv line 59
# WARNING: No extended dataflow license exists
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task3DE1}
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:39 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:02:39 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:39 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:02:39 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:39 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:02:39 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:39 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:02:39 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:39 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:02:39 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:39 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:02:39 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:39 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.sv 
# ** Error: (vlog-7) Failed to open design unit file "./ram32x3port2.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:02:40 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_task3DE1.txt line 24
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ram32x3port2.sv""
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:13 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:03:13 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:13 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:03:13 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:13 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:03:13 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:13 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:03:14 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:14 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:03:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:14 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:03:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:14 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:03:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:03:18 on Oct 13,2023, Elapsed time: 0:52:33
# Errors: 10, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb 
# Start time: 22:03:20 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'DE1_SoC_Task3_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut/my_ram32x3port2 File: ./ram32x3port2.v
# ** Error: (vsim-3033) ./ram32x3port2.v(66): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut/my_ram32x3port2 File: ./ram32x3port2.v
#         Searched libraries:
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# Loading work.seg7
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_task3DE1.txt PAUSED at line 33
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:23 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:07:23 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:23 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:07:23 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:23 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:07:24 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:24 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:07:24 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:24 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:07:24 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:24 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:07:24 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:24 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:07:24 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb 
# Start time: 22:03:20 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# ** Error: (vsim-3033) ./ram32x3port2.v(66): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut/my_ram32x3port2 File: ./ram32x3port2.v
#         Searched libraries:
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# Loading work.seg7
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_task3DE1.txt PAUSED at line 33
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:44 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:07:44 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:44 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:07:44 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:44 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:07:44 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:44 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:07:44 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:44 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:07:44 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:44 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:07:44 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:44 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:07:45 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_lib 
# Start time: 22:03:20 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.DE1_SoC_Task3
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.clock_divider
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.addr_counter
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.task2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.ram32x3port2
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) ./ram32x3port2.v(66): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut/my_ram32x3port2 File: ./ram32x3port2.v
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/work
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Loading work.seg7
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'altera_mf_lib' at "altera_mf_lib".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_task3DE1.txt PAUSED at line 33
do runlab_task2DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:18 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:09:18 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:18 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:09:18 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:18 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2.sv 
# -- Compiling module DE1_SoC_Task2
# 
# Top level modules:
# 	DE1_SoC_Task2
# End time: 22:09:18 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:18 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task2_tb.sv 
# -- Compiling module DE1_SoC_Task2_tb
# 
# Top level modules:
# 	DE1_SoC_Task2_tb
# End time: 22:09:19 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task2_tb 
# Start time: 22:03:20 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task2_tb
# Loading work.DE1_SoC_Task2
# Loading work.task2
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task2_tb.sv(59)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task2_tb
# Break in Module DE1_SoC_Task2_tb at ./DE1_Soc_Task2_tb.sv line 59
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:40 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:09:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:40 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:09:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:40 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:09:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:40 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:09:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:40 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:09:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:40 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:09:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:41 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:09:41 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:09:45 on Oct 13,2023, Elapsed time: 0:06:25
# Errors: 17, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:09:45 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_Task2_tb/dut/CLOCK_50'.
# Executing ONERROR command at macro ./wave_task3DE1 line 3
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_Task2_tb/KEY[0]'.
# Executing ONERROR command at macro ./wave_task3DE1 line 4
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_Task2_tb/dut/SW'.
# Executing ONERROR command at macro ./wave_task3DE1 line 5
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_Task2_tb/dut/HEX0'.
# Executing ONERROR command at macro ./wave_task3DE1 line 6
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_Task2_tb/dut/HEX1'.
# Executing ONERROR command at macro ./wave_task3DE1 line 7
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_Task2_tb/dut/HEX2'.
# Executing ONERROR command at macro ./wave_task3DE1 line 8
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_Task2_tb/dut/HEX3'.
# Executing ONERROR command at macro ./wave_task3DE1 line 9
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_Task2_tb/dut/HEX4'.
# Executing ONERROR command at macro ./wave_task3DE1 line 10
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_Task2_tb/dut/HEX5'.
# Executing ONERROR command at macro ./wave_task3DE1 line 11
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(61)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 61
add wave -position end  sim:/DE1_SoC_Task3_tb/clock
add wave -position end  sim:/DE1_SoC_Task3_tb/KEY
add wave -position end  sim:/DE1_SoC_Task3_tb/SW
add wave -position end  sim:/DE1_SoC_Task3_tb/HEX0
add wave -position end  sim:/DE1_SoC_Task3_tb/HEX1
add wave -position end  sim:/DE1_SoC_Task3_tb/HEX2
add wave -position end  sim:/DE1_SoC_Task3_tb/HEX3
add wave -position end  sim:/DE1_SoC_Task3_tb/HEX4
add wave -position end  sim:/DE1_SoC_Task3_tb/HEX5
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task3DE1}
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:19 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:10:19 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:20 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:10:20 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:20 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:10:20 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:20 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:10:20 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:20 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:10:20 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:20 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:10:20 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:20 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:10:20 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:10:25 on Oct 13,2023, Elapsed time: 0:00:40
# Errors: 27, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:10:25 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(61)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 61
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task3DE1}
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:30 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:11:30 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:30 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:11:30 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:30 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:11:30 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:30 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:11:31 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:31 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:11:31 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:31 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:11:31 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:31 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:11:31 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:11:43 on Oct 13,2023, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:11:43 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(60)
#    Time: 710 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 60
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:48 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:12:48 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:48 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:12:48 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:48 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:12:48 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:48 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:12:48 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:49 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:12:49 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:49 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:12:49 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:49 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:12:49 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:12:54 on Oct 13,2023, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:12:54 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(86)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 86
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:47 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:13:47 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:47 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:13:47 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:47 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:13:47 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:47 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:13:48 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:48 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:13:48 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:48 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:13:48 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:48 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:13:48 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:13:53 on Oct 13,2023, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:13:53 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(86)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 86
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:56 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:14:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:56 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:14:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:56 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:14:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:56 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:14:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:56 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:14:57 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:57 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:14:57 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:57 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:14:57 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:15:05 on Oct 13,2023, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:15:05 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(86)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 86
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:10 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:20:10 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:10 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:20:10 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:10 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:20:10 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:11 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:20:11 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:11 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:20:11 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:11 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:20:11 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:11 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:20:11 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:20:16 on Oct 13,2023, Elapsed time: 0:05:11
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:20:17 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(86)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 86
add wave -position end  sim:/DE1_SoC_Task3_tb/dut/HEX3_2
add wave -position end  sim:/DE1_SoC_Task3_tb/dut/HEX2_2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task3DE1}
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:52 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:23:52 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:52 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:23:52 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:52 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:23:52 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:52 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:23:52 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:53 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:23:53 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:53 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:23:53 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:53 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:23:53 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:23:58 on Oct 13,2023, Elapsed time: 0:03:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:23:58 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(86)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 86
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:52 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:30:52 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:52 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:30:53 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:30:53 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:30:53 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:30:53 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:30:53 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:30:53 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:31:00 on Oct 13,2023, Elapsed time: 0:07:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:31:01 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(86)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 86
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:07 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:35:07 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:07 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:35:07 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:35:08 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:35:08 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:35:08 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:35:08 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:35:08 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:35:13 on Oct 13,2023, Elapsed time: 0:04:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:35:15 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(86)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 86
add wave -position end  sim:/DE1_SoC_Task3_tb/dut/ReadAddress
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task3DE1}
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:36:10 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:36:10 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:36:10 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:10 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:36:11 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:11 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:36:11 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:11 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:36:11 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:11 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:36:11 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:36:16 on Oct 13,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:36:16 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(86)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 86
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:08 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:37:08 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:08 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:37:08 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:08 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:37:09 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:09 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:37:09 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:09 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:37:09 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:09 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:37:09 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:09 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:37:09 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:37:14 on Oct 13,2023, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:37:14 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(86)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 86
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:56 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:38:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:56 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:38:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:56 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:38:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:56 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:38:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:56 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# ** Error: ./DE1_Soc_Task3_tb.sv(30): (vlog-2730) Undefined variable: 'reset'.
# ** Error: (vlog-13069) ./DE1_Soc_Task3_tb.sv(34): near "reset": syntax error, unexpected IDENTIFIER, expecting ',' or '}'.
# End time: 22:38:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_task3DE1.txt line 22
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_Soc_Task3_tb.sv""
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:39:19 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:39:19 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:39:19 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:39:19 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:19 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# ** Error: (vlog-13069) ./DE1_Soc_Task3_tb.sv(34): near "reset": syntax error, unexpected IDENTIFIER, expecting ',' or '}'.
# End time: 22:39:20 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_task3DE1.txt line 22
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_Soc_Task3_tb.sv""
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:29 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:39:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:29 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:39:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:29 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:39:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:29 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:39:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:29 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:39:29 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:30 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:39:30 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:30 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:39:30 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:39:38 on Oct 13,2023, Elapsed time: 0:02:24
# Errors: 9, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:39:38 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(88)
#    Time: 1410 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 88
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:14 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:44:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:14 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:44:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:14 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:44:14 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:14 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:44:15 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:15 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:44:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:15 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:44:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:15 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:44:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:15 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:44:15 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:44:23 on Oct 13,2023, Elapsed time: 0:04:45
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:44:23 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(88)
#    Time: 1410 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 88
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:44:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:44:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:00 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:45:00 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:00 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:45:00 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:00 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:45:00 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:00 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:45:00 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:00 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:45:00 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:00 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:45:00 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:45:15 on Oct 13,2023, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:45:15 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(88)
#    Time: 1410 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 88
add wave -position end  sim:/DE1_SoC_Task3_tb/dut/reset
add wave -position end  sim:/DE1_SoC_Task3_tb/dut/reset
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:46 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:46:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:46 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:46:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:46 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:46:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:46 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:46:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:46 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:46:46 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:46 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:46:47 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:47 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:46:47 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:47 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:46:47 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:46:51 on Oct 13,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:46:51 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(88)
#    Time: 1410 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 88
add wave -position end  sim:/DE1_SoC_Task3_tb/dut/counter/reset
add wave -position end  sim:/DE1_SoC_Task3_tb/dut/counter/addr
add wave -position end  sim:/DE1_SoC_Task3_tb/dut/counter/address
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task3DE1}
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:41 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:48:41 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:41 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:48:41 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:41 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:48:42 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:48:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:48:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:48:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:48:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:42 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:48:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:48:48 on Oct 13,2023, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:48:49 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(88)
#    Time: 1410 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 88
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:58 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:49:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:58 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:49:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:58 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:49:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:58 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:49:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:59 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:49:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:59 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:49:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:59 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:49:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:59 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:49:59 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:50:06 on Oct 13,2023, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:50:06 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./DE1_Soc_Task3.sv(23): Variable '/DE1_SoC_Task3_tb/dut/reset', driven via a port connection, is multiply driven. See ./DE1_Soc_Task3.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut File: ./DE1_Soc_Task3.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(88)
#    Time: 1410 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 88
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:39 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:50:39 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:39 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:50:39 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:39 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:50:39 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:39 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:50:40 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:40 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:50:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:40 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:50:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:40 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:50:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:40 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:50:40 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:50:45 on Oct 13,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:50:45 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./DE1_Soc_Task3.sv(23): Variable '/DE1_SoC_Task3_tb/dut/reset', driven via a port connection, is multiply driven. See ./DE1_Soc_Task3.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_Task3_tb/dut File: ./DE1_Soc_Task3.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(88)
#    Time: 1410 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 88
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:42 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:52:43 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:43 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:52:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:43 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:52:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:43 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:52:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:43 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:52:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:43 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:52:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:43 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:52:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:43 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:52:44 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:52:49 on Oct 13,2023, Elapsed time: 0:02:04
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:52:49 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(88)
#    Time: 1410 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 88
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:42 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:53:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:42 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:53:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:42 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:53:42 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:42 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:53:43 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:43 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:53:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:43 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:53:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:43 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:53:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:43 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:53:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:53:51 on Oct 13,2023, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:53:51 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(90)
#    Time: 1450 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 90
add wave -position 2  sim:/DE1_SoC_Task3_tb/KEY[3]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab2/wave_task3DE1}
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:57 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:54:57 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:57 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:54:57 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:57 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:54:57 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:57 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:54:57 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:57 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:54:57 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:58 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:54:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:58 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:54:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:58 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:54:58 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:55:06 on Oct 13,2023, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:55:06 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(89)
#    Time: 1430 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 89
do runlab_task3DE1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:34 on Oct 13,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:55:34 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:34 on Oct 13,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:55:34 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:34 on Oct 13,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:55:34 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:34 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3.sv 
# -- Compiling module DE1_SoC_Task3
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3
# 	DE1_SoC_Task3_tb
# End time: 22:55:35 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:35 on Oct 13,2023
# vlog -reportprogress 300 ./DE1_Soc_Task3_tb.sv 
# -- Compiling module DE1_SoC_Task3_tb
# 
# Top level modules:
# 	DE1_SoC_Task3_tb
# End time: 22:55:35 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:35 on Oct 13,2023
# vlog -reportprogress 300 ./addr_counter.sv 
# -- Compiling module addr_counter
# 
# Top level modules:
# 	addr_counter
# End time: 22:55:35 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:35 on Oct 13,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 22:55:35 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:35 on Oct 13,2023
# vlog -reportprogress 300 ./basic_D_FF.sv 
# -- Compiling module basic_D_FF
# 
# Top level modules:
# 	basic_D_FF
# End time: 22:55:35 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:55:47 on Oct 13,2023, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_Task3_tb -Lf altera_mf_ver 
# Start time: 22:55:47 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_Task3_tb
# Loading work.DE1_SoC_Task3
# Loading work.clock_divider
# Loading work.basic_D_FF
# Loading work.addr_counter
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_Soc_Task3_tb.sv(89)
#    Time: 1430 ps  Iteration: 1  Instance: /DE1_SoC_Task3_tb
# Break in Module DE1_SoC_Task3_tb at ./DE1_Soc_Task3_tb.sv line 89
# End time: 10:24:03 on Oct 14,2023, Elapsed time: 11:28:16
# Errors: 0, Warnings: 0
