\hypertarget{struct_p_m_c___mem_map}{}\section{P\+M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_m_c___mem_map}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_p_m_c___mem_map_aeed619ce4a5bf17bff6201b02deebb54}{L\+V\+D\+S\+C1}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_p_m_c___mem_map_a934db8b39dae8b99a9a9165df50145f5}{L\+V\+D\+S\+C2}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_p_m_c___mem_map_aa14a55a46cc237589d6c01ebf7676c2a}{R\+E\+G\+SC}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+MC -\/ Peripheral register structure 

Definition at line 8819 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}}
\index{L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{L\+V\+D\+S\+C1}{LVDSC1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} P\+M\+C\+\_\+\+Mem\+Map\+::\+L\+V\+D\+S\+C1}\hypertarget{struct_p_m_c___mem_map_aeed619ce4a5bf17bff6201b02deebb54}{}\label{struct_p_m_c___mem_map_aeed619ce4a5bf17bff6201b02deebb54}
Low Voltage Detect Status and Control 1 Register, offset\+: 0x0 

Definition at line 8820 of file M\+K20\+D7.\+h.

\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}}
\index{L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{L\+V\+D\+S\+C2}{LVDSC2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} P\+M\+C\+\_\+\+Mem\+Map\+::\+L\+V\+D\+S\+C2}\hypertarget{struct_p_m_c___mem_map_a934db8b39dae8b99a9a9165df50145f5}{}\label{struct_p_m_c___mem_map_a934db8b39dae8b99a9a9165df50145f5}
Low Voltage Detect Status and Control 2 Register, offset\+: 0x1 

Definition at line 8821 of file M\+K20\+D7.\+h.

\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!R\+E\+G\+SC@{R\+E\+G\+SC}}
\index{R\+E\+G\+SC@{R\+E\+G\+SC}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+G\+SC}{REGSC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} P\+M\+C\+\_\+\+Mem\+Map\+::\+R\+E\+G\+SC}\hypertarget{struct_p_m_c___mem_map_aa14a55a46cc237589d6c01ebf7676c2a}{}\label{struct_p_m_c___mem_map_aa14a55a46cc237589d6c01ebf7676c2a}
Regulator Status and Control Register, offset\+: 0x2 

Definition at line 8822 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
