// Seed: 2263219163
module module_0 (
    input id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input logic id_10
);
  assign id_3 = 1'b0;
  initial begin
    id_5 = 1;
  end
  logic id_11;
  assign id_10 = id_7;
  type_25(
      1, 1 / id_5, id_8
  );
  assign id_10 = 1'b0;
  type_26(
      id_3, id_4, id_6
  );
  assign id_8[1 : 1'b0] = id_4;
  logic id_12;
  logic id_13;
  logic id_14, id_15;
  assign id_15 = (1);
  logic id_16;
  logic id_17, id_18;
  timeprecision 1ps;
endmodule
