$date
	Sun Oct 23 07:38:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#468878
b10101 &
b10101 %
1$
b10101 !
1"
#468879
0"
#468882
b1000000 &
b1000000 %
#468886
b100000 &
b100000 %
#468890
b10000 &
b10000 %
#468894
b1000 &
b1000 %
#468898
b100 &
b100 %
#468902
b10 &
b10 %
#468906
b1 &
b1 %
1#
#468910
b0 &
0#
b0 %
0$
#1484968
b10000 !
1"
#1484970
b10000 &
b10000 %
1$
#1484971
0"
#1484974
b1000 &
b1000 %
#1484978
b100 &
b100 %
#1484982
b10 &
b10 %
#1484986
b1 &
b1 %
1#
#1484990
b0 &
0#
b0 %
0$
#2429947
b1 !
1"
#2429950
b1 &
b1 %
1$
#2429951
0"
#2429954
1#
#2429958
b0 &
0#
b0 %
0$
#4500012
