`timescale 1ns/1ps
module test;

reg a;
reg b;
reg cin;
wire sum;
wire cout;

full_adder uut (
  .a(a),
  .b(b),
  .cin(cin),
  .sum(sum),
  .cout(cout)
);

initial begin
  $dumpfile("fulladder.vcd");
  $dumpvars(0,test);

  // All 8 input combinations for a 3-input full adder
  a=0; b=0; cin=0; #10;
  a=0; b=0; cin=1; #10;
  a=0; b=1; cin=0; #10;
  a=0; b=1; cin=1; #10;
  a=1; b=0; cin=0; #10;
  a=1; b=0; cin=1; #10;
  a=1; b=1; cin=0; #10;
  a=1; b=1; cin=1; #10;

  $finish;
end

endmodule
