# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projet_Lena_Tg.srcs/sources_1/new/LR.vhd" \
"../../../../Projet_Lena_Tg.srcs/sim_1/new/TestBench_LR.vhd" \

# Do not sort compile order
nosort
