SBT = sbt

# Generate Verilog code
doit:

clean:
	git clean -fd
