<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKFX" slack="12.625" period="15.625" constraintValue="15.625" deviceLimit="3.000" freqLimit="333.333" physResource="new_clk/dcm_sp_inst/CLKFX" logResource="new_clk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="new_clk/clkfx"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="new_clk/dcm_sp_inst/CLK0" logResource="new_clk/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="new_clk/clk0"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLK0" logResource="new_clk/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="new_clk/clk0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tdcmper_CLKFX" slack="184.375" period="15.625" constraintValue="15.625" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLKFX" logResource="new_clk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="new_clk/clkfx"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;</twConstName><twItemCnt>57438</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.510</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.115</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_15</twDest><twTotPathDel>9.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[4]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>mems_rom/ROM_DOUT[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;3&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/f1_CH_C_q_15_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_15</twBEL></twPathDel><twLogDel>3.469</twLogDel><twRouteDel>5.749</twRouteDel><twTotDel>9.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.234</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_11</twDest><twTotPathDel>8.991</twTotPathDel><twClkSkew dest = "0.714" src = "0.822">0.108</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>mems_rom/f2_CH_D_d[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_11_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_11</twBEL></twPathDel><twLogDel>3.415</twLogDel><twRouteDel>5.576</twRouteDel><twTotDel>8.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.247</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_14</twDest><twTotPathDel>8.995</twTotPathDel><twClkSkew dest = "0.725" src = "0.816">0.091</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_A_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>mems_rom/ROM_DOUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_lut&lt;7&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f2_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>mems_rom/f2_CH_C_d[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[14]</twComp><twBEL>mems_rom/f2_CH_C_q_14_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_14</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>5.593</twRouteDel><twTotDel>8.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.251</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_15</twDest><twTotPathDel>8.978</twTotPathDel><twClkSkew dest = "0.625" src = "0.729">0.104</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/f1_CH_C_q_15_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_15</twBEL></twPathDel><twLogDel>3.504</twLogDel><twRouteDel>5.474</twRouteDel><twTotDel>8.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.263</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_15</twDest><twTotPathDel>8.972</twTotPathDel><twClkSkew dest = "0.625" src = "0.723">0.098</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_A_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>mems_rom/ROM_DOUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;7&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/f1_CH_C_q_15_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_15</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>5.570</twRouteDel><twTotDel>8.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.263</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_10</twDest><twTotPathDel>8.975</twTotPathDel><twClkSkew dest = "0.721" src = "0.816">0.095</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_A_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>mems_rom/ROM_DOUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_lut&lt;7&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>mems_rom/f2_CH_C_d[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[10]</twComp><twBEL>mems_rom/f2_CH_C_q_10_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_10</twBEL></twPathDel><twLogDel>3.311</twLogDel><twRouteDel>5.664</twRouteDel><twTotDel>8.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.291</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_10</twDest><twTotPathDel>8.926</twTotPathDel><twClkSkew dest = "0.706" src = "0.822">0.116</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>mems_rom/f2_CH_D_d[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[10]</twComp><twBEL>mems_rom/f2_CH_D_q_10_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_10</twBEL></twPathDel><twLogDel>3.384</twLogDel><twRouteDel>5.542</twRouteDel><twTotDel>8.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.296</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_9</twDest><twTotPathDel>8.942</twTotPathDel><twClkSkew dest = "0.721" src = "0.816">0.095</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_A_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>mems_rom/ROM_DOUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_lut&lt;7&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>mems_rom/f2_CH_C_d[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[10]</twComp><twBEL>mems_rom/f2_CH_C_q_9_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_9</twBEL></twPathDel><twLogDel>3.299</twLogDel><twRouteDel>5.643</twRouteDel><twTotDel>8.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.350</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_15</twDest><twTotPathDel>8.873</twTotPathDel><twClkSkew dest = "0.712" src = "0.822">0.110</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mems_rom/f2_CH_D_d[15]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>mems_rom/f2_CH_D_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mems_rom/f2_CH_D_q[15]</twComp><twBEL>mems_rom/f2_CH_D_q_15_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_15</twBEL></twPathDel><twLogDel>3.508</twLogDel><twRouteDel>5.365</twRouteDel><twTotDel>8.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.354</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_12</twDest><twTotPathDel>8.888</twTotPathDel><twClkSkew dest = "0.725" src = "0.816">0.091</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_A_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>mems_rom/ROM_DOUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_lut&lt;7&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>mems_rom/f2_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>mems_rom/f2_CH_C_d[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[14]</twComp><twBEL>mems_rom/f2_CH_C_q_12_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_12</twBEL></twPathDel><twLogDel>3.323</twLogDel><twRouteDel>5.565</twRouteDel><twTotDel>8.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.371</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_8</twDest><twTotPathDel>8.846</twTotPathDel><twClkSkew dest = "0.706" src = "0.822">0.116</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>mems_rom/f2_CH_D_d[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[10]</twComp><twBEL>mems_rom/f2_CH_D_q_8_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_8</twBEL></twPathDel><twLogDel>3.325</twLogDel><twRouteDel>5.521</twRouteDel><twTotDel>8.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.399</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_13</twDest><twTotPathDel>8.826</twTotPathDel><twClkSkew dest = "0.714" src = "0.822">0.108</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>mems_rom/f2_CH_D_d[15]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>mems_rom/f2_CH_D_d[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_13</twBEL></twPathDel><twLogDel>3.498</twLogDel><twRouteDel>5.328</twRouteDel><twTotDel>8.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.402</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_15</twDest><twTotPathDel>8.897</twTotPathDel><twClkSkew dest = "0.320" src = "0.354">0.034</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f2_CH_B_q[5]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>mems_rom/ROM_DOUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;5&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/f1_CH_C_q_15_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_15</twBEL></twPathDel><twLogDel>3.560</twLogDel><twRouteDel>5.337</twRouteDel><twTotDel>8.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.419</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_12</twDest><twTotPathDel>8.806</twTotPathDel><twClkSkew dest = "0.714" src = "0.822">0.108</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>mems_rom/f2_CH_D_d[15]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>mems_rom/f2_CH_D_d[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_12_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_12</twBEL></twPathDel><twLogDel>3.408</twLogDel><twRouteDel>5.398</twRouteDel><twTotDel>8.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.435</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_8</twDest><twTotPathDel>8.803</twTotPathDel><twClkSkew dest = "0.721" src = "0.816">0.095</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_A_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>mems_rom/ROM_DOUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_lut&lt;7&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mems_rom/f2_CH_C_d[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[10]</twComp><twBEL>mems_rom/f2_CH_C_q_8_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_8</twBEL></twPathDel><twLogDel>3.232</twLogDel><twRouteDel>5.571</twRouteDel><twTotDel>8.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.454</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_15</twDest><twTotPathDel>8.845</twTotPathDel><twClkSkew dest = "0.320" src = "0.354">0.034</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f2_CH_B_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.370</twDelInfo><twComp>mems_rom/ROM_DOUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;6&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/f1_CH_C_q_15_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_15</twBEL></twPathDel><twLogDel>3.437</twLogDel><twRouteDel>5.408</twRouteDel><twTotDel>8.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.459</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_15</twDest><twTotPathDel>8.876</twTotPathDel><twClkSkew dest = "0.713" src = "0.711">-0.002</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y18.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y18.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f2_CH_B_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.370</twDelInfo><twComp>mems_rom/ROM_DOUT[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;6&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/f1_CH_C_q_15_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_15</twBEL></twPathDel><twLogDel>3.437</twLogDel><twRouteDel>5.439</twRouteDel><twTotDel>8.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.459</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_14</twDest><twTotPathDel>8.764</twTotPathDel><twClkSkew dest = "0.712" src = "0.822">0.110</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>mems_rom/f2_CH_D_d[15]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>mems_rom/f2_CH_D_d[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mems_rom/f2_CH_D_q[15]</twComp><twBEL>mems_rom/f2_CH_D_q_14_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_14</twBEL></twPathDel><twLogDel>3.467</twLogDel><twRouteDel>5.297</twRouteDel><twTotDel>8.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.472</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_13</twDest><twTotPathDel>8.770</twTotPathDel><twClkSkew dest = "0.725" src = "0.816">0.091</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_A_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>mems_rom/ROM_DOUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_lut&lt;7&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>mems_rom/f2_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>mems_rom/f2_CH_C_d[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[14]</twComp><twBEL>mems_rom/f2_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_13</twBEL></twPathDel><twLogDel>3.390</twLogDel><twRouteDel>5.380</twRouteDel><twTotDel>8.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.488</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_9</twDest><twTotPathDel>8.729</twTotPathDel><twClkSkew dest = "0.706" src = "0.822">0.116</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y41.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>mems_rom/f2_CH_D_d[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[10]</twComp><twBEL>mems_rom/f2_CH_D_q_9_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_9</twBEL></twPathDel><twLogDel>3.415</twLogDel><twRouteDel>5.314</twRouteDel><twTotDel>8.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.512</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_15</twDest><twTotPathDel>8.828</twTotPathDel><twClkSkew dest = "0.625" src = "0.618">-0.007</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y10.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y10.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[4]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>mems_rom/ROM_DOUT[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;4&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/f1_CH_C_q_15_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_15</twBEL></twPathDel><twLogDel>3.560</twLogDel><twRouteDel>5.268</twRouteDel><twTotDel>8.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.536</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_5</twDest><twTotPathDel>8.680</twTotPathDel><twClkSkew dest = "0.705" src = "0.822">0.117</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y40.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mems_rom/f2_CH_D_d[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_D_q[7]</twComp><twBEL>mems_rom/f2_CH_D_q_5_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_5</twBEL></twPathDel><twLogDel>3.346</twLogDel><twRouteDel>5.334</twRouteDel><twTotDel>8.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.540</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_15</twDest><twTotPathDel>8.707</twTotPathDel><twClkSkew dest = "0.730" src = "0.816">0.086</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_A_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>mems_rom/ROM_DOUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_lut&lt;7&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f2_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mems_rom/f2_CH_C_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[15]</twComp><twBEL>mems_rom/f2_CH_C_q_15_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_15</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>5.305</twRouteDel><twTotDel>8.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.552</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_7</twDest><twTotPathDel>8.688</twTotPathDel><twClkSkew dest = "0.723" src = "0.816">0.093</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_A_q[7]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>mems_rom/ROM_DOUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>mems_rom/Mmux_f2_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_lut&lt;7&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>mems_rom/f2_CH_C_d[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_C_q[7]</twComp><twBEL>mems_rom/f2_CH_C_q_7_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_7</twBEL></twPathDel><twLogDel>3.154</twLogDel><twRouteDel>5.534</twRouteDel><twTotDel>8.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.579</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_6</twDest><twTotPathDel>8.637</twTotPathDel><twClkSkew dest = "0.705" src = "0.822">0.117</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>mems_rom/f2_CH_D_d[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_D_q[7]</twComp><twBEL>mems_rom/f2_CH_D_q_6_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_6</twBEL></twPathDel><twLogDel>3.315</twLogDel><twRouteDel>5.322</twRouteDel><twTotDel>8.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.602</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_9</twDest><twTotPathDel>8.734</twTotPathDel><twClkSkew dest = "0.628" src = "0.625">-0.003</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[4]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>mems_rom/ROM_DOUT[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;3&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>mems_rom/f1_CH_C_d[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[10]</twComp><twBEL>mems_rom/f1_CH_C_q_9_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_9</twBEL></twPathDel><twLogDel>3.366</twLogDel><twRouteDel>5.368</twRouteDel><twTotDel>8.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.606</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_7</twDest><twTotPathDel>8.610</twTotPathDel><twClkSkew dest = "0.705" src = "0.822">0.117</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mems_rom/f2_CH_D_d[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_D_q[7]</twComp><twBEL>mems_rom/f2_CH_D_q_7_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_7</twBEL></twPathDel><twLogDel>3.356</twLogDel><twRouteDel>5.254</twRouteDel><twTotDel>8.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.642</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_15</twDest><twTotPathDel>8.596</twTotPathDel><twClkSkew dest = "0.625" src = "0.720">0.095</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>mems_rom/ROM_DOUT[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;1&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mems_rom/f1_CH_C_d[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/f1_CH_C_q_15_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_15</twBEL></twPathDel><twLogDel>3.627</twLogDel><twRouteDel>4.969</twRouteDel><twTotDel>8.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.698</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_4</twDest><twTotPathDel>8.518</twTotPathDel><twClkSkew dest = "0.705" src = "0.822">0.117</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[2]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mems_rom/ROM_DOUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_lut&lt;2&gt;</twBEL><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>mems_rom/Mmux_f2_CH_D_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f2_CH_D_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>mems_rom/f2_CH_D_d[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_D_q[7]</twComp><twBEL>mems_rom/f2_CH_D_q_4_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_4</twBEL></twPathDel><twLogDel>3.256</twLogDel><twRouteDel>5.262</twRouteDel><twTotDel>8.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.724</twSlack><twSrc BELType="RAM">mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_8</twDest><twTotPathDel>8.612</twTotPathDel><twClkSkew dest = "0.628" src = "0.625">-0.003</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f2_CH_A_q[4]</twComp><twBEL>mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>mems_rom/ROM_DOUT[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_lut&lt;3&gt;</twBEL><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>mems_rom/Mmux_f1_CH_C_d_rs_cy[11]</twComp><twBEL>mems_rom/Mmux_f1_CH_C_d_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>mems_rom/f1_CH_C_d[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[10]</twComp><twBEL>mems_rom/f1_CH_C_q_8_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_8</twBEL></twPathDel><twLogDel>3.299</twLogDel><twRouteDel>5.313</twRouteDel><twTotDel>8.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y18.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y16.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y10.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y8.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tbcper_I" slack="12.959" period="15.625" constraintValue="15.625" deviceLimit="2.666" freqLimit="375.094" physResource="new_clk/clkout1_buf/I0" logResource="new_clk/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="new_clk/clkfx"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tockper" slack="13.376" period="15.625" constraintValue="15.625" deviceLimit="2.249" freqLimit="444.642" physResource="mosi_q_1/CLK0" logResource="f1_mems_spi_master/mosi_q/CK0" locationPin="OLOGIC_X11Y3.CLK0" clockNet="clk_64mhz"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tockper" slack="13.376" period="15.625" constraintValue="15.625" deviceLimit="2.249" freqLimit="444.642" physResource="mosi_q_2/CLK0" logResource="f2_mems_spi_master/mosi_q/CK0" locationPin="OLOGIC_X12Y31.CLK0" clockNet="clk_64mhz"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tockper" slack="13.376" period="15.625" constraintValue="15.625" deviceLimit="2.249" freqLimit="444.642" physResource="tx_q/CLK0" logResource="fifo_manager/serial_tx_TDC/tx_q/CK0" locationPin="OLOGIC_X6Y1.CLK0" clockNet="clk_64mhz"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tickper" slack="13.759" period="15.625" constraintValue="15.625" deviceLimit="1.866" freqLimit="535.906" physResource="main_control/serial_rx2/rx_q/CLK0" logResource="main_control/serial_rx2/rx_q/CLK0" locationPin="ILOGIC_X6Y0.CLK0" clockNet="clk_64mhz"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem17/DP/CLK" locationPin="SLICE_X4Y12.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem18/DP/CLK" locationPin="SLICE_X4Y12.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem17/SP/CLK" locationPin="SLICE_X4Y12.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem18/SP/CLK" locationPin="SLICE_X4Y12.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[35]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem34/DP/CLK" locationPin="SLICE_X4Y13.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[35]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem36/DP/CLK" locationPin="SLICE_X4Y13.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[35]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem34/SP/CLK" locationPin="SLICE_X4Y13.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[35]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem36/SP/CLK" locationPin="SLICE_X4Y13.CLK" clockNet="clk_64mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="12.173" errors="0" errorRollup="0" items="0" itemsRollup="57438"/><twConstRollup name="TS_new_clk_clkfx" fullName="TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;" type="child" depth="1" requirement="15.625" prefType="period" actual="9.510" actualRollup="N/A" errors="0" errorRollup="0" items="57438" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.510</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="111"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>57438</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7739</twConnCnt></twConstCov><twStats anchorID="112"><twMinPer>9.510</twMinPer><twFootnote number="1" /><twMaxFreq>105.152</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Mar  5 13:34:07 2018 </twTimestamp></twFoot><twClientInfo anchorID="113"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 420 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
