Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bb560ed3935d47718a06097adf9806b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_behav xil_defaultlib.RISC_V_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'MemRead' [D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/ID.v:33]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'MemtoReg' [D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/ID.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MemWrite' [D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/ID.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/imports/IF_ID/PC.v" Line 2. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/imports/IF_ID/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/imports/IF_ID/PC.v" Line 2. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/imports/IF_ID/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/cn2/lab3/Lucrare3/IF_ID_Vivado_Without_Control/IF_ID/IF_ID.srcs/sources_1/new/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.RISC_V_IF_ID
Compiling module xil_defaultlib.RISC_V_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_behav
