
KE1_MyAPP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000106c  08008830  08008830  00018830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800989c  0800989c  00020364  2**0
                  CONTENTS
  4 .ARM          00000008  0800989c  0800989c  0001989c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098a4  080098a4  00020364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098a4  080098a4  000198a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098a8  080098a8  000198a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000364  20000000  080098ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  20000364  08009c10  00020364  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000784  08009c10  00020784  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020364  2**0
                  CONTENTS, READONLY
 12 .debug_info   000154cb  00000000  00000000  00020394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cc5  00000000  00000000  0003585f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  00038528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001058  00000000  00000000  000396a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024b1d  00000000  00000000  0003a700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013514  00000000  00000000  0005f21d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8a80  00000000  00000000  00072731  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014b1b1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005894  00000000  00000000  0014b204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000364 	.word	0x20000364
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008818 	.word	0x08008818

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000368 	.word	0x20000368
 80001cc:	08008818 	.word	0x08008818

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	; 0x28
 8000ea4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	60da      	str	r2, [r3, #12]
 8000eb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb6:	4b27      	ldr	r3, [pc, #156]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eba:	4a26      	ldr	r2, [pc, #152]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000ebc:	f043 0304 	orr.w	r3, r3, #4
 8000ec0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ec2:	4b24      	ldr	r3, [pc, #144]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec6:	f003 0304 	and.w	r3, r3, #4
 8000eca:	613b      	str	r3, [r7, #16]
 8000ecc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ece:	4b21      	ldr	r3, [pc, #132]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed2:	4a20      	ldr	r2, [pc, #128]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000ed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ed8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eda:	4b1e      	ldr	r3, [pc, #120]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee6:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eea:	4a1a      	ldr	r2, [pc, #104]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000eec:	f043 0301 	orr.w	r3, r3, #1
 8000ef0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ef2:	4b18      	ldr	r3, [pc, #96]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efe:	4b15      	ldr	r3, [pc, #84]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f02:	4a14      	ldr	r2, [pc, #80]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000f04:	f043 0302 	orr.w	r3, r3, #2
 8000f08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f0a:	4b12      	ldr	r3, [pc, #72]	; (8000f54 <MX_GPIO_Init+0xb4>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8000f16:	2201      	movs	r2, #1
 8000f18:	21e0      	movs	r1, #224	; 0xe0
 8000f1a:	480f      	ldr	r0, [pc, #60]	; (8000f58 <MX_GPIO_Init+0xb8>)
 8000f1c:	f001 fc08 	bl	8002730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000f26:	480c      	ldr	r0, [pc, #48]	; (8000f58 <MX_GPIO_Init+0xb8>)
 8000f28:	f001 fc02 	bl	8002730 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000f2c:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000f30:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f32:	2301      	movs	r3, #1
 8000f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	4619      	mov	r1, r3
 8000f44:	4804      	ldr	r0, [pc, #16]	; (8000f58 <MX_GPIO_Init+0xb8>)
 8000f46:	f001 fa79 	bl	800243c <HAL_GPIO_Init>

}
 8000f4a:	bf00      	nop
 8000f4c:	3728      	adds	r7, #40	; 0x28
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40021000 	.word	0x40021000
 8000f58:	48000400 	.word	0x48000400

08000f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f60:	f001 f843 	bl	8001fea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f64:	f000 f83c 	bl	8000fe0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f68:	f7ff ff9a 	bl	8000ea0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f6c:	f000 fe5a 	bl	8001c24 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000f70:	f000 fe88 	bl	8001c84 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000f74:	f000 feb6 	bl	8001ce4 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8000f78:	f000 fd16 	bl	80019a8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  UART_Enable_Receive_IT();
 8000f7c:	f000 ffac 	bl	8001ed8 <UART_Enable_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello my APP v0.0.2\r\n");
 8000f80:	4816      	ldr	r0, [pc, #88]	; (8000fdc <main+0x80>)
 8000f82:	f005 fbe7 	bl	8006754 <puts>

  OLED_Init();
 8000f86:	f000 fb14 	bl	80015b2 <OLED_Init>
  OLED_DrawLogo();
 8000f8a:	f000 fb77 	bl	800167c <OLED_DrawLogo>

  HAL_Delay(1000);
 8000f8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f92:	f001 f89f 	bl	80020d4 <HAL_Delay>
  OLED_Clear();
 8000f96:	f000 f995 	bl	80012c4 <OLED_Clear>
  OLED_Show_MyBilibili();
 8000f9a:	f000 fb7f 	bl	800169c <OLED_Show_MyBilibili>
  HAL_Delay(1000);
 8000f9e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fa2:	f001 f897 	bl	80020d4 <HAL_Delay>


  PWM_Servo_Start(90);
 8000fa6:	205a      	movs	r0, #90	; 0x5a
 8000fa8:	f000 fe00 	bl	8001bac <PWM_Servo_Start>
  HAL_Delay(100);
 8000fac:	2064      	movs	r0, #100	; 0x64
 8000fae:	f001 f891 	bl	80020d4 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_Delay(350);
 8000fb2:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8000fb6:	f001 f88d 	bl	80020d4 <HAL_Delay>

    PWM_Servo_Start(45);
 8000fba:	202d      	movs	r0, #45	; 0x2d
 8000fbc:	f000 fdf6 	bl	8001bac <PWM_Servo_Start>
    HAL_Delay(350);
 8000fc0:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8000fc4:	f001 f886 	bl	80020d4 <HAL_Delay>
    PWM_Servo_Start(135);
 8000fc8:	2087      	movs	r0, #135	; 0x87
 8000fca:	f000 fdef 	bl	8001bac <PWM_Servo_Start>
    HAL_Delay(350);
 8000fce:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8000fd2:	f001 f87f 	bl	80020d4 <HAL_Delay>
    PWM_Servo_Stop();
 8000fd6:	f000 fe1b 	bl	8001c10 <PWM_Servo_Stop>
    HAL_Delay(350);
 8000fda:	e7ea      	b.n	8000fb2 <main+0x56>
 8000fdc:	08008830 	.word	0x08008830

08000fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b0ae      	sub	sp, #184	; 0xb8
 8000fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000fea:	2244      	movs	r2, #68	; 0x44
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f004 fed0 	bl	8005d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001004:	463b      	mov	r3, r7
 8001006:	2260      	movs	r2, #96	; 0x60
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f004 fec2 	bl	8005d94 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001010:	2301      	movs	r3, #1
 8001012:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001014:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001018:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800101a:	2302      	movs	r3, #2
 800101c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001020:	2303      	movs	r3, #3
 8001022:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001026:	2301      	movs	r3, #1
 8001028:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 8;
 800102c:	2308      	movs	r3, #8
 800102e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001032:	2307      	movs	r3, #7
 8001034:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001038:	2302      	movs	r3, #2
 800103a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800103e:	2302      	movs	r3, #2
 8001040:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001044:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001048:	4618      	mov	r0, r3
 800104a:	f001 fbed 	bl	8002828 <HAL_RCC_OscConfig>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001054:	f000 f833 	bl	80010be <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001058:	230f      	movs	r3, #15
 800105a:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105c:	2303      	movs	r3, #3
 800105e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001060:	2300      	movs	r3, #0
 8001062:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001064:	2300      	movs	r3, #0
 8001066:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001068:	2300      	movs	r3, #0
 800106a:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800106c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001070:	2101      	movs	r1, #1
 8001072:	4618      	mov	r0, r3
 8001074:	f001 fff8 	bl	8003068 <HAL_RCC_ClockConfig>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800107e:	f000 f81e 	bl	80010be <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8001082:	2307      	movs	r3, #7
 8001084:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART3;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001086:	2300      	movs	r3, #0
 8001088:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800108a:	2300      	movs	r3, #0
 800108c:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800108e:	2300      	movs	r3, #0
 8001090:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001092:	463b      	mov	r3, r7
 8001094:	4618      	mov	r0, r3
 8001096:	f002 f9ed 	bl	8003474 <HAL_RCCEx_PeriphCLKConfig>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80010a0:	f000 f80d 	bl	80010be <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010a4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010a8:	f001 fb68 	bl	800277c <HAL_PWREx_ControlVoltageScaling>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 80010b2:	f000 f804 	bl	80010be <Error_Handler>
  }
}
 80010b6:	bf00      	nop
 80010b8:	37b8      	adds	r7, #184	; 0xb8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c2:	b672      	cpsid	i
}
 80010c4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c6:	e7fe      	b.n	80010c6 <Error_Handler+0x8>

080010c8 <IIC_Start>:
//-----------------------------------			   
/**********************************************
//IIC Start
**********************************************/
void IIC_Start(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 80010cc:	2201      	movs	r2, #1
 80010ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010d2:	480b      	ldr	r0, [pc, #44]	; (8001100 <IIC_Start+0x38>)
 80010d4:	f001 fb2c 	bl	8002730 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 80010d8:	2201      	movs	r2, #1
 80010da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010de:	4808      	ldr	r0, [pc, #32]	; (8001100 <IIC_Start+0x38>)
 80010e0:	f001 fb26 	bl	8002730 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 80010e4:	2200      	movs	r2, #0
 80010e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ea:	4805      	ldr	r0, [pc, #20]	; (8001100 <IIC_Start+0x38>)
 80010ec:	f001 fb20 	bl	8002730 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 80010f0:	2200      	movs	r2, #0
 80010f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010f6:	4802      	ldr	r0, [pc, #8]	; (8001100 <IIC_Start+0x38>)
 80010f8:	f001 fb1a 	bl	8002730 <HAL_GPIO_WritePin>
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	48000400 	.word	0x48000400

08001104 <IIC_Stop>:

/**********************************************
//IIC Stop
**********************************************/
void IIC_Stop(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8001108:	2201      	movs	r2, #1
 800110a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800110e:	4808      	ldr	r0, [pc, #32]	; (8001130 <IIC_Stop+0x2c>)
 8001110:	f001 fb0e 	bl	8002730 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 8001114:	2200      	movs	r2, #0
 8001116:	f44f 7100 	mov.w	r1, #512	; 0x200
 800111a:	4805      	ldr	r0, [pc, #20]	; (8001130 <IIC_Stop+0x2c>)
 800111c:	f001 fb08 	bl	8002730 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 8001120:	2201      	movs	r2, #1
 8001122:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001126:	4802      	ldr	r0, [pc, #8]	; (8001130 <IIC_Stop+0x2c>)
 8001128:	f001 fb02 	bl	8002730 <HAL_GPIO_WritePin>
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	48000400 	.word	0x48000400

08001134 <IIC_Wait_Ack>:

void IIC_Wait_Ack(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8001138:	2201      	movs	r2, #1
 800113a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800113e:	4805      	ldr	r0, [pc, #20]	; (8001154 <IIC_Wait_Ack+0x20>)
 8001140:	f001 faf6 	bl	8002730 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 8001144:	2200      	movs	r2, #0
 8001146:	f44f 7180 	mov.w	r1, #256	; 0x100
 800114a:	4802      	ldr	r0, [pc, #8]	; (8001154 <IIC_Wait_Ack+0x20>)
 800114c:	f001 faf0 	bl	8002730 <HAL_GPIO_WritePin>
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}
 8001154:	48000400 	.word	0x48000400

08001158 <Write_IIC_Byte>:
/**********************************************
// IIC Write byte
**********************************************/

void Write_IIC_Byte(unsigned char IIC_Byte)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char m,da;
	da=IIC_Byte;
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	73bb      	strb	r3, [r7, #14]
	OLED_SCLK_Clr();
 8001166:	2200      	movs	r2, #0
 8001168:	f44f 7180 	mov.w	r1, #256	; 0x100
 800116c:	481a      	ldr	r0, [pc, #104]	; (80011d8 <Write_IIC_Byte+0x80>)
 800116e:	f001 fadf 	bl	8002730 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 8001172:	2300      	movs	r3, #0
 8001174:	73fb      	strb	r3, [r7, #15]
 8001176:	e027      	b.n	80011c8 <Write_IIC_Byte+0x70>
	{
		m=da;
 8001178:	7bbb      	ldrb	r3, [r7, #14]
 800117a:	737b      	strb	r3, [r7, #13]
		m=m&0x80;
 800117c:	7b7b      	ldrb	r3, [r7, #13]
 800117e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001182:	737b      	strb	r3, [r7, #13]
		if(m==0x80)
 8001184:	7b7b      	ldrb	r3, [r7, #13]
 8001186:	2b80      	cmp	r3, #128	; 0x80
 8001188:	d106      	bne.n	8001198 <Write_IIC_Byte+0x40>
		{
			OLED_SDIN_Set();
 800118a:	2201      	movs	r2, #1
 800118c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001190:	4811      	ldr	r0, [pc, #68]	; (80011d8 <Write_IIC_Byte+0x80>)
 8001192:	f001 facd 	bl	8002730 <HAL_GPIO_WritePin>
 8001196:	e005      	b.n	80011a4 <Write_IIC_Byte+0x4c>
		}
		else 
			OLED_SDIN_Clr();
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800119e:	480e      	ldr	r0, [pc, #56]	; (80011d8 <Write_IIC_Byte+0x80>)
 80011a0:	f001 fac6 	bl	8002730 <HAL_GPIO_WritePin>
		da=da<<1;
 80011a4:	7bbb      	ldrb	r3, [r7, #14]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	73bb      	strb	r3, [r7, #14]
		OLED_SCLK_Set();
 80011aa:	2201      	movs	r2, #1
 80011ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b0:	4809      	ldr	r0, [pc, #36]	; (80011d8 <Write_IIC_Byte+0x80>)
 80011b2:	f001 fabd 	bl	8002730 <HAL_GPIO_WritePin>
		OLED_SCLK_Clr();
 80011b6:	2200      	movs	r2, #0
 80011b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011bc:	4806      	ldr	r0, [pc, #24]	; (80011d8 <Write_IIC_Byte+0x80>)
 80011be:	f001 fab7 	bl	8002730 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
 80011c4:	3301      	adds	r3, #1
 80011c6:	73fb      	strb	r3, [r7, #15]
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	2b07      	cmp	r3, #7
 80011cc:	d9d4      	bls.n	8001178 <Write_IIC_Byte+0x20>
	}
}
 80011ce:	bf00      	nop
 80011d0:	bf00      	nop
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	48000400 	.word	0x48000400

080011dc <Write_IIC_Command>:
/**********************************************
// IIC Write Command
**********************************************/
void Write_IIC_Command(unsigned char IIC_Command)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 80011e6:	f7ff ff6f 	bl	80010c8 <IIC_Start>
	Write_IIC_Byte(0x78);     //Slave address,SA0=0
 80011ea:	2078      	movs	r0, #120	; 0x78
 80011ec:	f7ff ffb4 	bl	8001158 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 80011f0:	f7ff ffa0 	bl	8001134 <IIC_Wait_Ack>
	Write_IIC_Byte(0x00);			//write command
 80011f4:	2000      	movs	r0, #0
 80011f6:	f7ff ffaf 	bl	8001158 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 80011fa:	f7ff ff9b 	bl	8001134 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Command); 
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff ffa9 	bl	8001158 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8001206:	f7ff ff95 	bl	8001134 <IIC_Wait_Ack>
	IIC_Stop();
 800120a:	f7ff ff7b 	bl	8001104 <IIC_Stop>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <Write_IIC_Data>:
/**********************************************
// IIC Write Data
**********************************************/
void Write_IIC_Data(unsigned char IIC_Data)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	4603      	mov	r3, r0
 800121e:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 8001220:	f7ff ff52 	bl	80010c8 <IIC_Start>
	Write_IIC_Byte(0x78);			//D/C#=0; R/W#=0
 8001224:	2078      	movs	r0, #120	; 0x78
 8001226:	f7ff ff97 	bl	8001158 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 800122a:	f7ff ff83 	bl	8001134 <IIC_Wait_Ack>
	Write_IIC_Byte(0x40);			//write data
 800122e:	2040      	movs	r0, #64	; 0x40
 8001230:	f7ff ff92 	bl	8001158 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8001234:	f7ff ff7e 	bl	8001134 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Data);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff8c 	bl	8001158 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8001240:	f7ff ff78 	bl	8001134 <IIC_Wait_Ack>
	IIC_Stop();
 8001244:	f7ff ff5e 	bl	8001104 <IIC_Stop>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <OLED_WR_Byte>:
void OLED_WR_Byte(unsigned dat,unsigned cmd)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
	if(cmd)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d005      	beq.n	800126c <OLED_WR_Byte+0x1c>
	{
		Write_IIC_Data(dat);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ffd6 	bl	8001216 <Write_IIC_Data>
	}
	else 
	{
		Write_IIC_Command(dat);	
	}
}
 800126a:	e004      	b.n	8001276 <OLED_WR_Byte+0x26>
		Write_IIC_Command(dat);	
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ffb3 	bl	80011dc <Write_IIC_Command>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <OLED_Set_Pos>:
	}
}

//
void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 	
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	4603      	mov	r3, r0
 8001286:	460a      	mov	r2, r1
 8001288:	71fb      	strb	r3, [r7, #7]
 800128a:	4613      	mov	r3, r2
 800128c:	71bb      	strb	r3, [r7, #6]
	OLED_WR_Byte(0xb0+y,OLED_CMD);
 800128e:	79bb      	ldrb	r3, [r7, #6]
 8001290:	33b0      	adds	r3, #176	; 0xb0
 8001292:	2100      	movs	r1, #0
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ffdb 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	091b      	lsrs	r3, r3, #4
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	f043 0310 	orr.w	r3, r3, #16
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	2100      	movs	r1, #0
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff ffd1 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f),OLED_CMD); 
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	f003 030f 	and.w	r3, r3, #15
 80012b4:	2100      	movs	r1, #0
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff ffca 	bl	8001250 <OLED_WR_Byte>
}   	  
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//,,!!!!	  
void OLED_Clear(void)  
{  
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80012ca:	2300      	movs	r3, #0
 80012cc:	71fb      	strb	r3, [r7, #7]
 80012ce:	e01e      	b.n	800130e <OLED_Clear+0x4a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	33b0      	adds	r3, #176	; 0xb0
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff ffba 	bl	8001250 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 80012dc:	2100      	movs	r1, #0
 80012de:	2000      	movs	r0, #0
 80012e0:	f7ff ffb6 	bl	8001250 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 80012e4:	2100      	movs	r1, #0
 80012e6:	2010      	movs	r0, #16
 80012e8:	f7ff ffb2 	bl	8001250 <OLED_WR_Byte>
		for(n=0;n<128;n++)
 80012ec:	2300      	movs	r3, #0
 80012ee:	71bb      	strb	r3, [r7, #6]
 80012f0:	e006      	b.n	8001300 <OLED_Clear+0x3c>
			OLED_WR_Byte(0,OLED_DATA); 
 80012f2:	2101      	movs	r1, #1
 80012f4:	2000      	movs	r0, #0
 80012f6:	f7ff ffab 	bl	8001250 <OLED_WR_Byte>
		for(n=0;n<128;n++)
 80012fa:	79bb      	ldrb	r3, [r7, #6]
 80012fc:	3301      	adds	r3, #1
 80012fe:	71bb      	strb	r3, [r7, #6]
 8001300:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001304:	2b00      	cmp	r3, #0
 8001306:	daf4      	bge.n	80012f2 <OLED_Clear+0x2e>
	for(i=0;i<8;i++)  
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	3301      	adds	r3, #1
 800130c:	71fb      	strb	r3, [r7, #7]
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2b07      	cmp	r3, #7
 8001312:	d9dd      	bls.n	80012d0 <OLED_Clear+0xc>
	} //
}
 8001314:	bf00      	nop
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <OLED_ShowChar>:
//x:0~127
//y:0~63
//				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{      	
 8001320:	b590      	push	{r4, r7, lr}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	4604      	mov	r4, r0
 8001328:	4608      	mov	r0, r1
 800132a:	4611      	mov	r1, r2
 800132c:	461a      	mov	r2, r3
 800132e:	4623      	mov	r3, r4
 8001330:	71fb      	strb	r3, [r7, #7]
 8001332:	4603      	mov	r3, r0
 8001334:	71bb      	strb	r3, [r7, #6]
 8001336:	460b      	mov	r3, r1
 8001338:	717b      	strb	r3, [r7, #5]
 800133a:	4613      	mov	r3, r2
 800133c:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;	
 800133e:	2300      	movs	r3, #0
 8001340:	73bb      	strb	r3, [r7, #14]
 8001342:	2300      	movs	r3, #0
 8001344:	73fb      	strb	r3, [r7, #15]
	c=chr-' ';//			
 8001346:	797b      	ldrb	r3, [r7, #5]
 8001348:	3b20      	subs	r3, #32
 800134a:	73bb      	strb	r3, [r7, #14]
	if(x>Max_Column-1){x=0;y=y+2;}
 800134c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001350:	2b00      	cmp	r3, #0
 8001352:	da04      	bge.n	800135e <OLED_ShowChar+0x3e>
 8001354:	2300      	movs	r3, #0
 8001356:	71fb      	strb	r3, [r7, #7]
 8001358:	79bb      	ldrb	r3, [r7, #6]
 800135a:	3302      	adds	r3, #2
 800135c:	71bb      	strb	r3, [r7, #6]
	if(Char_Size ==16)
 800135e:	793b      	ldrb	r3, [r7, #4]
 8001360:	2b10      	cmp	r3, #16
 8001362:	d135      	bne.n	80013d0 <OLED_ShowChar+0xb0>
	{
		OLED_Set_Pos(x,y);	
 8001364:	79ba      	ldrb	r2, [r7, #6]
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4611      	mov	r1, r2
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ff87 	bl	800127e <OLED_Set_Pos>
		for(i=0;i<8;i++){
 8001370:	2300      	movs	r3, #0
 8001372:	73fb      	strb	r3, [r7, #15]
 8001374:	e00c      	b.n	8001390 <OLED_ShowChar+0x70>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);}
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	011a      	lsls	r2, r3, #4
 800137a:	7bfb      	ldrb	r3, [r7, #15]
 800137c:	4413      	add	r3, r2
 800137e:	4a25      	ldr	r2, [pc, #148]	; (8001414 <OLED_ShowChar+0xf4>)
 8001380:	5cd3      	ldrb	r3, [r2, r3]
 8001382:	2101      	movs	r1, #1
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff63 	bl	8001250 <OLED_WR_Byte>
		for(i=0;i<8;i++){
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	3301      	adds	r3, #1
 800138e:	73fb      	strb	r3, [r7, #15]
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	2b07      	cmp	r3, #7
 8001394:	d9ef      	bls.n	8001376 <OLED_ShowChar+0x56>
			OLED_Set_Pos(x,y+1);
 8001396:	79bb      	ldrb	r3, [r7, #6]
 8001398:	3301      	adds	r3, #1
 800139a:	b2da      	uxtb	r2, r3
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	4611      	mov	r1, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff ff6c 	bl	800127e <OLED_Set_Pos>
		for(i=0;i<8;i++){
 80013a6:	2300      	movs	r3, #0
 80013a8:	73fb      	strb	r3, [r7, #15]
 80013aa:	e00d      	b.n	80013c8 <OLED_ShowChar+0xa8>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);}
 80013ac:	7bbb      	ldrb	r3, [r7, #14]
 80013ae:	011a      	lsls	r2, r3, #4
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	4413      	add	r3, r2
 80013b4:	3308      	adds	r3, #8
 80013b6:	4a17      	ldr	r2, [pc, #92]	; (8001414 <OLED_ShowChar+0xf4>)
 80013b8:	5cd3      	ldrb	r3, [r2, r3]
 80013ba:	2101      	movs	r1, #1
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff ff47 	bl	8001250 <OLED_WR_Byte>
		for(i=0;i<8;i++){
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	3301      	adds	r3, #1
 80013c6:	73fb      	strb	r3, [r7, #15]
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	2b07      	cmp	r3, #7
 80013cc:	d9ee      	bls.n	80013ac <OLED_ShowChar+0x8c>
	{	
		OLED_Set_Pos(x,y);
		for(i=0;i<6;i++)
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
	}
}
 80013ce:	e01c      	b.n	800140a <OLED_ShowChar+0xea>
		OLED_Set_Pos(x,y);
 80013d0:	79ba      	ldrb	r2, [r7, #6]
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	4611      	mov	r1, r2
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff ff51 	bl	800127e <OLED_Set_Pos>
		for(i=0;i<6;i++)
 80013dc:	2300      	movs	r3, #0
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	e010      	b.n	8001404 <OLED_ShowChar+0xe4>
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
 80013e2:	7bba      	ldrb	r2, [r7, #14]
 80013e4:	7bf9      	ldrb	r1, [r7, #15]
 80013e6:	480c      	ldr	r0, [pc, #48]	; (8001418 <OLED_ShowChar+0xf8>)
 80013e8:	4613      	mov	r3, r2
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4413      	add	r3, r2
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	4403      	add	r3, r0
 80013f2:	440b      	add	r3, r1
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2101      	movs	r1, #1
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff ff29 	bl	8001250 <OLED_WR_Byte>
		for(i=0;i<6;i++)
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	3301      	adds	r3, #1
 8001402:	73fb      	strb	r3, [r7, #15]
 8001404:	7bfb      	ldrb	r3, [r7, #15]
 8001406:	2b05      	cmp	r3, #5
 8001408:	d9eb      	bls.n	80013e2 <OLED_ShowChar+0xc2>
}
 800140a:	bf00      	nop
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	bd90      	pop	{r4, r7, pc}
 8001412:	bf00      	nop
 8001414:	08008ae4 	.word	0x08008ae4
 8001418:	080088bc 	.word	0x080088bc

0800141c <OLED_ShowString>:
		OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2); 
	}
} 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr, uint8_t Char_Size)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	603a      	str	r2, [r7, #0]
 8001424:	461a      	mov	r2, r3
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
 800142a:	460b      	mov	r3, r1
 800142c:	71bb      	strb	r3, [r7, #6]
 800142e:	4613      	mov	r3, r2
 8001430:	717b      	strb	r3, [r7, #5]
	unsigned char j=0;
 8001432:	2300      	movs	r3, #0
 8001434:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8001436:	e016      	b.n	8001466 <OLED_ShowString+0x4a>
	{		
		OLED_ShowChar(x,y,chr[j],Char_Size);
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	4413      	add	r3, r2
 800143e:	781a      	ldrb	r2, [r3, #0]
 8001440:	797b      	ldrb	r3, [r7, #5]
 8001442:	79b9      	ldrb	r1, [r7, #6]
 8001444:	79f8      	ldrb	r0, [r7, #7]
 8001446:	f7ff ff6b 	bl	8001320 <OLED_ShowChar>
		x+=8;
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	3308      	adds	r3, #8
 800144e:	71fb      	strb	r3, [r7, #7]
		if(x>120)
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	2b78      	cmp	r3, #120	; 0x78
 8001454:	d904      	bls.n	8001460 <OLED_ShowString+0x44>
		{
			x=0;y+=2;
 8001456:	2300      	movs	r3, #0
 8001458:	71fb      	strb	r3, [r7, #7]
 800145a:	79bb      	ldrb	r3, [r7, #6]
 800145c:	3302      	adds	r3, #2
 800145e:	71bb      	strb	r3, [r7, #6]
		}
		j++;
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	3301      	adds	r3, #1
 8001464:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	683a      	ldr	r2, [r7, #0]
 800146a:	4413      	add	r3, r2
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d1e2      	bne.n	8001438 <OLED_ShowString+0x1c>
	}
}
 8001472:	bf00      	nop
 8001474:	bf00      	nop
 8001476:	3710      	adds	r7, #16
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <OLED_ShowCHinese>:
//
void OLED_ShowCHinese(uint8_t x,uint8_t y,uint8_t no)
{      			    
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
 8001486:	460b      	mov	r3, r1
 8001488:	71bb      	strb	r3, [r7, #6]
 800148a:	4613      	mov	r3, r2
 800148c:	717b      	strb	r3, [r7, #5]
	uint8_t t,adder=0;
 800148e:	2300      	movs	r3, #0
 8001490:	73bb      	strb	r3, [r7, #14]
	OLED_Set_Pos(x,y);	
 8001492:	79ba      	ldrb	r2, [r7, #6]
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	4611      	mov	r1, r2
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fef0 	bl	800127e <OLED_Set_Pos>
	for(t=0;t<16;t++)
 800149e:	2300      	movs	r3, #0
 80014a0:	73fb      	strb	r3, [r7, #15]
 80014a2:	e011      	b.n	80014c8 <OLED_ShowCHinese+0x4c>
	{
		OLED_WR_Byte(F_Chx16[2*no][t],OLED_DATA);
 80014a4:	797b      	ldrb	r3, [r7, #5]
 80014a6:	005a      	lsls	r2, r3, #1
 80014a8:	7bfb      	ldrb	r3, [r7, #15]
 80014aa:	491c      	ldr	r1, [pc, #112]	; (800151c <OLED_ShowCHinese+0xa0>)
 80014ac:	0112      	lsls	r2, r2, #4
 80014ae:	440a      	add	r2, r1
 80014b0:	4413      	add	r3, r2
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2101      	movs	r1, #1
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff feca 	bl	8001250 <OLED_WR_Byte>
		adder+=1;
 80014bc:	7bbb      	ldrb	r3, [r7, #14]
 80014be:	3301      	adds	r3, #1
 80014c0:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<16;t++)
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	3301      	adds	r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	2b0f      	cmp	r3, #15
 80014cc:	d9ea      	bls.n	80014a4 <OLED_ShowCHinese+0x28>
	}	
	OLED_Set_Pos(x,y+1);	
 80014ce:	79bb      	ldrb	r3, [r7, #6]
 80014d0:	3301      	adds	r3, #1
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	4611      	mov	r1, r2
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff fed0 	bl	800127e <OLED_Set_Pos>
	for(t=0;t<16;t++)
 80014de:	2300      	movs	r3, #0
 80014e0:	73fb      	strb	r3, [r7, #15]
 80014e2:	e012      	b.n	800150a <OLED_ShowCHinese+0x8e>
	{	
		OLED_WR_Byte(F_Chx16[2*no+1][t],OLED_DATA);
 80014e4:	797b      	ldrb	r3, [r7, #5]
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	1c5a      	adds	r2, r3, #1
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	490b      	ldr	r1, [pc, #44]	; (800151c <OLED_ShowCHinese+0xa0>)
 80014ee:	0112      	lsls	r2, r2, #4
 80014f0:	440a      	add	r2, r1
 80014f2:	4413      	add	r3, r2
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2101      	movs	r1, #1
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff fea9 	bl	8001250 <OLED_WR_Byte>
		adder+=1;
 80014fe:	7bbb      	ldrb	r3, [r7, #14]
 8001500:	3301      	adds	r3, #1
 8001502:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<16;t++)
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	3301      	adds	r3, #1
 8001508:	73fb      	strb	r3, [r7, #15]
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	2b0f      	cmp	r3, #15
 800150e:	d9e9      	bls.n	80014e4 <OLED_ShowCHinese+0x68>
	}
}
 8001510:	bf00      	nop
 8001512:	bf00      	nop
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	080090d4 	.word	0x080090d4

08001520 <OLED_DrawBMP>:
/***********BMP12864(x,y),x0127y07*****************/
void OLED_DrawBMP(unsigned char x0, unsigned char y0,unsigned char x1, unsigned char y1,unsigned char BMP[])
{ 	
 8001520:	b590      	push	{r4, r7, lr}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	4604      	mov	r4, r0
 8001528:	4608      	mov	r0, r1
 800152a:	4611      	mov	r1, r2
 800152c:	461a      	mov	r2, r3
 800152e:	4623      	mov	r3, r4
 8001530:	71fb      	strb	r3, [r7, #7]
 8001532:	4603      	mov	r3, r0
 8001534:	71bb      	strb	r3, [r7, #6]
 8001536:	460b      	mov	r3, r1
 8001538:	717b      	strb	r3, [r7, #5]
 800153a:	4613      	mov	r3, r2
 800153c:	713b      	strb	r3, [r7, #4]
	unsigned int j=0;
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
	unsigned char x,y;

	if(y1%8==0) y=y1/8;      
 8001542:	793b      	ldrb	r3, [r7, #4]
 8001544:	f003 0307 	and.w	r3, r3, #7
 8001548:	b2db      	uxtb	r3, r3
 800154a:	2b00      	cmp	r3, #0
 800154c:	d103      	bne.n	8001556 <OLED_DrawBMP+0x36>
 800154e:	793b      	ldrb	r3, [r7, #4]
 8001550:	08db      	lsrs	r3, r3, #3
 8001552:	72bb      	strb	r3, [r7, #10]
 8001554:	e004      	b.n	8001560 <OLED_DrawBMP+0x40>
	else y=y1/8+1;
 8001556:	793b      	ldrb	r3, [r7, #4]
 8001558:	08db      	lsrs	r3, r3, #3
 800155a:	b2db      	uxtb	r3, r3
 800155c:	3301      	adds	r3, #1
 800155e:	72bb      	strb	r3, [r7, #10]
	for(y=y0;y<y1;y++)
 8001560:	79bb      	ldrb	r3, [r7, #6]
 8001562:	72bb      	strb	r3, [r7, #10]
 8001564:	e01c      	b.n	80015a0 <OLED_DrawBMP+0x80>
	{
		OLED_Set_Pos(x0,y);
 8001566:	7aba      	ldrb	r2, [r7, #10]
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	4611      	mov	r1, r2
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff fe86 	bl	800127e <OLED_Set_Pos>
		for(x=x0;x<x1;x++)
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	72fb      	strb	r3, [r7, #11]
 8001576:	e00c      	b.n	8001592 <OLED_DrawBMP+0x72>
		{      
			OLED_WR_Byte(BMP[j++],OLED_DATA);	    	
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	1c5a      	adds	r2, r3, #1
 800157c:	60fa      	str	r2, [r7, #12]
 800157e:	6a3a      	ldr	r2, [r7, #32]
 8001580:	4413      	add	r3, r2
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2101      	movs	r1, #1
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff fe62 	bl	8001250 <OLED_WR_Byte>
		for(x=x0;x<x1;x++)
 800158c:	7afb      	ldrb	r3, [r7, #11]
 800158e:	3301      	adds	r3, #1
 8001590:	72fb      	strb	r3, [r7, #11]
 8001592:	7afa      	ldrb	r2, [r7, #11]
 8001594:	797b      	ldrb	r3, [r7, #5]
 8001596:	429a      	cmp	r2, r3
 8001598:	d3ee      	bcc.n	8001578 <OLED_DrawBMP+0x58>
	for(y=y0;y<y1;y++)
 800159a:	7abb      	ldrb	r3, [r7, #10]
 800159c:	3301      	adds	r3, #1
 800159e:	72bb      	strb	r3, [r7, #10]
 80015a0:	7aba      	ldrb	r2, [r7, #10]
 80015a2:	793b      	ldrb	r3, [r7, #4]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d3de      	bcc.n	8001566 <OLED_DrawBMP+0x46>
		}
	}
} 
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd90      	pop	{r4, r7, pc}

080015b2 <OLED_Init>:

//OLED			    
void OLED_Init(void)
{ 	
 80015b2:	b580      	push	{r7, lr}
 80015b4:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 80015b6:	20c8      	movs	r0, #200	; 0xc8
 80015b8:	f000 fd8c 	bl	80020d4 <HAL_Delay>
	OLED_WR_Byte(0xAE,OLED_CMD);//
 80015bc:	2100      	movs	r1, #0
 80015be:	20ae      	movs	r0, #174	; 0xae
 80015c0:	f7ff fe46 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD);//---set low column address
 80015c4:	2100      	movs	r1, #0
 80015c6:	2040      	movs	r0, #64	; 0x40
 80015c8:	f7ff fe42 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(0xB0,OLED_CMD);//---set high column address
 80015cc:	2100      	movs	r1, #0
 80015ce:	20b0      	movs	r0, #176	; 0xb0
 80015d0:	f7ff fe3e 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xC8,OLED_CMD);//-not offset
 80015d4:	2100      	movs	r1, #0
 80015d6:	20c8      	movs	r0, #200	; 0xc8
 80015d8:	f7ff fe3a 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0x81,OLED_CMD);//
 80015dc:	2100      	movs	r1, #0
 80015de:	2081      	movs	r0, #129	; 0x81
 80015e0:	f7ff fe36 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(0xff,OLED_CMD);
 80015e4:	2100      	movs	r1, #0
 80015e6:	20ff      	movs	r0, #255	; 0xff
 80015e8:	f7ff fe32 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xa1,OLED_CMD);//
 80015ec:	2100      	movs	r1, #0
 80015ee:	20a1      	movs	r0, #161	; 0xa1
 80015f0:	f7ff fe2e 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xa6,OLED_CMD);//
 80015f4:	2100      	movs	r1, #0
 80015f6:	20a6      	movs	r0, #166	; 0xa6
 80015f8:	f7ff fe2a 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xa8,OLED_CMD);//
 80015fc:	2100      	movs	r1, #0
 80015fe:	20a8      	movs	r0, #168	; 0xa8
 8001600:	f7ff fe26 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(0x1f,OLED_CMD);
 8001604:	2100      	movs	r1, #0
 8001606:	201f      	movs	r0, #31
 8001608:	f7ff fe22 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xd3,OLED_CMD);
 800160c:	2100      	movs	r1, #0
 800160e:	20d3      	movs	r0, #211	; 0xd3
 8001610:	f7ff fe1e 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);
 8001614:	2100      	movs	r1, #0
 8001616:	2000      	movs	r0, #0
 8001618:	f7ff fe1a 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xd5,OLED_CMD);
 800161c:	2100      	movs	r1, #0
 800161e:	20d5      	movs	r0, #213	; 0xd5
 8001620:	f7ff fe16 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(0xf0,OLED_CMD);
 8001624:	2100      	movs	r1, #0
 8001626:	20f0      	movs	r0, #240	; 0xf0
 8001628:	f7ff fe12 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xd9,OLED_CMD);
 800162c:	2100      	movs	r1, #0
 800162e:	20d9      	movs	r0, #217	; 0xd9
 8001630:	f7ff fe0e 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(0x22,OLED_CMD);
 8001634:	2100      	movs	r1, #0
 8001636:	2022      	movs	r0, #34	; 0x22
 8001638:	f7ff fe0a 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xda,OLED_CMD);
 800163c:	2100      	movs	r1, #0
 800163e:	20da      	movs	r0, #218	; 0xda
 8001640:	f7ff fe06 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);
 8001644:	2100      	movs	r1, #0
 8001646:	2002      	movs	r0, #2
 8001648:	f7ff fe02 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xdb,OLED_CMD);
 800164c:	2100      	movs	r1, #0
 800164e:	20db      	movs	r0, #219	; 0xdb
 8001650:	f7ff fdfe 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(0x49,OLED_CMD);
 8001654:	2100      	movs	r1, #0
 8001656:	2049      	movs	r0, #73	; 0x49
 8001658:	f7ff fdfa 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0x8d,OLED_CMD);
 800165c:	2100      	movs	r1, #0
 800165e:	208d      	movs	r0, #141	; 0x8d
 8001660:	f7ff fdf6 	bl	8001250 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);
 8001664:	2100      	movs	r1, #0
 8001666:	2014      	movs	r0, #20
 8001668:	f7ff fdf2 	bl	8001250 <OLED_WR_Byte>

	OLED_WR_Byte(0xaf,OLED_CMD);
 800166c:	2100      	movs	r1, #0
 800166e:	20af      	movs	r0, #175	; 0xaf
 8001670:	f7ff fdee 	bl	8001250 <OLED_WR_Byte>
	OLED_Clear();
 8001674:	f7ff fe26 	bl	80012c4 <OLED_Clear>
}  
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}

0800167c <OLED_DrawLogo>:

void OLED_DrawLogo(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af02      	add	r7, sp, #8
	OLED_DrawBMP(0,0,98, 7, BILIBILI_LOGO_BMP);
 8001682:	4b05      	ldr	r3, [pc, #20]	; (8001698 <OLED_DrawLogo+0x1c>)
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2307      	movs	r3, #7
 8001688:	2262      	movs	r2, #98	; 0x62
 800168a:	2100      	movs	r1, #0
 800168c:	2000      	movs	r0, #0
 800168e:	f7ff ff47 	bl	8001520 <OLED_DrawBMP>
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000000 	.word	0x20000000

0800169c <OLED_Show_MyBilibili>:
	memcpy(acLCDShow, acTemp, len);
	OLED_ShowString(60, 0, (uint8_t *)acLCDShow, 6);
}

void OLED_Show_MyBilibili(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
	uint8_t x = 0, y = 1, i = 25;
 80016a2:	2300      	movs	r3, #0
 80016a4:	71fb      	strb	r3, [r7, #7]
 80016a6:	2301      	movs	r3, #1
 80016a8:	71bb      	strb	r3, [r7, #6]
 80016aa:	2319      	movs	r3, #25
 80016ac:	717b      	strb	r3, [r7, #5]

	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 80016ae:	797a      	ldrb	r2, [r7, #5]
 80016b0:	79b9      	ldrb	r1, [r7, #6]
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff fee1 	bl	800147c <OLED_ShowCHinese>
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	3311      	adds	r3, #17
 80016be:	71fb      	strb	r3, [r7, #7]
 80016c0:	797b      	ldrb	r3, [r7, #5]
 80016c2:	3301      	adds	r3, #1
 80016c4:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1);
 80016c6:	797a      	ldrb	r2, [r7, #5]
 80016c8:	79b9      	ldrb	r1, [r7, #6]
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fed5 	bl	800147c <OLED_ShowCHinese>
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	3311      	adds	r3, #17
 80016d6:	71fb      	strb	r3, [r7, #7]
	OLED_ShowString(x+1, y, (uint8_t *)"IoT", 16);
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	3301      	adds	r3, #1
 80016dc:	b2d8      	uxtb	r0, r3
 80016de:	79b9      	ldrb	r1, [r7, #6]
 80016e0:	2310      	movs	r3, #16
 80016e2:	4a03      	ldr	r2, [pc, #12]	; (80016f0 <OLED_Show_MyBilibili+0x54>)
 80016e4:	f7ff fe9a 	bl	800141c <OLED_ShowString>
	//OLED_ShowString(0, 2, (uint8_t *)"bilibili", 16);
}
 80016e8:	bf00      	nop
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	080088a4 	.word	0x080088a4

080016f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016fa:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <HAL_MspInit+0x44>)
 80016fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016fe:	4a0e      	ldr	r2, [pc, #56]	; (8001738 <HAL_MspInit+0x44>)
 8001700:	f043 0301 	orr.w	r3, r3, #1
 8001704:	6613      	str	r3, [r2, #96]	; 0x60
 8001706:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <HAL_MspInit+0x44>)
 8001708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	607b      	str	r3, [r7, #4]
 8001710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001712:	4b09      	ldr	r3, [pc, #36]	; (8001738 <HAL_MspInit+0x44>)
 8001714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001716:	4a08      	ldr	r2, [pc, #32]	; (8001738 <HAL_MspInit+0x44>)
 8001718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800171c:	6593      	str	r3, [r2, #88]	; 0x58
 800171e:	4b06      	ldr	r3, [pc, #24]	; (8001738 <HAL_MspInit+0x44>)
 8001720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	603b      	str	r3, [r7, #0]
 8001728:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	40021000 	.word	0x40021000

0800173c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001740:	e7fe      	b.n	8001740 <NMI_Handler+0x4>

08001742 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001742:	b480      	push	{r7}
 8001744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001746:	e7fe      	b.n	8001746 <HardFault_Handler+0x4>

08001748 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800174c:	e7fe      	b.n	800174c <MemManage_Handler+0x4>

0800174e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800174e:	b480      	push	{r7}
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001752:	e7fe      	b.n	8001752 <BusFault_Handler+0x4>

08001754 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001758:	e7fe      	b.n	8001758 <UsageFault_Handler+0x4>

0800175a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001788:	f000 fc84 	bl	8002094 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}

08001790 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001794:	4802      	ldr	r0, [pc, #8]	; (80017a0 <USART2_IRQHandler+0x10>)
 8001796:	f003 fb3f 	bl	8004e18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200006ec 	.word	0x200006ec

080017a4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <USART3_IRQHandler+0x10>)
 80017aa:	f003 fb35 	bl	8004e18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200005e4 	.word	0x200005e4

080017b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
	return 1;
 80017bc:	2301      	movs	r3, #1
}
 80017be:	4618      	mov	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <_kill>:

int _kill(int pid, int sig)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80017d2:	f004 faa7 	bl	8005d24 <__errno>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2216      	movs	r2, #22
 80017da:	601a      	str	r2, [r3, #0]
	return -1;
 80017dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <_exit>:

void _exit (int status)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80017f0:	f04f 31ff 	mov.w	r1, #4294967295
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff ffe7 	bl	80017c8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80017fa:	e7fe      	b.n	80017fa <_exit+0x12>

080017fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	e00a      	b.n	8001824 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800180e:	f3af 8000 	nop.w
 8001812:	4601      	mov	r1, r0
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	1c5a      	adds	r2, r3, #1
 8001818:	60ba      	str	r2, [r7, #8]
 800181a:	b2ca      	uxtb	r2, r1
 800181c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	3301      	adds	r3, #1
 8001822:	617b      	str	r3, [r7, #20]
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	429a      	cmp	r2, r3
 800182a:	dbf0      	blt.n	800180e <_read+0x12>
	}

return len;
 800182c:	687b      	ldr	r3, [r7, #4]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b086      	sub	sp, #24
 800183a:	af00      	add	r7, sp, #0
 800183c:	60f8      	str	r0, [r7, #12]
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001842:	2300      	movs	r3, #0
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	e009      	b.n	800185c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	1c5a      	adds	r2, r3, #1
 800184c:	60ba      	str	r2, [r7, #8]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	f000 fb2f 	bl	8001eb4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	3301      	adds	r3, #1
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	429a      	cmp	r2, r3
 8001862:	dbf1      	blt.n	8001848 <_write+0x12>
	}
	return len;
 8001864:	687b      	ldr	r3, [r7, #4]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <_close>:

int _close(int file)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
	return -1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
}
 800187a:	4618      	mov	r0, r3
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001886:	b480      	push	{r7}
 8001888:	b083      	sub	sp, #12
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
 800188e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001896:	605a      	str	r2, [r3, #4]
	return 0;
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr

080018a6 <_isatty>:

int _isatty(int file)
{
 80018a6:	b480      	push	{r7}
 80018a8:	b083      	sub	sp, #12
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
	return 1;
 80018ae:	2301      	movs	r3, #1
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
	return 0;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3714      	adds	r7, #20
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
	...

080018d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018e0:	4a14      	ldr	r2, [pc, #80]	; (8001934 <_sbrk+0x5c>)
 80018e2:	4b15      	ldr	r3, [pc, #84]	; (8001938 <_sbrk+0x60>)
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018ec:	4b13      	ldr	r3, [pc, #76]	; (800193c <_sbrk+0x64>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d102      	bne.n	80018fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018f4:	4b11      	ldr	r3, [pc, #68]	; (800193c <_sbrk+0x64>)
 80018f6:	4a12      	ldr	r2, [pc, #72]	; (8001940 <_sbrk+0x68>)
 80018f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018fa:	4b10      	ldr	r3, [pc, #64]	; (800193c <_sbrk+0x64>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	429a      	cmp	r2, r3
 8001906:	d207      	bcs.n	8001918 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001908:	f004 fa0c 	bl	8005d24 <__errno>
 800190c:	4603      	mov	r3, r0
 800190e:	220c      	movs	r2, #12
 8001910:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001912:	f04f 33ff 	mov.w	r3, #4294967295
 8001916:	e009      	b.n	800192c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001918:	4b08      	ldr	r3, [pc, #32]	; (800193c <_sbrk+0x64>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800191e:	4b07      	ldr	r3, [pc, #28]	; (800193c <_sbrk+0x64>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	4a05      	ldr	r2, [pc, #20]	; (800193c <_sbrk+0x64>)
 8001928:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800192a:	68fb      	ldr	r3, [r7, #12]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20010000 	.word	0x20010000
 8001938:	00000400 	.word	0x00000400
 800193c:	20000380 	.word	0x20000380
 8001940:	20000788 	.word	0x20000788

08001944 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001948:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <SystemInit+0x5c>)
 800194a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800194e:	4a14      	ldr	r2, [pc, #80]	; (80019a0 <SystemInit+0x5c>)
 8001950:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001954:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001958:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <SystemInit+0x60>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a11      	ldr	r2, [pc, #68]	; (80019a4 <SystemInit+0x60>)
 800195e:	f043 0301 	orr.w	r3, r3, #1
 8001962:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001964:	4b0f      	ldr	r3, [pc, #60]	; (80019a4 <SystemInit+0x60>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800196a:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <SystemInit+0x60>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a0d      	ldr	r2, [pc, #52]	; (80019a4 <SystemInit+0x60>)
 8001970:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001974:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001978:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800197a:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <SystemInit+0x60>)
 800197c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001980:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001982:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <SystemInit+0x60>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a07      	ldr	r2, [pc, #28]	; (80019a4 <SystemInit+0x60>)
 8001988:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800198c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800198e:	4b05      	ldr	r3, [pc, #20]	; (80019a4 <SystemInit+0x60>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	e000ed00 	.word	0xe000ed00
 80019a4:	40021000 	.word	0x40021000

080019a8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b09a      	sub	sp, #104	; 0x68
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ae:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019bc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
 80019d8:	615a      	str	r2, [r3, #20]
 80019da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	222c      	movs	r2, #44	; 0x2c
 80019e0:	2100      	movs	r1, #0
 80019e2:	4618      	mov	r0, r3
 80019e4:	f004 f9d6 	bl	8005d94 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019e8:	4b42      	ldr	r3, [pc, #264]	; (8001af4 <MX_TIM1_Init+0x14c>)
 80019ea:	4a43      	ldr	r2, [pc, #268]	; (8001af8 <MX_TIM1_Init+0x150>)
 80019ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3200-1;
 80019ee:	4b41      	ldr	r3, [pc, #260]	; (8001af4 <MX_TIM1_Init+0x14c>)
 80019f0:	f640 427f 	movw	r2, #3199	; 0xc7f
 80019f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f6:	4b3f      	ldr	r3, [pc, #252]	; (8001af4 <MX_TIM1_Init+0x14c>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200-1;
 80019fc:	4b3d      	ldr	r3, [pc, #244]	; (8001af4 <MX_TIM1_Init+0x14c>)
 80019fe:	22c7      	movs	r2, #199	; 0xc7
 8001a00:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a02:	4b3c      	ldr	r3, [pc, #240]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a08:	4b3a      	ldr	r3, [pc, #232]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a0e:	4b39      	ldr	r3, [pc, #228]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001a10:	2280      	movs	r2, #128	; 0x80
 8001a12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a14:	4837      	ldr	r0, [pc, #220]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001a16:	f002 f865 	bl	8003ae4 <HAL_TIM_Base_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001a20:	f7ff fb4d 	bl	80010be <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a28:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a2a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4830      	ldr	r0, [pc, #192]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001a32:	f002 fb85 	bl	8004140 <HAL_TIM_ConfigClockSource>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001a3c:	f7ff fb3f 	bl	80010be <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a40:	482c      	ldr	r0, [pc, #176]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001a42:	f002 f8a6 	bl	8003b92 <HAL_TIM_PWM_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001a4c:	f7ff fb37 	bl	80010be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a50:	2300      	movs	r3, #0
 8001a52:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a54:	2300      	movs	r3, #0
 8001a56:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a5c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a60:	4619      	mov	r1, r3
 8001a62:	4824      	ldr	r0, [pc, #144]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001a64:	f002 ffd4 	bl	8004a10 <HAL_TIMEx_MasterConfigSynchronization>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001a6e:	f7ff fb26 	bl	80010be <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a72:	2360      	movs	r3, #96	; 0x60
 8001a74:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 190;
 8001a76:	23be      	movs	r3, #190	; 0xbe
 8001a78:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a82:	2300      	movs	r3, #0
 8001a84:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a8a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a8e:	220c      	movs	r2, #12
 8001a90:	4619      	mov	r1, r3
 8001a92:	4818      	ldr	r0, [pc, #96]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001a94:	f002 fa44 	bl	8003f20 <HAL_TIM_PWM_ConfigChannel>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001a9e:	f7ff fb0e 	bl	80010be <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ab6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ac4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4807      	ldr	r0, [pc, #28]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001ad8:	f003 f800 	bl	8004adc <HAL_TIMEx_ConfigBreakDeadTime>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8001ae2:	f7ff faec 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ae6:	4803      	ldr	r0, [pc, #12]	; (8001af4 <MX_TIM1_Init+0x14c>)
 8001ae8:	f000 f828 	bl	8001b3c <HAL_TIM_MspPostInit>

}
 8001aec:	bf00      	nop
 8001aee:	3768      	adds	r7, #104	; 0x68
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20000598 	.word	0x20000598
 8001af8:	40012c00 	.word	0x40012c00

08001afc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a0a      	ldr	r2, [pc, #40]	; (8001b34 <HAL_TIM_Base_MspInit+0x38>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d10b      	bne.n	8001b26 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b0e:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <HAL_TIM_Base_MspInit+0x3c>)
 8001b10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b12:	4a09      	ldr	r2, [pc, #36]	; (8001b38 <HAL_TIM_Base_MspInit+0x3c>)
 8001b14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b18:	6613      	str	r3, [r2, #96]	; 0x60
 8001b1a:	4b07      	ldr	r3, [pc, #28]	; (8001b38 <HAL_TIM_Base_MspInit+0x3c>)
 8001b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001b26:	bf00      	nop
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	40012c00 	.word	0x40012c00
 8001b38:	40021000 	.word	0x40021000

08001b3c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b088      	sub	sp, #32
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b44:	f107 030c 	add.w	r3, r7, #12
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	60da      	str	r2, [r3, #12]
 8001b52:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <HAL_TIM_MspPostInit+0x68>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d11d      	bne.n	8001b9a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_TIM_MspPostInit+0x6c>)
 8001b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b62:	4a11      	ldr	r2, [pc, #68]	; (8001ba8 <HAL_TIM_MspPostInit+0x6c>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <HAL_TIM_MspPostInit+0x6c>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	60bb      	str	r3, [r7, #8]
 8001b74:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001b76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b7a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b84:	2300      	movs	r3, #0
 8001b86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8c:	f107 030c 	add.w	r3, r7, #12
 8001b90:	4619      	mov	r1, r3
 8001b92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b96:	f000 fc51 	bl	800243c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b9a:	bf00      	nop
 8001b9c:	3720      	adds	r7, #32
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40012c00 	.word	0x40012c00
 8001ba8:	40021000 	.word	0x40021000

08001bac <PWM_Servo_Start>:
}

/* USER CODE BEGIN 1 */

void PWM_Servo_Start(uint8_t angle)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	71fb      	strb	r3, [r7, #7]
	// 0.5ms -- 195 -- 0'
	// 1.0ms -- 190 -- 45'
	// 1.5ms -- 185 -- 90'
	// 2.0ms -- 180 -- 135'
	// 2.5ms -- 175 -- 180'
	uint8_t compare = 185;
 8001bb6:	23b9      	movs	r3, #185	; 0xb9
 8001bb8:	73fb      	strb	r3, [r7, #15]
	if(0 == angle){
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d102      	bne.n	8001bc6 <PWM_Servo_Start+0x1a>
		compare = 195;
 8001bc0:	23c3      	movs	r3, #195	; 0xc3
 8001bc2:	73fb      	strb	r3, [r7, #15]
 8001bc4:	e016      	b.n	8001bf4 <PWM_Servo_Start+0x48>
	}else if(45 == angle){
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	2b2d      	cmp	r3, #45	; 0x2d
 8001bca:	d102      	bne.n	8001bd2 <PWM_Servo_Start+0x26>
		compare = 190;
 8001bcc:	23be      	movs	r3, #190	; 0xbe
 8001bce:	73fb      	strb	r3, [r7, #15]
 8001bd0:	e010      	b.n	8001bf4 <PWM_Servo_Start+0x48>
	}else if(90 == angle){
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	2b5a      	cmp	r3, #90	; 0x5a
 8001bd6:	d102      	bne.n	8001bde <PWM_Servo_Start+0x32>
		compare = 185;
 8001bd8:	23b9      	movs	r3, #185	; 0xb9
 8001bda:	73fb      	strb	r3, [r7, #15]
 8001bdc:	e00a      	b.n	8001bf4 <PWM_Servo_Start+0x48>
	}else if(135 == angle){
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	2b87      	cmp	r3, #135	; 0x87
 8001be2:	d102      	bne.n	8001bea <PWM_Servo_Start+0x3e>
		compare = 180;
 8001be4:	23b4      	movs	r3, #180	; 0xb4
 8001be6:	73fb      	strb	r3, [r7, #15]
 8001be8:	e004      	b.n	8001bf4 <PWM_Servo_Start+0x48>
	}else if(180 == angle){
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	2bb4      	cmp	r3, #180	; 0xb4
 8001bee:	d101      	bne.n	8001bf4 <PWM_Servo_Start+0x48>
		compare = 175;
 8001bf0:	23af      	movs	r3, #175	; 0xaf
 8001bf2:	73fb      	strb	r3, [r7, #15]
	}
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, compare);
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <PWM_Servo_Start+0x60>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	7bfa      	ldrb	r2, [r7, #15]
 8001bfa:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001bfc:	210c      	movs	r1, #12
 8001bfe:	4803      	ldr	r0, [pc, #12]	; (8001c0c <PWM_Servo_Start+0x60>)
 8001c00:	f002 f828 	bl	8003c54 <HAL_TIM_PWM_Start>
}
 8001c04:	bf00      	nop
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000598 	.word	0x20000598

08001c10 <PWM_Servo_Stop>:

void PWM_Servo_Stop()
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 8001c14:	210c      	movs	r1, #12
 8001c16:	4802      	ldr	r0, [pc, #8]	; (8001c20 <PWM_Servo_Stop+0x10>)
 8001c18:	f002 f8fa 	bl	8003e10 <HAL_TIM_PWM_Stop>
}
 8001c1c:	bf00      	nop
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20000598 	.word	0x20000598

08001c24 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c28:	4b14      	ldr	r3, [pc, #80]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c2a:	4a15      	ldr	r2, [pc, #84]	; (8001c80 <MX_USART1_UART_Init+0x5c>)
 8001c2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c2e:	4b13      	ldr	r3, [pc, #76]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c36:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c42:	4b0e      	ldr	r3, [pc, #56]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c48:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c4a:	220c      	movs	r2, #12
 8001c4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c4e:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c54:	4b09      	ldr	r3, [pc, #36]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c60:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c66:	4805      	ldr	r0, [pc, #20]	; (8001c7c <MX_USART1_UART_Init+0x58>)
 8001c68:	f002 ffb0 	bl	8004bcc <HAL_UART_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001c72:	f7ff fa24 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000668 	.word	0x20000668
 8001c80:	40013800 	.word	0x40013800

08001c84 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c88:	4b14      	ldr	r3, [pc, #80]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001c8a:	4a15      	ldr	r2, [pc, #84]	; (8001ce0 <MX_USART2_UART_Init+0x5c>)
 8001c8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c8e:	4b13      	ldr	r3, [pc, #76]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001c90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c96:	4b11      	ldr	r3, [pc, #68]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001caa:	220c      	movs	r2, #12
 8001cac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cae:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cb4:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cba:	4b08      	ldr	r3, [pc, #32]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cc6:	4805      	ldr	r0, [pc, #20]	; (8001cdc <MX_USART2_UART_Init+0x58>)
 8001cc8:	f002 ff80 	bl	8004bcc <HAL_UART_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001cd2:	f7ff f9f4 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200006ec 	.word	0x200006ec
 8001ce0:	40004400 	.word	0x40004400

08001ce4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ce8:	4b14      	ldr	r3, [pc, #80]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001cea:	4a15      	ldr	r2, [pc, #84]	; (8001d40 <MX_USART3_UART_Init+0x5c>)
 8001cec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001cee:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001cf0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001cf4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cf6:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d02:	4b0e      	ldr	r3, [pc, #56]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d08:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001d0a:	220c      	movs	r2, #12
 8001d0c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d14:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d1a:	4b08      	ldr	r3, [pc, #32]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d20:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d26:	4805      	ldr	r0, [pc, #20]	; (8001d3c <MX_USART3_UART_Init+0x58>)
 8001d28:	f002 ff50 	bl	8004bcc <HAL_UART_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001d32:	f7ff f9c4 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200005e4 	.word	0x200005e4
 8001d40:	40004800 	.word	0x40004800

08001d44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08e      	sub	sp, #56	; 0x38
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a4f      	ldr	r2, [pc, #316]	; (8001ea0 <HAL_UART_MspInit+0x15c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d12a      	bne.n	8001dbc <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d66:	4b4f      	ldr	r3, [pc, #316]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6a:	4a4e      	ldr	r2, [pc, #312]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001d6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d70:	6613      	str	r3, [r2, #96]	; 0x60
 8001d72:	4b4c      	ldr	r3, [pc, #304]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001d74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d7a:	623b      	str	r3, [r7, #32]
 8001d7c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	4b49      	ldr	r3, [pc, #292]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d82:	4a48      	ldr	r2, [pc, #288]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d8a:	4b46      	ldr	r3, [pc, #280]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	61fb      	str	r3, [r7, #28]
 8001d94:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d96:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da4:	2303      	movs	r3, #3
 8001da6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001da8:	2307      	movs	r3, #7
 8001daa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001db0:	4619      	mov	r1, r3
 8001db2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001db6:	f000 fb41 	bl	800243c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001dba:	e06c      	b.n	8001e96 <HAL_UART_MspInit+0x152>
  else if(uartHandle->Instance==USART2)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a39      	ldr	r2, [pc, #228]	; (8001ea8 <HAL_UART_MspInit+0x164>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d131      	bne.n	8001e2a <HAL_UART_MspInit+0xe6>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dc6:	4b37      	ldr	r3, [pc, #220]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dca:	4a36      	ldr	r2, [pc, #216]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dd0:	6593      	str	r3, [r2, #88]	; 0x58
 8001dd2:	4b34      	ldr	r3, [pc, #208]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dda:	61bb      	str	r3, [r7, #24]
 8001ddc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dde:	4b31      	ldr	r3, [pc, #196]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de2:	4a30      	ldr	r2, [pc, #192]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dea:	4b2e      	ldr	r3, [pc, #184]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001df6:	230c      	movs	r3, #12
 8001df8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e02:	2303      	movs	r3, #3
 8001e04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e06:	2307      	movs	r3, #7
 8001e08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e0e:	4619      	mov	r1, r3
 8001e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e14:	f000 fb12 	bl	800243c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2103      	movs	r1, #3
 8001e1c:	2026      	movs	r0, #38	; 0x26
 8001e1e:	f000 fa58 	bl	80022d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e22:	2026      	movs	r0, #38	; 0x26
 8001e24:	f000 fa71 	bl	800230a <HAL_NVIC_EnableIRQ>
}
 8001e28:	e035      	b.n	8001e96 <HAL_UART_MspInit+0x152>
  else if(uartHandle->Instance==USART3)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a1f      	ldr	r2, [pc, #124]	; (8001eac <HAL_UART_MspInit+0x168>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d130      	bne.n	8001e96 <HAL_UART_MspInit+0x152>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e34:	4b1b      	ldr	r3, [pc, #108]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e38:	4a1a      	ldr	r2, [pc, #104]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001e3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e3e:	6593      	str	r3, [r2, #88]	; 0x58
 8001e40:	4b18      	ldr	r3, [pc, #96]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4c:	4b15      	ldr	r3, [pc, #84]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e50:	4a14      	ldr	r2, [pc, #80]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001e52:	f043 0302 	orr.w	r3, r3, #2
 8001e56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e58:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <HAL_UART_MspInit+0x160>)
 8001e5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e64:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e72:	2303      	movs	r3, #3
 8001e74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e76:	2307      	movs	r3, #7
 8001e78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e7e:	4619      	mov	r1, r3
 8001e80:	480b      	ldr	r0, [pc, #44]	; (8001eb0 <HAL_UART_MspInit+0x16c>)
 8001e82:	f000 fadb 	bl	800243c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8001e86:	2200      	movs	r2, #0
 8001e88:	2101      	movs	r1, #1
 8001e8a:	2027      	movs	r0, #39	; 0x27
 8001e8c:	f000 fa21 	bl	80022d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001e90:	2027      	movs	r0, #39	; 0x27
 8001e92:	f000 fa3a 	bl	800230a <HAL_NVIC_EnableIRQ>
}
 8001e96:	bf00      	nop
 8001e98:	3738      	adds	r7, #56	; 0x38
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40013800 	.word	0x40013800
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40004400 	.word	0x40004400
 8001eac:	40004800 	.word	0x40004800
 8001eb0:	48000400 	.word	0x48000400

08001eb4 <__io_putchar>:

// printf???
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001ebc:	1d39      	adds	r1, r7, #4
 8001ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	4803      	ldr	r0, [pc, #12]	; (8001ed4 <__io_putchar+0x20>)
 8001ec6:	f002 fecf 	bl	8004c68 <HAL_UART_Transmit>
  return ch;
 8001eca:	687b      	ldr	r3, [r7, #4]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	20000668 	.word	0x20000668

08001ed8 <UART_Enable_Receive_IT>:
uint8_t aucUsart3_Rev_Buf[256] = {0};
volatile uint8_t ucUsart3_In = 0, ucUsart3_Out = 0;

// 
void UART_Enable_Receive_IT(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &ucUart2Ch, 1);
 8001edc:	2201      	movs	r2, #1
 8001ede:	4905      	ldr	r1, [pc, #20]	; (8001ef4 <UART_Enable_Receive_IT+0x1c>)
 8001ee0:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <UART_Enable_Receive_IT+0x20>)
 8001ee2:	f002 ff55 	bl	8004d90 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	4904      	ldr	r1, [pc, #16]	; (8001efc <UART_Enable_Receive_IT+0x24>)
 8001eea:	4805      	ldr	r0, [pc, #20]	; (8001f00 <UART_Enable_Receive_IT+0x28>)
 8001eec:	f002 ff50 	bl	8004d90 <HAL_UART_Receive_IT>
}
 8001ef0:	bf00      	nop
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000384 	.word	0x20000384
 8001ef8:	200006ec 	.word	0x200006ec
 8001efc:	20000489 	.word	0x20000489
 8001f00:	200005e4 	.word	0x200005e4

08001f04 <HAL_UART_RxCpltCallback>:

// 
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
//  printf("%02X\r\n", ucUart2Ch);
	if(USART2 == UartHandle->Instance) {
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a17      	ldr	r2, [pc, #92]	; (8001f70 <HAL_UART_RxCpltCallback+0x6c>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d111      	bne.n	8001f3a <HAL_UART_RxCpltCallback+0x36>
		aucUsart2_Rev_Buf[ucUsart2_In++] = ucUart2Ch;
 8001f16:	4b17      	ldr	r3, [pc, #92]	; (8001f74 <HAL_UART_RxCpltCallback+0x70>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	1c5a      	adds	r2, r3, #1
 8001f1e:	b2d1      	uxtb	r1, r2
 8001f20:	4a14      	ldr	r2, [pc, #80]	; (8001f74 <HAL_UART_RxCpltCallback+0x70>)
 8001f22:	7011      	strb	r1, [r2, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	4b14      	ldr	r3, [pc, #80]	; (8001f78 <HAL_UART_RxCpltCallback+0x74>)
 8001f28:	7819      	ldrb	r1, [r3, #0]
 8001f2a:	4b14      	ldr	r3, [pc, #80]	; (8001f7c <HAL_UART_RxCpltCallback+0x78>)
 8001f2c:	5499      	strb	r1, [r3, r2]

		HAL_UART_Receive_IT(&huart2, &ucUart2Ch, 1);
 8001f2e:	2201      	movs	r2, #1
 8001f30:	4911      	ldr	r1, [pc, #68]	; (8001f78 <HAL_UART_RxCpltCallback+0x74>)
 8001f32:	4813      	ldr	r0, [pc, #76]	; (8001f80 <HAL_UART_RxCpltCallback+0x7c>)
 8001f34:	f002 ff2c 	bl	8004d90 <HAL_UART_Receive_IT>
	}else if(USART3 == UartHandle->Instance) {
		aucUsart3_Rev_Buf[ucUsart3_In++] = ucUart3Ch;

		HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
	}
}
 8001f38:	e015      	b.n	8001f66 <HAL_UART_RxCpltCallback+0x62>
	}else if(USART3 == UartHandle->Instance) {
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a11      	ldr	r2, [pc, #68]	; (8001f84 <HAL_UART_RxCpltCallback+0x80>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d110      	bne.n	8001f66 <HAL_UART_RxCpltCallback+0x62>
		aucUsart3_Rev_Buf[ucUsart3_In++] = ucUart3Ch;
 8001f44:	4b10      	ldr	r3, [pc, #64]	; (8001f88 <HAL_UART_RxCpltCallback+0x84>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	b2d1      	uxtb	r1, r2
 8001f4e:	4a0e      	ldr	r2, [pc, #56]	; (8001f88 <HAL_UART_RxCpltCallback+0x84>)
 8001f50:	7011      	strb	r1, [r2, #0]
 8001f52:	461a      	mov	r2, r3
 8001f54:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <HAL_UART_RxCpltCallback+0x88>)
 8001f56:	7819      	ldrb	r1, [r3, #0]
 8001f58:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <HAL_UART_RxCpltCallback+0x8c>)
 8001f5a:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	490b      	ldr	r1, [pc, #44]	; (8001f8c <HAL_UART_RxCpltCallback+0x88>)
 8001f60:	480c      	ldr	r0, [pc, #48]	; (8001f94 <HAL_UART_RxCpltCallback+0x90>)
 8001f62:	f002 ff15 	bl	8004d90 <HAL_UART_Receive_IT>
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40004400 	.word	0x40004400
 8001f74:	20000488 	.word	0x20000488
 8001f78:	20000384 	.word	0x20000384
 8001f7c:	20000388 	.word	0x20000388
 8001f80:	200006ec 	.word	0x200006ec
 8001f84:	40004800 	.word	0x40004800
 8001f88:	2000058c 	.word	0x2000058c
 8001f8c:	20000489 	.word	0x20000489
 8001f90:	2000048c 	.word	0x2000048c
 8001f94:	200005e4 	.word	0x200005e4

08001f98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fd0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f9c:	f7ff fcd2 	bl	8001944 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001fa0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001fa2:	e003      	b.n	8001fac <LoopCopyDataInit>

08001fa4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001fa4:	4b0b      	ldr	r3, [pc, #44]	; (8001fd4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001fa6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001fa8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001faa:	3104      	adds	r1, #4

08001fac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001fac:	480a      	ldr	r0, [pc, #40]	; (8001fd8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001fae:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <LoopForever+0xe>)
	adds	r2, r0, r1
 8001fb0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001fb2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001fb4:	d3f6      	bcc.n	8001fa4 <CopyDataInit>
	ldr	r2, =_sbss
 8001fb6:	4a0a      	ldr	r2, [pc, #40]	; (8001fe0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001fb8:	e002      	b.n	8001fc0 <LoopFillZerobss>

08001fba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001fba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001fbc:	f842 3b04 	str.w	r3, [r2], #4

08001fc0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001fc0:	4b08      	ldr	r3, [pc, #32]	; (8001fe4 <LoopForever+0x16>)
	cmp	r2, r3
 8001fc2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001fc4:	d3f9      	bcc.n	8001fba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fc6:	f003 feb3 	bl	8005d30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001fca:	f7fe ffc7 	bl	8000f5c <main>

08001fce <LoopForever>:

LoopForever:
    b LoopForever
 8001fce:	e7fe      	b.n	8001fce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001fd0:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001fd4:	080098ac 	.word	0x080098ac
	ldr	r0, =_sdata
 8001fd8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001fdc:	20000364 	.word	0x20000364
	ldr	r2, =_sbss
 8001fe0:	20000364 	.word	0x20000364
	ldr	r3, = _ebss
 8001fe4:	20000784 	.word	0x20000784

08001fe8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fe8:	e7fe      	b.n	8001fe8 <ADC1_IRQHandler>

08001fea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b082      	sub	sp, #8
 8001fee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff4:	2003      	movs	r0, #3
 8001ff6:	f000 f961 	bl	80022bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	f000 f80e 	bl	800201c <HAL_InitTick>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d002      	beq.n	800200c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	71fb      	strb	r3, [r7, #7]
 800200a:	e001      	b.n	8002010 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800200c:	f7ff fb72 	bl	80016f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002010:	79fb      	ldrb	r3, [r7, #7]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002028:	4b17      	ldr	r3, [pc, #92]	; (8002088 <HAL_InitTick+0x6c>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d023      	beq.n	8002078 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002030:	4b16      	ldr	r3, [pc, #88]	; (800208c <HAL_InitTick+0x70>)
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	4b14      	ldr	r3, [pc, #80]	; (8002088 <HAL_InitTick+0x6c>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	4619      	mov	r1, r3
 800203a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800203e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002042:	fbb2 f3f3 	udiv	r3, r2, r3
 8002046:	4618      	mov	r0, r3
 8002048:	f000 f96d 	bl	8002326 <HAL_SYSTICK_Config>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10f      	bne.n	8002072 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b0f      	cmp	r3, #15
 8002056:	d809      	bhi.n	800206c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002058:	2200      	movs	r2, #0
 800205a:	6879      	ldr	r1, [r7, #4]
 800205c:	f04f 30ff 	mov.w	r0, #4294967295
 8002060:	f000 f937 	bl	80022d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002064:	4a0a      	ldr	r2, [pc, #40]	; (8002090 <HAL_InitTick+0x74>)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	e007      	b.n	800207c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	73fb      	strb	r3, [r7, #15]
 8002070:	e004      	b.n	800207c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	73fb      	strb	r3, [r7, #15]
 8002076:	e001      	b.n	800207c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800207c:	7bfb      	ldrb	r3, [r7, #15]
}
 800207e:	4618      	mov	r0, r3
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000190 	.word	0x20000190
 800208c:	20000188 	.word	0x20000188
 8002090:	2000018c 	.word	0x2000018c

08002094 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <HAL_IncTick+0x20>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	461a      	mov	r2, r3
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <HAL_IncTick+0x24>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4413      	add	r3, r2
 80020a4:	4a04      	ldr	r2, [pc, #16]	; (80020b8 <HAL_IncTick+0x24>)
 80020a6:	6013      	str	r3, [r2, #0]
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	20000190 	.word	0x20000190
 80020b8:	20000770 	.word	0x20000770

080020bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  return uwTick;
 80020c0:	4b03      	ldr	r3, [pc, #12]	; (80020d0 <HAL_GetTick+0x14>)
 80020c2:	681b      	ldr	r3, [r3, #0]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000770 	.word	0x20000770

080020d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020dc:	f7ff ffee 	bl	80020bc <HAL_GetTick>
 80020e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ec:	d005      	beq.n	80020fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <HAL_Delay+0x44>)
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	461a      	mov	r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	4413      	add	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020fa:	bf00      	nop
 80020fc:	f7ff ffde 	bl	80020bc <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	429a      	cmp	r2, r3
 800210a:	d8f7      	bhi.n	80020fc <HAL_Delay+0x28>
  {
  }
}
 800210c:	bf00      	nop
 800210e:	bf00      	nop
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000190 	.word	0x20000190

0800211c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800212c:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <__NVIC_SetPriorityGrouping+0x44>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002138:	4013      	ands	r3, r2
 800213a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002144:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002148:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800214c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800214e:	4a04      	ldr	r2, [pc, #16]	; (8002160 <__NVIC_SetPriorityGrouping+0x44>)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	60d3      	str	r3, [r2, #12]
}
 8002154:	bf00      	nop
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002168:	4b04      	ldr	r3, [pc, #16]	; (800217c <__NVIC_GetPriorityGrouping+0x18>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	0a1b      	lsrs	r3, r3, #8
 800216e:	f003 0307 	and.w	r3, r3, #7
}
 8002172:	4618      	mov	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800218a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218e:	2b00      	cmp	r3, #0
 8002190:	db0b      	blt.n	80021aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	f003 021f 	and.w	r2, r3, #31
 8002198:	4907      	ldr	r1, [pc, #28]	; (80021b8 <__NVIC_EnableIRQ+0x38>)
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	095b      	lsrs	r3, r3, #5
 80021a0:	2001      	movs	r0, #1
 80021a2:	fa00 f202 	lsl.w	r2, r0, r2
 80021a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	e000e100 	.word	0xe000e100

080021bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	6039      	str	r1, [r7, #0]
 80021c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	db0a      	blt.n	80021e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	490c      	ldr	r1, [pc, #48]	; (8002208 <__NVIC_SetPriority+0x4c>)
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	0112      	lsls	r2, r2, #4
 80021dc:	b2d2      	uxtb	r2, r2
 80021de:	440b      	add	r3, r1
 80021e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021e4:	e00a      	b.n	80021fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	b2da      	uxtb	r2, r3
 80021ea:	4908      	ldr	r1, [pc, #32]	; (800220c <__NVIC_SetPriority+0x50>)
 80021ec:	79fb      	ldrb	r3, [r7, #7]
 80021ee:	f003 030f 	and.w	r3, r3, #15
 80021f2:	3b04      	subs	r3, #4
 80021f4:	0112      	lsls	r2, r2, #4
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	440b      	add	r3, r1
 80021fa:	761a      	strb	r2, [r3, #24]
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000e100 	.word	0xe000e100
 800220c:	e000ed00 	.word	0xe000ed00

08002210 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002210:	b480      	push	{r7}
 8002212:	b089      	sub	sp, #36	; 0x24
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f003 0307 	and.w	r3, r3, #7
 8002222:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	f1c3 0307 	rsb	r3, r3, #7
 800222a:	2b04      	cmp	r3, #4
 800222c:	bf28      	it	cs
 800222e:	2304      	movcs	r3, #4
 8002230:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	3304      	adds	r3, #4
 8002236:	2b06      	cmp	r3, #6
 8002238:	d902      	bls.n	8002240 <NVIC_EncodePriority+0x30>
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	3b03      	subs	r3, #3
 800223e:	e000      	b.n	8002242 <NVIC_EncodePriority+0x32>
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002244:	f04f 32ff 	mov.w	r2, #4294967295
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43da      	mvns	r2, r3
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	401a      	ands	r2, r3
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002258:	f04f 31ff 	mov.w	r1, #4294967295
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	fa01 f303 	lsl.w	r3, r1, r3
 8002262:	43d9      	mvns	r1, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002268:	4313      	orrs	r3, r2
         );
}
 800226a:	4618      	mov	r0, r3
 800226c:	3724      	adds	r7, #36	; 0x24
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
	...

08002278 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3b01      	subs	r3, #1
 8002284:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002288:	d301      	bcc.n	800228e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800228a:	2301      	movs	r3, #1
 800228c:	e00f      	b.n	80022ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800228e:	4a0a      	ldr	r2, [pc, #40]	; (80022b8 <SysTick_Config+0x40>)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3b01      	subs	r3, #1
 8002294:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002296:	210f      	movs	r1, #15
 8002298:	f04f 30ff 	mov.w	r0, #4294967295
 800229c:	f7ff ff8e 	bl	80021bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022a0:	4b05      	ldr	r3, [pc, #20]	; (80022b8 <SysTick_Config+0x40>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022a6:	4b04      	ldr	r3, [pc, #16]	; (80022b8 <SysTick_Config+0x40>)
 80022a8:	2207      	movs	r2, #7
 80022aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	e000e010 	.word	0xe000e010

080022bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f7ff ff29 	bl	800211c <__NVIC_SetPriorityGrouping>
}
 80022ca:	bf00      	nop
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b086      	sub	sp, #24
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	4603      	mov	r3, r0
 80022da:	60b9      	str	r1, [r7, #8]
 80022dc:	607a      	str	r2, [r7, #4]
 80022de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022e4:	f7ff ff3e 	bl	8002164 <__NVIC_GetPriorityGrouping>
 80022e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	68b9      	ldr	r1, [r7, #8]
 80022ee:	6978      	ldr	r0, [r7, #20]
 80022f0:	f7ff ff8e 	bl	8002210 <NVIC_EncodePriority>
 80022f4:	4602      	mov	r2, r0
 80022f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022fa:	4611      	mov	r1, r2
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff ff5d 	bl	80021bc <__NVIC_SetPriority>
}
 8002302:	bf00      	nop
 8002304:	3718      	adds	r7, #24
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b082      	sub	sp, #8
 800230e:	af00      	add	r7, sp, #0
 8002310:	4603      	mov	r3, r0
 8002312:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ff31 	bl	8002180 <__NVIC_EnableIRQ>
}
 800231e:	bf00      	nop
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7ff ffa2 	bl	8002278 <SysTick_Config>
 8002334:	4603      	mov	r3, r0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800233e:	b480      	push	{r7}
 8002340:	b085      	sub	sp, #20
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002346:	2300      	movs	r3, #0
 8002348:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d008      	beq.n	8002368 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2204      	movs	r2, #4
 800235a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e022      	b.n	80023ae <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f022 020e 	bic.w	r2, r2, #14
 8002376:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f022 0201 	bic.w	r2, r2, #1
 8002386:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238c:	f003 021c 	and.w	r2, r3, #28
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002394:	2101      	movs	r1, #1
 8002396:	fa01 f202 	lsl.w	r2, r1, r2
 800239a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b084      	sub	sp, #16
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023c2:	2300      	movs	r3, #0
 80023c4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d005      	beq.n	80023de <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2204      	movs	r2, #4
 80023d6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	73fb      	strb	r3, [r7, #15]
 80023dc:	e029      	b.n	8002432 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 020e 	bic.w	r2, r2, #14
 80023ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 0201 	bic.w	r2, r2, #1
 80023fc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002402:	f003 021c 	and.w	r2, r3, #28
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	2101      	movs	r1, #1
 800240c:	fa01 f202 	lsl.w	r2, r1, r2
 8002410:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	4798      	blx	r3
    }
  }
  return status;
 8002432:	7bfb      	ldrb	r3, [r7, #15]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800243c:	b480      	push	{r7}
 800243e:	b087      	sub	sp, #28
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800244a:	e154      	b.n	80026f6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	2101      	movs	r1, #1
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	fa01 f303 	lsl.w	r3, r1, r3
 8002458:	4013      	ands	r3, r2
 800245a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8146 	beq.w	80026f0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d00b      	beq.n	8002484 <HAL_GPIO_Init+0x48>
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b02      	cmp	r3, #2
 8002472:	d007      	beq.n	8002484 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002478:	2b11      	cmp	r3, #17
 800247a:	d003      	beq.n	8002484 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b12      	cmp	r3, #18
 8002482:	d130      	bne.n	80024e6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	2203      	movs	r2, #3
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ba:	2201      	movs	r2, #1
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43db      	mvns	r3, r3
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	4013      	ands	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	091b      	lsrs	r3, r3, #4
 80024d0:	f003 0201 	and.w	r2, r3, #1
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	2203      	movs	r2, #3
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b02      	cmp	r3, #2
 800251c:	d003      	beq.n	8002526 <HAL_GPIO_Init+0xea>
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2b12      	cmp	r3, #18
 8002524:	d123      	bne.n	800256e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	08da      	lsrs	r2, r3, #3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	3208      	adds	r2, #8
 800252e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002532:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	220f      	movs	r2, #15
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43db      	mvns	r3, r3
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4013      	ands	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	691a      	ldr	r2, [r3, #16]
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f003 0307 	and.w	r3, r3, #7
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	08da      	lsrs	r2, r3, #3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3208      	adds	r2, #8
 8002568:	6939      	ldr	r1, [r7, #16]
 800256a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	2203      	movs	r2, #3
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43db      	mvns	r3, r3
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	4013      	ands	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f003 0203 	and.w	r2, r3, #3
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 80a0 	beq.w	80026f0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b0:	4b58      	ldr	r3, [pc, #352]	; (8002714 <HAL_GPIO_Init+0x2d8>)
 80025b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025b4:	4a57      	ldr	r2, [pc, #348]	; (8002714 <HAL_GPIO_Init+0x2d8>)
 80025b6:	f043 0301 	orr.w	r3, r3, #1
 80025ba:	6613      	str	r3, [r2, #96]	; 0x60
 80025bc:	4b55      	ldr	r3, [pc, #340]	; (8002714 <HAL_GPIO_Init+0x2d8>)
 80025be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	60bb      	str	r3, [r7, #8]
 80025c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025c8:	4a53      	ldr	r2, [pc, #332]	; (8002718 <HAL_GPIO_Init+0x2dc>)
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	089b      	lsrs	r3, r3, #2
 80025ce:	3302      	adds	r3, #2
 80025d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f003 0303 	and.w	r3, r3, #3
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	220f      	movs	r2, #15
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43db      	mvns	r3, r3
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4013      	ands	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80025f2:	d019      	beq.n	8002628 <HAL_GPIO_Init+0x1ec>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a49      	ldr	r2, [pc, #292]	; (800271c <HAL_GPIO_Init+0x2e0>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d013      	beq.n	8002624 <HAL_GPIO_Init+0x1e8>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a48      	ldr	r2, [pc, #288]	; (8002720 <HAL_GPIO_Init+0x2e4>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d00d      	beq.n	8002620 <HAL_GPIO_Init+0x1e4>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a47      	ldr	r2, [pc, #284]	; (8002724 <HAL_GPIO_Init+0x2e8>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d007      	beq.n	800261c <HAL_GPIO_Init+0x1e0>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a46      	ldr	r2, [pc, #280]	; (8002728 <HAL_GPIO_Init+0x2ec>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d101      	bne.n	8002618 <HAL_GPIO_Init+0x1dc>
 8002614:	2304      	movs	r3, #4
 8002616:	e008      	b.n	800262a <HAL_GPIO_Init+0x1ee>
 8002618:	2307      	movs	r3, #7
 800261a:	e006      	b.n	800262a <HAL_GPIO_Init+0x1ee>
 800261c:	2303      	movs	r3, #3
 800261e:	e004      	b.n	800262a <HAL_GPIO_Init+0x1ee>
 8002620:	2302      	movs	r3, #2
 8002622:	e002      	b.n	800262a <HAL_GPIO_Init+0x1ee>
 8002624:	2301      	movs	r3, #1
 8002626:	e000      	b.n	800262a <HAL_GPIO_Init+0x1ee>
 8002628:	2300      	movs	r3, #0
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	f002 0203 	and.w	r2, r2, #3
 8002630:	0092      	lsls	r2, r2, #2
 8002632:	4093      	lsls	r3, r2
 8002634:	693a      	ldr	r2, [r7, #16]
 8002636:	4313      	orrs	r3, r2
 8002638:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800263a:	4937      	ldr	r1, [pc, #220]	; (8002718 <HAL_GPIO_Init+0x2dc>)
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	089b      	lsrs	r3, r3, #2
 8002640:	3302      	adds	r3, #2
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002648:	4b38      	ldr	r3, [pc, #224]	; (800272c <HAL_GPIO_Init+0x2f0>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	43db      	mvns	r3, r3
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	4013      	ands	r3, r2
 8002656:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d003      	beq.n	800266c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	4313      	orrs	r3, r2
 800266a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800266c:	4a2f      	ldr	r2, [pc, #188]	; (800272c <HAL_GPIO_Init+0x2f0>)
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002672:	4b2e      	ldr	r3, [pc, #184]	; (800272c <HAL_GPIO_Init+0x2f0>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	43db      	mvns	r3, r3
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4013      	ands	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d003      	beq.n	8002696 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4313      	orrs	r3, r2
 8002694:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002696:	4a25      	ldr	r2, [pc, #148]	; (800272c <HAL_GPIO_Init+0x2f0>)
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800269c:	4b23      	ldr	r3, [pc, #140]	; (800272c <HAL_GPIO_Init+0x2f0>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	43db      	mvns	r3, r3
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	4013      	ands	r3, r2
 80026aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d003      	beq.n	80026c0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80026b8:	693a      	ldr	r2, [r7, #16]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	4313      	orrs	r3, r2
 80026be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026c0:	4a1a      	ldr	r2, [pc, #104]	; (800272c <HAL_GPIO_Init+0x2f0>)
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026c6:	4b19      	ldr	r3, [pc, #100]	; (800272c <HAL_GPIO_Init+0x2f0>)
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	43db      	mvns	r3, r3
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	4013      	ands	r3, r2
 80026d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026ea:	4a10      	ldr	r2, [pc, #64]	; (800272c <HAL_GPIO_Init+0x2f0>)
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	3301      	adds	r3, #1
 80026f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	f47f aea3 	bne.w	800244c <HAL_GPIO_Init+0x10>
  }
}
 8002706:	bf00      	nop
 8002708:	bf00      	nop
 800270a:	371c      	adds	r7, #28
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	40021000 	.word	0x40021000
 8002718:	40010000 	.word	0x40010000
 800271c:	48000400 	.word	0x48000400
 8002720:	48000800 	.word	0x48000800
 8002724:	48000c00 	.word	0x48000c00
 8002728:	48001000 	.word	0x48001000
 800272c:	40010400 	.word	0x40010400

08002730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	460b      	mov	r3, r1
 800273a:	807b      	strh	r3, [r7, #2]
 800273c:	4613      	mov	r3, r2
 800273e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002740:	787b      	ldrb	r3, [r7, #1]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002746:	887a      	ldrh	r2, [r7, #2]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800274c:	e002      	b.n	8002754 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800274e:	887a      	ldrh	r2, [r7, #2]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <HAL_PWREx_GetVoltageRange+0x18>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40007000 	.word	0x40007000

0800277c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800278a:	d130      	bne.n	80027ee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800278c:	4b23      	ldr	r3, [pc, #140]	; (800281c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002798:	d038      	beq.n	800280c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800279a:	4b20      	ldr	r3, [pc, #128]	; (800281c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027a2:	4a1e      	ldr	r2, [pc, #120]	; (800281c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027a8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027aa:	4b1d      	ldr	r3, [pc, #116]	; (8002820 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2232      	movs	r2, #50	; 0x32
 80027b0:	fb02 f303 	mul.w	r3, r2, r3
 80027b4:	4a1b      	ldr	r2, [pc, #108]	; (8002824 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80027b6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ba:	0c9b      	lsrs	r3, r3, #18
 80027bc:	3301      	adds	r3, #1
 80027be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027c0:	e002      	b.n	80027c8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	3b01      	subs	r3, #1
 80027c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027c8:	4b14      	ldr	r3, [pc, #80]	; (800281c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027ca:	695b      	ldr	r3, [r3, #20]
 80027cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027d4:	d102      	bne.n	80027dc <HAL_PWREx_ControlVoltageScaling+0x60>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1f2      	bne.n	80027c2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027dc:	4b0f      	ldr	r3, [pc, #60]	; (800281c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027e8:	d110      	bne.n	800280c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e00f      	b.n	800280e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80027ee:	4b0b      	ldr	r3, [pc, #44]	; (800281c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027fa:	d007      	beq.n	800280c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027fc:	4b07      	ldr	r3, [pc, #28]	; (800281c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002804:	4a05      	ldr	r2, [pc, #20]	; (800281c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002806:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800280a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	40007000 	.word	0x40007000
 8002820:	20000188 	.word	0x20000188
 8002824:	431bde83 	.word	0x431bde83

08002828 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b088      	sub	sp, #32
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d102      	bne.n	800283c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	f000 bc11 	b.w	800305e <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800283c:	4ba0      	ldr	r3, [pc, #640]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f003 030c 	and.w	r3, r3, #12
 8002844:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002846:	4b9e      	ldr	r3, [pc, #632]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	f003 0303 	and.w	r3, r3, #3
 800284e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0310 	and.w	r3, r3, #16
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 80e4 	beq.w	8002a26 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d007      	beq.n	8002874 <HAL_RCC_OscConfig+0x4c>
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	2b0c      	cmp	r3, #12
 8002868:	f040 808b 	bne.w	8002982 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	2b01      	cmp	r3, #1
 8002870:	f040 8087 	bne.w	8002982 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002874:	4b92      	ldr	r3, [pc, #584]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <HAL_RCC_OscConfig+0x64>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e3e8      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a1a      	ldr	r2, [r3, #32]
 8002890:	4b8b      	ldr	r3, [pc, #556]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0308 	and.w	r3, r3, #8
 8002898:	2b00      	cmp	r3, #0
 800289a:	d004      	beq.n	80028a6 <HAL_RCC_OscConfig+0x7e>
 800289c:	4b88      	ldr	r3, [pc, #544]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028a4:	e005      	b.n	80028b2 <HAL_RCC_OscConfig+0x8a>
 80028a6:	4b86      	ldr	r3, [pc, #536]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80028a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028ac:	091b      	lsrs	r3, r3, #4
 80028ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d223      	bcs.n	80028fe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a1b      	ldr	r3, [r3, #32]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f000 fd7a 	bl	80033b4 <RCC_SetFlashLatencyFromMSIRange>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e3c9      	b.n	800305e <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028ca:	4b7d      	ldr	r3, [pc, #500]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a7c      	ldr	r2, [pc, #496]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80028d0:	f043 0308 	orr.w	r3, r3, #8
 80028d4:	6013      	str	r3, [r2, #0]
 80028d6:	4b7a      	ldr	r3, [pc, #488]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a1b      	ldr	r3, [r3, #32]
 80028e2:	4977      	ldr	r1, [pc, #476]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028e8:	4b75      	ldr	r3, [pc, #468]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	69db      	ldr	r3, [r3, #28]
 80028f4:	021b      	lsls	r3, r3, #8
 80028f6:	4972      	ldr	r1, [pc, #456]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	604b      	str	r3, [r1, #4]
 80028fc:	e025      	b.n	800294a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028fe:	4b70      	ldr	r3, [pc, #448]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a6f      	ldr	r2, [pc, #444]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002904:	f043 0308 	orr.w	r3, r3, #8
 8002908:	6013      	str	r3, [r2, #0]
 800290a:	4b6d      	ldr	r3, [pc, #436]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	496a      	ldr	r1, [pc, #424]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002918:	4313      	orrs	r3, r2
 800291a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800291c:	4b68      	ldr	r3, [pc, #416]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	69db      	ldr	r3, [r3, #28]
 8002928:	021b      	lsls	r3, r3, #8
 800292a:	4965      	ldr	r1, [pc, #404]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 800292c:	4313      	orrs	r3, r2
 800292e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d109      	bne.n	800294a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	4618      	mov	r0, r3
 800293c:	f000 fd3a 	bl	80033b4 <RCC_SetFlashLatencyFromMSIRange>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e389      	b.n	800305e <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800294a:	f000 fc6f 	bl	800322c <HAL_RCC_GetSysClockFreq>
 800294e:	4602      	mov	r2, r0
 8002950:	4b5b      	ldr	r3, [pc, #364]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	091b      	lsrs	r3, r3, #4
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	495a      	ldr	r1, [pc, #360]	; (8002ac4 <HAL_RCC_OscConfig+0x29c>)
 800295c:	5ccb      	ldrb	r3, [r1, r3]
 800295e:	f003 031f 	and.w	r3, r3, #31
 8002962:	fa22 f303 	lsr.w	r3, r2, r3
 8002966:	4a58      	ldr	r2, [pc, #352]	; (8002ac8 <HAL_RCC_OscConfig+0x2a0>)
 8002968:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800296a:	4b58      	ldr	r3, [pc, #352]	; (8002acc <HAL_RCC_OscConfig+0x2a4>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff fb54 	bl	800201c <HAL_InitTick>
 8002974:	4603      	mov	r3, r0
 8002976:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d052      	beq.n	8002a24 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	e36d      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d032      	beq.n	80029f0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800298a:	4b4d      	ldr	r3, [pc, #308]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a4c      	ldr	r2, [pc, #304]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002990:	f043 0301 	orr.w	r3, r3, #1
 8002994:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002996:	f7ff fb91 	bl	80020bc <HAL_GetTick>
 800299a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800299e:	f7ff fb8d 	bl	80020bc <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e356      	b.n	800305e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029b0:	4b43      	ldr	r3, [pc, #268]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0f0      	beq.n	800299e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029bc:	4b40      	ldr	r3, [pc, #256]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a3f      	ldr	r2, [pc, #252]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80029c2:	f043 0308 	orr.w	r3, r3, #8
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	4b3d      	ldr	r3, [pc, #244]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	493a      	ldr	r1, [pc, #232]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029da:	4b39      	ldr	r3, [pc, #228]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	021b      	lsls	r3, r3, #8
 80029e8:	4935      	ldr	r1, [pc, #212]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	604b      	str	r3, [r1, #4]
 80029ee:	e01a      	b.n	8002a26 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029f0:	4b33      	ldr	r3, [pc, #204]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a32      	ldr	r2, [pc, #200]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 80029f6:	f023 0301 	bic.w	r3, r3, #1
 80029fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029fc:	f7ff fb5e 	bl	80020bc <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a04:	f7ff fb5a 	bl	80020bc <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e323      	b.n	800305e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a16:	4b2a      	ldr	r3, [pc, #168]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1f0      	bne.n	8002a04 <HAL_RCC_OscConfig+0x1dc>
 8002a22:	e000      	b.n	8002a26 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a24:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d073      	beq.n	8002b1a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d005      	beq.n	8002a44 <HAL_RCC_OscConfig+0x21c>
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	2b0c      	cmp	r3, #12
 8002a3c:	d10e      	bne.n	8002a5c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d10b      	bne.n	8002a5c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a44:	4b1e      	ldr	r3, [pc, #120]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d063      	beq.n	8002b18 <HAL_RCC_OscConfig+0x2f0>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d15f      	bne.n	8002b18 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e300      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a64:	d106      	bne.n	8002a74 <HAL_RCC_OscConfig+0x24c>
 8002a66:	4b16      	ldr	r3, [pc, #88]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a15      	ldr	r2, [pc, #84]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	e01d      	b.n	8002ab0 <HAL_RCC_OscConfig+0x288>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a7c:	d10c      	bne.n	8002a98 <HAL_RCC_OscConfig+0x270>
 8002a7e:	4b10      	ldr	r3, [pc, #64]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a0f      	ldr	r2, [pc, #60]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	4b0d      	ldr	r3, [pc, #52]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a0c      	ldr	r2, [pc, #48]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	e00b      	b.n	8002ab0 <HAL_RCC_OscConfig+0x288>
 8002a98:	4b09      	ldr	r3, [pc, #36]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a08      	ldr	r2, [pc, #32]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002a9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a05      	ldr	r2, [pc, #20]	; (8002ac0 <HAL_RCC_OscConfig+0x298>)
 8002aaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d01b      	beq.n	8002af0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab8:	f7ff fb00 	bl	80020bc <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002abe:	e010      	b.n	8002ae2 <HAL_RCC_OscConfig+0x2ba>
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	08009474 	.word	0x08009474
 8002ac8:	20000188 	.word	0x20000188
 8002acc:	2000018c 	.word	0x2000018c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad0:	f7ff faf4 	bl	80020bc <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b64      	cmp	r3, #100	; 0x64
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e2bd      	b.n	800305e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ae2:	4baf      	ldr	r3, [pc, #700]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0f0      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x2a8>
 8002aee:	e014      	b.n	8002b1a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af0:	f7ff fae4 	bl	80020bc <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af8:	f7ff fae0 	bl	80020bc <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b64      	cmp	r3, #100	; 0x64
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e2a9      	b.n	800305e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b0a:	4ba5      	ldr	r3, [pc, #660]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f0      	bne.n	8002af8 <HAL_RCC_OscConfig+0x2d0>
 8002b16:	e000      	b.n	8002b1a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d060      	beq.n	8002be8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	2b04      	cmp	r3, #4
 8002b2a:	d005      	beq.n	8002b38 <HAL_RCC_OscConfig+0x310>
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	2b0c      	cmp	r3, #12
 8002b30:	d119      	bne.n	8002b66 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d116      	bne.n	8002b66 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b38:	4b99      	ldr	r3, [pc, #612]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d005      	beq.n	8002b50 <HAL_RCC_OscConfig+0x328>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d101      	bne.n	8002b50 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e286      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b50:	4b93      	ldr	r3, [pc, #588]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	061b      	lsls	r3, r3, #24
 8002b5e:	4990      	ldr	r1, [pc, #576]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b64:	e040      	b.n	8002be8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d023      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b6e:	4b8c      	ldr	r3, [pc, #560]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a8b      	ldr	r2, [pc, #556]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002b74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7a:	f7ff fa9f 	bl	80020bc <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b82:	f7ff fa9b 	bl	80020bc <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e264      	b.n	800305e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b94:	4b82      	ldr	r3, [pc, #520]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d0f0      	beq.n	8002b82 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba0:	4b7f      	ldr	r3, [pc, #508]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	061b      	lsls	r3, r3, #24
 8002bae:	497c      	ldr	r1, [pc, #496]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	604b      	str	r3, [r1, #4]
 8002bb4:	e018      	b.n	8002be8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bb6:	4b7a      	ldr	r3, [pc, #488]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a79      	ldr	r2, [pc, #484]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002bbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc2:	f7ff fa7b 	bl	80020bc <HAL_GetTick>
 8002bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bca:	f7ff fa77 	bl	80020bc <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e240      	b.n	800305e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bdc:	4b70      	ldr	r3, [pc, #448]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1f0      	bne.n	8002bca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0308 	and.w	r3, r3, #8
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d03c      	beq.n	8002c6e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d01c      	beq.n	8002c36 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bfc:	4b68      	ldr	r3, [pc, #416]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002bfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c02:	4a67      	ldr	r2, [pc, #412]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002c04:	f043 0301 	orr.w	r3, r3, #1
 8002c08:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c0c:	f7ff fa56 	bl	80020bc <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c14:	f7ff fa52 	bl	80020bc <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e21b      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c26:	4b5e      	ldr	r3, [pc, #376]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002c28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d0ef      	beq.n	8002c14 <HAL_RCC_OscConfig+0x3ec>
 8002c34:	e01b      	b.n	8002c6e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c36:	4b5a      	ldr	r3, [pc, #360]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002c38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c3c:	4a58      	ldr	r2, [pc, #352]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002c3e:	f023 0301 	bic.w	r3, r3, #1
 8002c42:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c46:	f7ff fa39 	bl	80020bc <HAL_GetTick>
 8002c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c4c:	e008      	b.n	8002c60 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c4e:	f7ff fa35 	bl	80020bc <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d901      	bls.n	8002c60 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e1fe      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c60:	4b4f      	ldr	r3, [pc, #316]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1ef      	bne.n	8002c4e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0304 	and.w	r3, r3, #4
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f000 80a6 	beq.w	8002dc8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c80:	4b47      	ldr	r3, [pc, #284]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10d      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c8c:	4b44      	ldr	r3, [pc, #272]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002c8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c90:	4a43      	ldr	r2, [pc, #268]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002c92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c96:	6593      	str	r3, [r2, #88]	; 0x58
 8002c98:	4b41      	ldr	r3, [pc, #260]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca0:	60bb      	str	r3, [r7, #8]
 8002ca2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ca8:	4b3e      	ldr	r3, [pc, #248]	; (8002da4 <HAL_RCC_OscConfig+0x57c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d118      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cb4:	4b3b      	ldr	r3, [pc, #236]	; (8002da4 <HAL_RCC_OscConfig+0x57c>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a3a      	ldr	r2, [pc, #232]	; (8002da4 <HAL_RCC_OscConfig+0x57c>)
 8002cba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cbe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cc0:	f7ff f9fc 	bl	80020bc <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc8:	f7ff f9f8 	bl	80020bc <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e1c1      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cda:	4b32      	ldr	r3, [pc, #200]	; (8002da4 <HAL_RCC_OscConfig+0x57c>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d0f0      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d108      	bne.n	8002d00 <HAL_RCC_OscConfig+0x4d8>
 8002cee:	4b2c      	ldr	r3, [pc, #176]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cf4:	4a2a      	ldr	r2, [pc, #168]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002cf6:	f043 0301 	orr.w	r3, r3, #1
 8002cfa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cfe:	e024      	b.n	8002d4a <HAL_RCC_OscConfig+0x522>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	2b05      	cmp	r3, #5
 8002d06:	d110      	bne.n	8002d2a <HAL_RCC_OscConfig+0x502>
 8002d08:	4b25      	ldr	r3, [pc, #148]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d0e:	4a24      	ldr	r2, [pc, #144]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002d10:	f043 0304 	orr.w	r3, r3, #4
 8002d14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d18:	4b21      	ldr	r3, [pc, #132]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1e:	4a20      	ldr	r2, [pc, #128]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002d20:	f043 0301 	orr.w	r3, r3, #1
 8002d24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d28:	e00f      	b.n	8002d4a <HAL_RCC_OscConfig+0x522>
 8002d2a:	4b1d      	ldr	r3, [pc, #116]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d30:	4a1b      	ldr	r2, [pc, #108]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002d32:	f023 0301 	bic.w	r3, r3, #1
 8002d36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d3a:	4b19      	ldr	r3, [pc, #100]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d40:	4a17      	ldr	r2, [pc, #92]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002d42:	f023 0304 	bic.w	r3, r3, #4
 8002d46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d016      	beq.n	8002d80 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d52:	f7ff f9b3 	bl	80020bc <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d58:	e00a      	b.n	8002d70 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d5a:	f7ff f9af 	bl	80020bc <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d901      	bls.n	8002d70 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e176      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d70:	4b0b      	ldr	r3, [pc, #44]	; (8002da0 <HAL_RCC_OscConfig+0x578>)
 8002d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0ed      	beq.n	8002d5a <HAL_RCC_OscConfig+0x532>
 8002d7e:	e01a      	b.n	8002db6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d80:	f7ff f99c 	bl	80020bc <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d86:	e00f      	b.n	8002da8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d88:	f7ff f998 	bl	80020bc <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d906      	bls.n	8002da8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e15f      	b.n	800305e <HAL_RCC_OscConfig+0x836>
 8002d9e:	bf00      	nop
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002da8:	4baa      	ldr	r3, [pc, #680]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d1e8      	bne.n	8002d88 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002db6:	7ffb      	ldrb	r3, [r7, #31]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d105      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dbc:	4ba5      	ldr	r3, [pc, #660]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dc0:	4aa4      	ldr	r2, [pc, #656]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002dc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dc6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0320 	and.w	r3, r3, #32
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d03c      	beq.n	8002e4e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d01c      	beq.n	8002e16 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ddc:	4b9d      	ldr	r3, [pc, #628]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002dde:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002de2:	4a9c      	ldr	r2, [pc, #624]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002de4:	f043 0301 	orr.w	r3, r3, #1
 8002de8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dec:	f7ff f966 	bl	80020bc <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002df4:	f7ff f962 	bl	80020bc <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e12b      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e06:	4b93      	ldr	r3, [pc, #588]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002e08:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0ef      	beq.n	8002df4 <HAL_RCC_OscConfig+0x5cc>
 8002e14:	e01b      	b.n	8002e4e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002e16:	4b8f      	ldr	r3, [pc, #572]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002e18:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e1c:	4a8d      	ldr	r2, [pc, #564]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002e1e:	f023 0301 	bic.w	r3, r3, #1
 8002e22:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e26:	f7ff f949 	bl	80020bc <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e2e:	f7ff f945 	bl	80020bc <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e10e      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e40:	4b84      	ldr	r3, [pc, #528]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002e42:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1ef      	bne.n	8002e2e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	f000 8102 	beq.w	800305c <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	f040 80c5 	bne.w	8002fec <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e62:	4b7c      	ldr	r3, [pc, #496]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	f003 0203 	and.w	r2, r3, #3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d12c      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e80:	3b01      	subs	r3, #1
 8002e82:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d123      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e92:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d11b      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d113      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb2:	085b      	lsrs	r3, r3, #1
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d109      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	085b      	lsrs	r3, r3, #1
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d067      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	2b0c      	cmp	r3, #12
 8002ed4:	d062      	beq.n	8002f9c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002ed6:	4b5f      	ldr	r3, [pc, #380]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e0bb      	b.n	800305e <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002ee6:	4b5b      	ldr	r3, [pc, #364]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a5a      	ldr	r2, [pc, #360]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002eec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ef0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ef2:	f7ff f8e3 	bl	80020bc <HAL_GetTick>
 8002ef6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efa:	f7ff f8df 	bl	80020bc <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e0a8      	b.n	800305e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f0c:	4b51      	ldr	r3, [pc, #324]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1f0      	bne.n	8002efa <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f18:	4b4e      	ldr	r3, [pc, #312]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002f1a:	68da      	ldr	r2, [r3, #12]
 8002f1c:	4b4e      	ldr	r3, [pc, #312]	; (8003058 <HAL_RCC_OscConfig+0x830>)
 8002f1e:	4013      	ands	r3, r2
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f28:	3a01      	subs	r2, #1
 8002f2a:	0112      	lsls	r2, r2, #4
 8002f2c:	4311      	orrs	r1, r2
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f32:	0212      	lsls	r2, r2, #8
 8002f34:	4311      	orrs	r1, r2
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f3a:	0852      	lsrs	r2, r2, #1
 8002f3c:	3a01      	subs	r2, #1
 8002f3e:	0552      	lsls	r2, r2, #21
 8002f40:	4311      	orrs	r1, r2
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f46:	0852      	lsrs	r2, r2, #1
 8002f48:	3a01      	subs	r2, #1
 8002f4a:	0652      	lsls	r2, r2, #25
 8002f4c:	4311      	orrs	r1, r2
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f52:	06d2      	lsls	r2, r2, #27
 8002f54:	430a      	orrs	r2, r1
 8002f56:	493f      	ldr	r1, [pc, #252]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f5c:	4b3d      	ldr	r3, [pc, #244]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a3c      	ldr	r2, [pc, #240]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002f62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f66:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f68:	4b3a      	ldr	r3, [pc, #232]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	4a39      	ldr	r2, [pc, #228]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002f6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f72:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f74:	f7ff f8a2 	bl	80020bc <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f7c:	f7ff f89e 	bl	80020bc <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e067      	b.n	800305e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f8e:	4b31      	ldr	r3, [pc, #196]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f9a:	e05f      	b.n	800305c <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e05e      	b.n	800305e <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fa0:	4b2c      	ldr	r3, [pc, #176]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d157      	bne.n	800305c <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002fac:	4b29      	ldr	r3, [pc, #164]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a28      	ldr	r2, [pc, #160]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002fb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fb6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fb8:	4b26      	ldr	r3, [pc, #152]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	4a25      	ldr	r2, [pc, #148]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002fbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fc2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002fc4:	f7ff f87a 	bl	80020bc <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fcc:	f7ff f876 	bl	80020bc <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e03f      	b.n	800305e <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fde:	4b1d      	ldr	r3, [pc, #116]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0x7a4>
 8002fea:	e037      	b.n	800305c <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	2b0c      	cmp	r3, #12
 8002ff0:	d02d      	beq.n	800304e <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ff2:	4b18      	ldr	r3, [pc, #96]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a17      	ldr	r2, [pc, #92]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8002ff8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ffc:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ffe:	4b15      	ldr	r3, [pc, #84]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d105      	bne.n	8003016 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800300a:	4b12      	ldr	r3, [pc, #72]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	4a11      	ldr	r2, [pc, #68]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8003010:	f023 0303 	bic.w	r3, r3, #3
 8003014:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003016:	4b0f      	ldr	r3, [pc, #60]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	4a0e      	ldr	r2, [pc, #56]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 800301c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003020:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003024:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003026:	f7ff f849 	bl	80020bc <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800302c:	e008      	b.n	8003040 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302e:	f7ff f845 	bl	80020bc <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e00e      	b.n	800305e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003040:	4b04      	ldr	r3, [pc, #16]	; (8003054 <HAL_RCC_OscConfig+0x82c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1f0      	bne.n	800302e <HAL_RCC_OscConfig+0x806>
 800304c:	e006      	b.n	800305c <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e005      	b.n	800305e <HAL_RCC_OscConfig+0x836>
 8003052:	bf00      	nop
 8003054:	40021000 	.word	0x40021000
 8003058:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3720      	adds	r7, #32
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop

08003068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e0c8      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800307c:	4b66      	ldr	r3, [pc, #408]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0307 	and.w	r3, r3, #7
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	429a      	cmp	r2, r3
 8003088:	d910      	bls.n	80030ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800308a:	4b63      	ldr	r3, [pc, #396]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f023 0207 	bic.w	r2, r3, #7
 8003092:	4961      	ldr	r1, [pc, #388]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	4313      	orrs	r3, r2
 8003098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800309a:	4b5f      	ldr	r3, [pc, #380]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d001      	beq.n	80030ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e0b0      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d04c      	beq.n	8003152 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	2b03      	cmp	r3, #3
 80030be:	d107      	bne.n	80030d0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030c0:	4b56      	ldr	r3, [pc, #344]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d121      	bne.n	8003110 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e09e      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d107      	bne.n	80030e8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030d8:	4b50      	ldr	r3, [pc, #320]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d115      	bne.n	8003110 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e092      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d107      	bne.n	8003100 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030f0:	4b4a      	ldr	r3, [pc, #296]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d109      	bne.n	8003110 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e086      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003100:	4b46      	ldr	r3, [pc, #280]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e07e      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003110:	4b42      	ldr	r3, [pc, #264]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f023 0203 	bic.w	r2, r3, #3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	493f      	ldr	r1, [pc, #252]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 800311e:	4313      	orrs	r3, r2
 8003120:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003122:	f7fe ffcb 	bl	80020bc <HAL_GetTick>
 8003126:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003128:	e00a      	b.n	8003140 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800312a:	f7fe ffc7 	bl	80020bc <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	f241 3288 	movw	r2, #5000	; 0x1388
 8003138:	4293      	cmp	r3, r2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e066      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003140:	4b36      	ldr	r3, [pc, #216]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f003 020c 	and.w	r2, r3, #12
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	429a      	cmp	r2, r3
 8003150:	d1eb      	bne.n	800312a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d008      	beq.n	8003170 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800315e:	4b2f      	ldr	r3, [pc, #188]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	492c      	ldr	r1, [pc, #176]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 800316c:	4313      	orrs	r3, r2
 800316e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003170:	4b29      	ldr	r3, [pc, #164]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	429a      	cmp	r2, r3
 800317c:	d210      	bcs.n	80031a0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317e:	4b26      	ldr	r3, [pc, #152]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 0207 	bic.w	r2, r3, #7
 8003186:	4924      	ldr	r1, [pc, #144]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b22      	ldr	r3, [pc, #136]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e036      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031ac:	4b1b      	ldr	r3, [pc, #108]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4918      	ldr	r1, [pc, #96]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0308 	and.w	r3, r3, #8
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d009      	beq.n	80031de <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ca:	4b14      	ldr	r3, [pc, #80]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4910      	ldr	r1, [pc, #64]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031de:	f000 f825 	bl	800322c <HAL_RCC_GetSysClockFreq>
 80031e2:	4602      	mov	r2, r0
 80031e4:	4b0d      	ldr	r3, [pc, #52]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	490c      	ldr	r1, [pc, #48]	; (8003220 <HAL_RCC_ClockConfig+0x1b8>)
 80031f0:	5ccb      	ldrb	r3, [r1, r3]
 80031f2:	f003 031f 	and.w	r3, r3, #31
 80031f6:	fa22 f303 	lsr.w	r3, r2, r3
 80031fa:	4a0a      	ldr	r2, [pc, #40]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80031fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031fe:	4b0a      	ldr	r3, [pc, #40]	; (8003228 <HAL_RCC_ClockConfig+0x1c0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4618      	mov	r0, r3
 8003204:	f7fe ff0a 	bl	800201c <HAL_InitTick>
 8003208:	4603      	mov	r3, r0
 800320a:	72fb      	strb	r3, [r7, #11]

  return status;
 800320c:	7afb      	ldrb	r3, [r7, #11]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40022000 	.word	0x40022000
 800321c:	40021000 	.word	0x40021000
 8003220:	08009474 	.word	0x08009474
 8003224:	20000188 	.word	0x20000188
 8003228:	2000018c 	.word	0x2000018c

0800322c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800322c:	b480      	push	{r7}
 800322e:	b089      	sub	sp, #36	; 0x24
 8003230:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
 8003236:	2300      	movs	r3, #0
 8003238:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800323a:	4b3e      	ldr	r3, [pc, #248]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 030c 	and.w	r3, r3, #12
 8003242:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003244:	4b3b      	ldr	r3, [pc, #236]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	f003 0303 	and.w	r3, r3, #3
 800324c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d005      	beq.n	8003260 <HAL_RCC_GetSysClockFreq+0x34>
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	2b0c      	cmp	r3, #12
 8003258:	d121      	bne.n	800329e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d11e      	bne.n	800329e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003260:	4b34      	ldr	r3, [pc, #208]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0308 	and.w	r3, r3, #8
 8003268:	2b00      	cmp	r3, #0
 800326a:	d107      	bne.n	800327c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800326c:	4b31      	ldr	r3, [pc, #196]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 800326e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003272:	0a1b      	lsrs	r3, r3, #8
 8003274:	f003 030f 	and.w	r3, r3, #15
 8003278:	61fb      	str	r3, [r7, #28]
 800327a:	e005      	b.n	8003288 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800327c:	4b2d      	ldr	r3, [pc, #180]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	091b      	lsrs	r3, r3, #4
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003288:	4a2b      	ldr	r2, [pc, #172]	; (8003338 <HAL_RCC_GetSysClockFreq+0x10c>)
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003290:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10d      	bne.n	80032b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800329c:	e00a      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	2b04      	cmp	r3, #4
 80032a2:	d102      	bne.n	80032aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032a4:	4b25      	ldr	r3, [pc, #148]	; (800333c <HAL_RCC_GetSysClockFreq+0x110>)
 80032a6:	61bb      	str	r3, [r7, #24]
 80032a8:	e004      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d101      	bne.n	80032b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032b0:	4b23      	ldr	r3, [pc, #140]	; (8003340 <HAL_RCC_GetSysClockFreq+0x114>)
 80032b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	2b0c      	cmp	r3, #12
 80032b8:	d134      	bne.n	8003324 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032ba:	4b1e      	ldr	r3, [pc, #120]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d003      	beq.n	80032d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	2b03      	cmp	r3, #3
 80032ce:	d003      	beq.n	80032d8 <HAL_RCC_GetSysClockFreq+0xac>
 80032d0:	e005      	b.n	80032de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80032d2:	4b1a      	ldr	r3, [pc, #104]	; (800333c <HAL_RCC_GetSysClockFreq+0x110>)
 80032d4:	617b      	str	r3, [r7, #20]
      break;
 80032d6:	e005      	b.n	80032e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80032d8:	4b19      	ldr	r3, [pc, #100]	; (8003340 <HAL_RCC_GetSysClockFreq+0x114>)
 80032da:	617b      	str	r3, [r7, #20]
      break;
 80032dc:	e002      	b.n	80032e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	617b      	str	r3, [r7, #20]
      break;
 80032e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032e4:	4b13      	ldr	r3, [pc, #76]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	091b      	lsrs	r3, r3, #4
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	3301      	adds	r3, #1
 80032f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032f2:	4b10      	ldr	r3, [pc, #64]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	0a1b      	lsrs	r3, r3, #8
 80032f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032fc:	697a      	ldr	r2, [r7, #20]
 80032fe:	fb02 f203 	mul.w	r2, r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800330a:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	0e5b      	lsrs	r3, r3, #25
 8003310:	f003 0303 	and.w	r3, r3, #3
 8003314:	3301      	adds	r3, #1
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003322:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003324:	69bb      	ldr	r3, [r7, #24]
}
 8003326:	4618      	mov	r0, r3
 8003328:	3724      	adds	r7, #36	; 0x24
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	40021000 	.word	0x40021000
 8003338:	0800948c 	.word	0x0800948c
 800333c:	00f42400 	.word	0x00f42400
 8003340:	007a1200 	.word	0x007a1200

08003344 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003348:	4b03      	ldr	r3, [pc, #12]	; (8003358 <HAL_RCC_GetHCLKFreq+0x14>)
 800334a:	681b      	ldr	r3, [r3, #0]
}
 800334c:	4618      	mov	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	20000188 	.word	0x20000188

0800335c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003360:	f7ff fff0 	bl	8003344 <HAL_RCC_GetHCLKFreq>
 8003364:	4602      	mov	r2, r0
 8003366:	4b06      	ldr	r3, [pc, #24]	; (8003380 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	0a1b      	lsrs	r3, r3, #8
 800336c:	f003 0307 	and.w	r3, r3, #7
 8003370:	4904      	ldr	r1, [pc, #16]	; (8003384 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003372:	5ccb      	ldrb	r3, [r1, r3]
 8003374:	f003 031f 	and.w	r3, r3, #31
 8003378:	fa22 f303 	lsr.w	r3, r2, r3
}
 800337c:	4618      	mov	r0, r3
 800337e:	bd80      	pop	{r7, pc}
 8003380:	40021000 	.word	0x40021000
 8003384:	08009484 	.word	0x08009484

08003388 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800338c:	f7ff ffda 	bl	8003344 <HAL_RCC_GetHCLKFreq>
 8003390:	4602      	mov	r2, r0
 8003392:	4b06      	ldr	r3, [pc, #24]	; (80033ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	0adb      	lsrs	r3, r3, #11
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	4904      	ldr	r1, [pc, #16]	; (80033b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800339e:	5ccb      	ldrb	r3, [r1, r3]
 80033a0:	f003 031f 	and.w	r3, r3, #31
 80033a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000
 80033b0:	08009484 	.word	0x08009484

080033b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80033bc:	2300      	movs	r3, #0
 80033be:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80033c0:	4b2a      	ldr	r3, [pc, #168]	; (800346c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d003      	beq.n	80033d4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80033cc:	f7ff f9c8 	bl	8002760 <HAL_PWREx_GetVoltageRange>
 80033d0:	6178      	str	r0, [r7, #20]
 80033d2:	e014      	b.n	80033fe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80033d4:	4b25      	ldr	r3, [pc, #148]	; (800346c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d8:	4a24      	ldr	r2, [pc, #144]	; (800346c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033de:	6593      	str	r3, [r2, #88]	; 0x58
 80033e0:	4b22      	ldr	r3, [pc, #136]	; (800346c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80033ec:	f7ff f9b8 	bl	8002760 <HAL_PWREx_GetVoltageRange>
 80033f0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80033f2:	4b1e      	ldr	r3, [pc, #120]	; (800346c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f6:	4a1d      	ldr	r2, [pc, #116]	; (800346c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033fc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003404:	d10b      	bne.n	800341e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b80      	cmp	r3, #128	; 0x80
 800340a:	d919      	bls.n	8003440 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2ba0      	cmp	r3, #160	; 0xa0
 8003410:	d902      	bls.n	8003418 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003412:	2302      	movs	r3, #2
 8003414:	613b      	str	r3, [r7, #16]
 8003416:	e013      	b.n	8003440 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003418:	2301      	movs	r3, #1
 800341a:	613b      	str	r3, [r7, #16]
 800341c:	e010      	b.n	8003440 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b80      	cmp	r3, #128	; 0x80
 8003422:	d902      	bls.n	800342a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003424:	2303      	movs	r3, #3
 8003426:	613b      	str	r3, [r7, #16]
 8003428:	e00a      	b.n	8003440 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2b80      	cmp	r3, #128	; 0x80
 800342e:	d102      	bne.n	8003436 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003430:	2302      	movs	r3, #2
 8003432:	613b      	str	r3, [r7, #16]
 8003434:	e004      	b.n	8003440 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b70      	cmp	r3, #112	; 0x70
 800343a:	d101      	bne.n	8003440 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800343c:	2301      	movs	r3, #1
 800343e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003440:	4b0b      	ldr	r3, [pc, #44]	; (8003470 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f023 0207 	bic.w	r2, r3, #7
 8003448:	4909      	ldr	r1, [pc, #36]	; (8003470 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	4313      	orrs	r3, r2
 800344e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003450:	4b07      	ldr	r3, [pc, #28]	; (8003470 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0307 	and.w	r3, r3, #7
 8003458:	693a      	ldr	r2, [r7, #16]
 800345a:	429a      	cmp	r2, r3
 800345c:	d001      	beq.n	8003462 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e000      	b.n	8003464 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	40021000 	.word	0x40021000
 8003470:	40022000 	.word	0x40022000

08003474 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b086      	sub	sp, #24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800347c:	2300      	movs	r3, #0
 800347e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003480:	2300      	movs	r3, #0
 8003482:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800348c:	2b00      	cmp	r3, #0
 800348e:	d031      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003494:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003498:	d01a      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800349a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800349e:	d814      	bhi.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x56>
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d009      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80034a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80034a8:	d10f      	bne.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80034aa:	4b5d      	ldr	r3, [pc, #372]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	4a5c      	ldr	r2, [pc, #368]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034b6:	e00c      	b.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	3304      	adds	r3, #4
 80034bc:	2100      	movs	r1, #0
 80034be:	4618      	mov	r0, r3
 80034c0:	f000 fa1e 	bl	8003900 <RCCEx_PLLSAI1_Config>
 80034c4:	4603      	mov	r3, r0
 80034c6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034c8:	e003      	b.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	74fb      	strb	r3, [r7, #19]
      break;
 80034ce:	e000      	b.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80034d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034d2:	7cfb      	ldrb	r3, [r7, #19]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10b      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034d8:	4b51      	ldr	r3, [pc, #324]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e6:	494e      	ldr	r1, [pc, #312]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80034ee:	e001      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034f0:	7cfb      	ldrb	r3, [r7, #19]
 80034f2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 809e 	beq.w	800363e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003502:	2300      	movs	r3, #0
 8003504:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003506:	4b46      	ldr	r3, [pc, #280]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003512:	2301      	movs	r3, #1
 8003514:	e000      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003516:	2300      	movs	r3, #0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00d      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800351c:	4b40      	ldr	r3, [pc, #256]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800351e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003520:	4a3f      	ldr	r2, [pc, #252]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003522:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003526:	6593      	str	r3, [r2, #88]	; 0x58
 8003528:	4b3d      	ldr	r3, [pc, #244]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800352a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003530:	60bb      	str	r3, [r7, #8]
 8003532:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003534:	2301      	movs	r3, #1
 8003536:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003538:	4b3a      	ldr	r3, [pc, #232]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a39      	ldr	r2, [pc, #228]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800353e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003542:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003544:	f7fe fdba 	bl	80020bc <HAL_GetTick>
 8003548:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800354a:	e009      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800354c:	f7fe fdb6 	bl	80020bc <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d902      	bls.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	74fb      	strb	r3, [r7, #19]
        break;
 800355e:	e005      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003560:	4b30      	ldr	r3, [pc, #192]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003568:	2b00      	cmp	r3, #0
 800356a:	d0ef      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800356c:	7cfb      	ldrb	r3, [r7, #19]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d15a      	bne.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003572:	4b2b      	ldr	r3, [pc, #172]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003578:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800357c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d01e      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	429a      	cmp	r2, r3
 800358c:	d019      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800358e:	4b24      	ldr	r3, [pc, #144]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003598:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800359a:	4b21      	ldr	r3, [pc, #132]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800359c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035a0:	4a1f      	ldr	r2, [pc, #124]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035aa:	4b1d      	ldr	r3, [pc, #116]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b0:	4a1b      	ldr	r2, [pc, #108]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035ba:	4a19      	ldr	r2, [pc, #100]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d016      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035cc:	f7fe fd76 	bl	80020bc <HAL_GetTick>
 80035d0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035d2:	e00b      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035d4:	f7fe fd72 	bl	80020bc <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	f241 3288 	movw	r2, #5000	; 0x1388
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d902      	bls.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	74fb      	strb	r3, [r7, #19]
            break;
 80035ea:	e006      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ec:	4b0c      	ldr	r3, [pc, #48]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d0ec      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80035fa:	7cfb      	ldrb	r3, [r7, #19]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10b      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003600:	4b07      	ldr	r3, [pc, #28]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003602:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003606:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800360e:	4904      	ldr	r1, [pc, #16]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003616:	e009      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003618:	7cfb      	ldrb	r3, [r7, #19]
 800361a:	74bb      	strb	r3, [r7, #18]
 800361c:	e006      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800361e:	bf00      	nop
 8003620:	40021000 	.word	0x40021000
 8003624:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003628:	7cfb      	ldrb	r3, [r7, #19]
 800362a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800362c:	7c7b      	ldrb	r3, [r7, #17]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d105      	bne.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003632:	4bb2      	ldr	r3, [pc, #712]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003636:	4ab1      	ldr	r2, [pc, #708]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003638:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800363c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00a      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800364a:	4bac      	ldr	r3, [pc, #688]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800364c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003650:	f023 0203 	bic.w	r2, r3, #3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	49a8      	ldr	r1, [pc, #672]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800365a:	4313      	orrs	r3, r2
 800365c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00a      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800366c:	4ba3      	ldr	r3, [pc, #652]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800366e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003672:	f023 020c 	bic.w	r2, r3, #12
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	49a0      	ldr	r1, [pc, #640]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800367c:	4313      	orrs	r3, r2
 800367e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0304 	and.w	r3, r3, #4
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00a      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800368e:	4b9b      	ldr	r3, [pc, #620]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003690:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003694:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369c:	4997      	ldr	r1, [pc, #604]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0320 	and.w	r3, r3, #32
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00a      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036b0:	4b92      	ldr	r3, [pc, #584]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036be:	498f      	ldr	r1, [pc, #572]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00a      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036d2:	4b8a      	ldr	r3, [pc, #552]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036e0:	4986      	ldr	r1, [pc, #536]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00a      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036f4:	4b81      	ldr	r3, [pc, #516]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	497e      	ldr	r1, [pc, #504]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003704:	4313      	orrs	r3, r2
 8003706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00a      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003716:	4b79      	ldr	r3, [pc, #484]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003724:	4975      	ldr	r1, [pc, #468]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003726:	4313      	orrs	r3, r2
 8003728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003734:	2b00      	cmp	r3, #0
 8003736:	d00a      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003738:	4b70      	ldr	r3, [pc, #448]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800373a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800373e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003746:	496d      	ldr	r1, [pc, #436]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003748:	4313      	orrs	r3, r2
 800374a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00a      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800375a:	4b68      	ldr	r3, [pc, #416]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800375c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003760:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003768:	4964      	ldr	r1, [pc, #400]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800376a:	4313      	orrs	r3, r2
 800376c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d028      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800377c:	4b5f      	ldr	r3, [pc, #380]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800377e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003782:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800378a:	495c      	ldr	r1, [pc, #368]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800378c:	4313      	orrs	r3, r2
 800378e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003796:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800379a:	d106      	bne.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800379c:	4b57      	ldr	r3, [pc, #348]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	4a56      	ldr	r2, [pc, #344]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037a6:	60d3      	str	r3, [r2, #12]
 80037a8:	e011      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037b2:	d10c      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	3304      	adds	r3, #4
 80037b8:	2101      	movs	r1, #1
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 f8a0 	bl	8003900 <RCCEx_PLLSAI1_Config>
 80037c0:	4603      	mov	r3, r0
 80037c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80037c4:	7cfb      	ldrb	r3, [r7, #19]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80037ca:	7cfb      	ldrb	r3, [r7, #19]
 80037cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d028      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037da:	4b48      	ldr	r3, [pc, #288]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e8:	4944      	ldr	r1, [pc, #272]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037f8:	d106      	bne.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037fa:	4b40      	ldr	r3, [pc, #256]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	4a3f      	ldr	r2, [pc, #252]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003800:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003804:	60d3      	str	r3, [r2, #12]
 8003806:	e011      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800380c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003810:	d10c      	bne.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	3304      	adds	r3, #4
 8003816:	2101      	movs	r1, #1
 8003818:	4618      	mov	r0, r3
 800381a:	f000 f871 	bl	8003900 <RCCEx_PLLSAI1_Config>
 800381e:	4603      	mov	r3, r0
 8003820:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003822:	7cfb      	ldrb	r3, [r7, #19]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d001      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8003828:	7cfb      	ldrb	r3, [r7, #19]
 800382a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d028      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003838:	4b30      	ldr	r3, [pc, #192]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800383a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800383e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003846:	492d      	ldr	r1, [pc, #180]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003852:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003856:	d106      	bne.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003858:	4b28      	ldr	r3, [pc, #160]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	4a27      	ldr	r2, [pc, #156]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800385e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003862:	60d3      	str	r3, [r2, #12]
 8003864:	e011      	b.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x416>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800386a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800386e:	d10c      	bne.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x416>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3304      	adds	r3, #4
 8003874:	2101      	movs	r1, #1
 8003876:	4618      	mov	r0, r3
 8003878:	f000 f842 	bl	8003900 <RCCEx_PLLSAI1_Config>
 800387c:	4603      	mov	r3, r0
 800387e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003880:	7cfb      	ldrb	r3, [r7, #19]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x416>
      {
        /* set overall return value */
        status = ret;
 8003886:	7cfb      	ldrb	r3, [r7, #19]
 8003888:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d01c      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003896:	4b19      	ldr	r3, [pc, #100]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800389c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a4:	4915      	ldr	r1, [pc, #84]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80038b4:	d10c      	bne.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	3304      	adds	r3, #4
 80038ba:	2102      	movs	r1, #2
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 f81f 	bl	8003900 <RCCEx_PLLSAI1_Config>
 80038c2:	4603      	mov	r3, r0
 80038c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038c6:	7cfb      	ldrb	r3, [r7, #19]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 80038cc:	7cfb      	ldrb	r3, [r7, #19]
 80038ce:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d00a      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80038dc:	4b07      	ldr	r3, [pc, #28]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038e2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ea:	4904      	ldr	r1, [pc, #16]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80038f2:	7cbb      	ldrb	r3, [r7, #18]
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3718      	adds	r7, #24
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40021000 	.word	0x40021000

08003900 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800390a:	2300      	movs	r3, #0
 800390c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800390e:	4b74      	ldr	r3, [pc, #464]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d018      	beq.n	800394c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800391a:	4b71      	ldr	r3, [pc, #452]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	f003 0203 	and.w	r2, r3, #3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	429a      	cmp	r2, r3
 8003928:	d10d      	bne.n	8003946 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
       ||
 800392e:	2b00      	cmp	r3, #0
 8003930:	d009      	beq.n	8003946 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003932:	4b6b      	ldr	r3, [pc, #428]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	091b      	lsrs	r3, r3, #4
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
       ||
 8003942:	429a      	cmp	r2, r3
 8003944:	d047      	beq.n	80039d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	73fb      	strb	r3, [r7, #15]
 800394a:	e044      	b.n	80039d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b03      	cmp	r3, #3
 8003952:	d018      	beq.n	8003986 <RCCEx_PLLSAI1_Config+0x86>
 8003954:	2b03      	cmp	r3, #3
 8003956:	d825      	bhi.n	80039a4 <RCCEx_PLLSAI1_Config+0xa4>
 8003958:	2b01      	cmp	r3, #1
 800395a:	d002      	beq.n	8003962 <RCCEx_PLLSAI1_Config+0x62>
 800395c:	2b02      	cmp	r3, #2
 800395e:	d009      	beq.n	8003974 <RCCEx_PLLSAI1_Config+0x74>
 8003960:	e020      	b.n	80039a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003962:	4b5f      	ldr	r3, [pc, #380]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d11d      	bne.n	80039aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003972:	e01a      	b.n	80039aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003974:	4b5a      	ldr	r3, [pc, #360]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800397c:	2b00      	cmp	r3, #0
 800397e:	d116      	bne.n	80039ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003984:	e013      	b.n	80039ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003986:	4b56      	ldr	r3, [pc, #344]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10f      	bne.n	80039b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003992:	4b53      	ldr	r3, [pc, #332]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d109      	bne.n	80039b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039a2:	e006      	b.n	80039b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	73fb      	strb	r3, [r7, #15]
      break;
 80039a8:	e004      	b.n	80039b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039aa:	bf00      	nop
 80039ac:	e002      	b.n	80039b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039ae:	bf00      	nop
 80039b0:	e000      	b.n	80039b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80039b4:	7bfb      	ldrb	r3, [r7, #15]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10d      	bne.n	80039d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80039ba:	4b49      	ldr	r3, [pc, #292]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6819      	ldr	r1, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	3b01      	subs	r3, #1
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	430b      	orrs	r3, r1
 80039d0:	4943      	ldr	r1, [pc, #268]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d17c      	bne.n	8003ad6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80039dc:	4b40      	ldr	r3, [pc, #256]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a3f      	ldr	r2, [pc, #252]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039e8:	f7fe fb68 	bl	80020bc <HAL_GetTick>
 80039ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039ee:	e009      	b.n	8003a04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039f0:	f7fe fb64 	bl	80020bc <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d902      	bls.n	8003a04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	73fb      	strb	r3, [r7, #15]
        break;
 8003a02:	e005      	b.n	8003a10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a04:	4b36      	ldr	r3, [pc, #216]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1ef      	bne.n	80039f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d15f      	bne.n	8003ad6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d110      	bne.n	8003a3e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a1c:	4b30      	ldr	r3, [pc, #192]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003a24:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	6892      	ldr	r2, [r2, #8]
 8003a2c:	0211      	lsls	r1, r2, #8
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	68d2      	ldr	r2, [r2, #12]
 8003a32:	06d2      	lsls	r2, r2, #27
 8003a34:	430a      	orrs	r2, r1
 8003a36:	492a      	ldr	r1, [pc, #168]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	610b      	str	r3, [r1, #16]
 8003a3c:	e027      	b.n	8003a8e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d112      	bne.n	8003a6a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a44:	4b26      	ldr	r3, [pc, #152]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003a4c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	6892      	ldr	r2, [r2, #8]
 8003a54:	0211      	lsls	r1, r2, #8
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	6912      	ldr	r2, [r2, #16]
 8003a5a:	0852      	lsrs	r2, r2, #1
 8003a5c:	3a01      	subs	r2, #1
 8003a5e:	0552      	lsls	r2, r2, #21
 8003a60:	430a      	orrs	r2, r1
 8003a62:	491f      	ldr	r1, [pc, #124]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	610b      	str	r3, [r1, #16]
 8003a68:	e011      	b.n	8003a8e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a6a:	4b1d      	ldr	r3, [pc, #116]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003a72:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6892      	ldr	r2, [r2, #8]
 8003a7a:	0211      	lsls	r1, r2, #8
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6952      	ldr	r2, [r2, #20]
 8003a80:	0852      	lsrs	r2, r2, #1
 8003a82:	3a01      	subs	r2, #1
 8003a84:	0652      	lsls	r2, r2, #25
 8003a86:	430a      	orrs	r2, r1
 8003a88:	4915      	ldr	r1, [pc, #84]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003a8e:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a13      	ldr	r2, [pc, #76]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a94:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a98:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a9a:	f7fe fb0f 	bl	80020bc <HAL_GetTick>
 8003a9e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003aa0:	e009      	b.n	8003ab6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003aa2:	f7fe fb0b 	bl	80020bc <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d902      	bls.n	8003ab6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	73fb      	strb	r3, [r7, #15]
          break;
 8003ab4:	e005      	b.n	8003ac2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ab6:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d0ef      	beq.n	8003aa2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003ac2:	7bfb      	ldrb	r3, [r7, #15]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d106      	bne.n	8003ad6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003ac8:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003aca:	691a      	ldr	r2, [r3, #16]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	4903      	ldr	r1, [pc, #12]	; (8003ae0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3710      	adds	r7, #16
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40021000 	.word	0x40021000

08003ae4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e049      	b.n	8003b8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d106      	bne.n	8003b10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f7fd fff6 	bl	8001afc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	3304      	adds	r3, #4
 8003b20:	4619      	mov	r1, r3
 8003b22:	4610      	mov	r0, r2
 8003b24:	f000 fbd2 	bl	80042cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3708      	adds	r7, #8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b082      	sub	sp, #8
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e049      	b.n	8003c38 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d106      	bne.n	8003bbe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 f841 	bl	8003c40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3304      	adds	r3, #4
 8003bce:	4619      	mov	r1, r3
 8003bd0:	4610      	mov	r0, r2
 8003bd2:	f000 fb7b 	bl	80042cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2201      	movs	r2, #1
 8003bea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3708      	adds	r7, #8
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d109      	bne.n	8003c78 <HAL_TIM_PWM_Start+0x24>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	bf14      	ite	ne
 8003c70:	2301      	movne	r3, #1
 8003c72:	2300      	moveq	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	e03c      	b.n	8003cf2 <HAL_TIM_PWM_Start+0x9e>
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	d109      	bne.n	8003c92 <HAL_TIM_PWM_Start+0x3e>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	bf14      	ite	ne
 8003c8a:	2301      	movne	r3, #1
 8003c8c:	2300      	moveq	r3, #0
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	e02f      	b.n	8003cf2 <HAL_TIM_PWM_Start+0x9e>
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	d109      	bne.n	8003cac <HAL_TIM_PWM_Start+0x58>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	bf14      	ite	ne
 8003ca4:	2301      	movne	r3, #1
 8003ca6:	2300      	moveq	r3, #0
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	e022      	b.n	8003cf2 <HAL_TIM_PWM_Start+0x9e>
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	2b0c      	cmp	r3, #12
 8003cb0:	d109      	bne.n	8003cc6 <HAL_TIM_PWM_Start+0x72>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	bf14      	ite	ne
 8003cbe:	2301      	movne	r3, #1
 8003cc0:	2300      	moveq	r3, #0
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	e015      	b.n	8003cf2 <HAL_TIM_PWM_Start+0x9e>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b10      	cmp	r3, #16
 8003cca:	d109      	bne.n	8003ce0 <HAL_TIM_PWM_Start+0x8c>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	bf14      	ite	ne
 8003cd8:	2301      	movne	r3, #1
 8003cda:	2300      	moveq	r3, #0
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	e008      	b.n	8003cf2 <HAL_TIM_PWM_Start+0x9e>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	bf14      	ite	ne
 8003cec:	2301      	movne	r3, #1
 8003cee:	2300      	moveq	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e07e      	b.n	8003df8 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d104      	bne.n	8003d0a <HAL_TIM_PWM_Start+0xb6>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2202      	movs	r2, #2
 8003d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d08:	e023      	b.n	8003d52 <HAL_TIM_PWM_Start+0xfe>
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b04      	cmp	r3, #4
 8003d0e:	d104      	bne.n	8003d1a <HAL_TIM_PWM_Start+0xc6>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2202      	movs	r2, #2
 8003d14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d18:	e01b      	b.n	8003d52 <HAL_TIM_PWM_Start+0xfe>
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	2b08      	cmp	r3, #8
 8003d1e:	d104      	bne.n	8003d2a <HAL_TIM_PWM_Start+0xd6>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2202      	movs	r2, #2
 8003d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d28:	e013      	b.n	8003d52 <HAL_TIM_PWM_Start+0xfe>
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	2b0c      	cmp	r3, #12
 8003d2e:	d104      	bne.n	8003d3a <HAL_TIM_PWM_Start+0xe6>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2202      	movs	r2, #2
 8003d34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d38:	e00b      	b.n	8003d52 <HAL_TIM_PWM_Start+0xfe>
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	2b10      	cmp	r3, #16
 8003d3e:	d104      	bne.n	8003d4a <HAL_TIM_PWM_Start+0xf6>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2202      	movs	r2, #2
 8003d44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d48:	e003      	b.n	8003d52 <HAL_TIM_PWM_Start+0xfe>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2201      	movs	r2, #1
 8003d58:	6839      	ldr	r1, [r7, #0]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f000 fe32 	bl	80049c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a26      	ldr	r2, [pc, #152]	; (8003e00 <HAL_TIM_PWM_Start+0x1ac>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d009      	beq.n	8003d7e <HAL_TIM_PWM_Start+0x12a>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a25      	ldr	r2, [pc, #148]	; (8003e04 <HAL_TIM_PWM_Start+0x1b0>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d004      	beq.n	8003d7e <HAL_TIM_PWM_Start+0x12a>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a23      	ldr	r2, [pc, #140]	; (8003e08 <HAL_TIM_PWM_Start+0x1b4>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d101      	bne.n	8003d82 <HAL_TIM_PWM_Start+0x12e>
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e000      	b.n	8003d84 <HAL_TIM_PWM_Start+0x130>
 8003d82:	2300      	movs	r3, #0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d007      	beq.n	8003d98 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d96:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a18      	ldr	r2, [pc, #96]	; (8003e00 <HAL_TIM_PWM_Start+0x1ac>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d009      	beq.n	8003db6 <HAL_TIM_PWM_Start+0x162>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003daa:	d004      	beq.n	8003db6 <HAL_TIM_PWM_Start+0x162>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a14      	ldr	r2, [pc, #80]	; (8003e04 <HAL_TIM_PWM_Start+0x1b0>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d115      	bne.n	8003de2 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	4b13      	ldr	r3, [pc, #76]	; (8003e0c <HAL_TIM_PWM_Start+0x1b8>)
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2b06      	cmp	r3, #6
 8003dc6:	d015      	beq.n	8003df4 <HAL_TIM_PWM_Start+0x1a0>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dce:	d011      	beq.n	8003df4 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f042 0201 	orr.w	r2, r2, #1
 8003dde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003de0:	e008      	b.n	8003df4 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f042 0201 	orr.w	r2, r2, #1
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	e000      	b.n	8003df6 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003df4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40012c00 	.word	0x40012c00
 8003e04:	40014000 	.word	0x40014000
 8003e08:	40014400 	.word	0x40014400
 8003e0c:	00010007 	.word	0x00010007

08003e10 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	6839      	ldr	r1, [r7, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 fdce 	bl	80049c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a39      	ldr	r2, [pc, #228]	; (8003f14 <HAL_TIM_PWM_Stop+0x104>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d009      	beq.n	8003e46 <HAL_TIM_PWM_Stop+0x36>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a38      	ldr	r2, [pc, #224]	; (8003f18 <HAL_TIM_PWM_Stop+0x108>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d004      	beq.n	8003e46 <HAL_TIM_PWM_Stop+0x36>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a36      	ldr	r2, [pc, #216]	; (8003f1c <HAL_TIM_PWM_Stop+0x10c>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d101      	bne.n	8003e4a <HAL_TIM_PWM_Stop+0x3a>
 8003e46:	2301      	movs	r3, #1
 8003e48:	e000      	b.n	8003e4c <HAL_TIM_PWM_Stop+0x3c>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d017      	beq.n	8003e80 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	6a1a      	ldr	r2, [r3, #32]
 8003e56:	f241 1311 	movw	r3, #4369	; 0x1111
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10f      	bne.n	8003e80 <HAL_TIM_PWM_Stop+0x70>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	6a1a      	ldr	r2, [r3, #32]
 8003e66:	f240 4344 	movw	r3, #1092	; 0x444
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d107      	bne.n	8003e80 <HAL_TIM_PWM_Stop+0x70>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e7e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	6a1a      	ldr	r2, [r3, #32]
 8003e86:	f241 1311 	movw	r3, #4369	; 0x1111
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10f      	bne.n	8003eb0 <HAL_TIM_PWM_Stop+0xa0>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6a1a      	ldr	r2, [r3, #32]
 8003e96:	f240 4344 	movw	r3, #1092	; 0x444
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d107      	bne.n	8003eb0 <HAL_TIM_PWM_Stop+0xa0>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0201 	bic.w	r2, r2, #1
 8003eae:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d104      	bne.n	8003ec0 <HAL_TIM_PWM_Stop+0xb0>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ebe:	e023      	b.n	8003f08 <HAL_TIM_PWM_Stop+0xf8>
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d104      	bne.n	8003ed0 <HAL_TIM_PWM_Stop+0xc0>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ece:	e01b      	b.n	8003f08 <HAL_TIM_PWM_Stop+0xf8>
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	2b08      	cmp	r3, #8
 8003ed4:	d104      	bne.n	8003ee0 <HAL_TIM_PWM_Stop+0xd0>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ede:	e013      	b.n	8003f08 <HAL_TIM_PWM_Stop+0xf8>
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	2b0c      	cmp	r3, #12
 8003ee4:	d104      	bne.n	8003ef0 <HAL_TIM_PWM_Stop+0xe0>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003eee:	e00b      	b.n	8003f08 <HAL_TIM_PWM_Stop+0xf8>
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	2b10      	cmp	r3, #16
 8003ef4:	d104      	bne.n	8003f00 <HAL_TIM_PWM_Stop+0xf0>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003efe:	e003      	b.n	8003f08 <HAL_TIM_PWM_Stop+0xf8>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	40012c00 	.word	0x40012c00
 8003f18:	40014000 	.word	0x40014000
 8003f1c:	40014400 	.word	0x40014400

08003f20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d101      	bne.n	8003f3a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003f36:	2302      	movs	r3, #2
 8003f38:	e0fd      	b.n	8004136 <HAL_TIM_PWM_ConfigChannel+0x216>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2b14      	cmp	r3, #20
 8003f46:	f200 80f0 	bhi.w	800412a <HAL_TIM_PWM_ConfigChannel+0x20a>
 8003f4a:	a201      	add	r2, pc, #4	; (adr r2, 8003f50 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f50:	08003fa5 	.word	0x08003fa5
 8003f54:	0800412b 	.word	0x0800412b
 8003f58:	0800412b 	.word	0x0800412b
 8003f5c:	0800412b 	.word	0x0800412b
 8003f60:	08003fe5 	.word	0x08003fe5
 8003f64:	0800412b 	.word	0x0800412b
 8003f68:	0800412b 	.word	0x0800412b
 8003f6c:	0800412b 	.word	0x0800412b
 8003f70:	08004027 	.word	0x08004027
 8003f74:	0800412b 	.word	0x0800412b
 8003f78:	0800412b 	.word	0x0800412b
 8003f7c:	0800412b 	.word	0x0800412b
 8003f80:	08004067 	.word	0x08004067
 8003f84:	0800412b 	.word	0x0800412b
 8003f88:	0800412b 	.word	0x0800412b
 8003f8c:	0800412b 	.word	0x0800412b
 8003f90:	080040a9 	.word	0x080040a9
 8003f94:	0800412b 	.word	0x0800412b
 8003f98:	0800412b 	.word	0x0800412b
 8003f9c:	0800412b 	.word	0x0800412b
 8003fa0:	080040e9 	.word	0x080040e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68b9      	ldr	r1, [r7, #8]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 f9f2 	bl	8004394 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699a      	ldr	r2, [r3, #24]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 0208 	orr.w	r2, r2, #8
 8003fbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699a      	ldr	r2, [r3, #24]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0204 	bic.w	r2, r2, #4
 8003fce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6999      	ldr	r1, [r3, #24]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	691a      	ldr	r2, [r3, #16]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	619a      	str	r2, [r3, #24]
      break;
 8003fe2:	e0a3      	b.n	800412c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 fa4e 	bl	800448c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	699a      	ldr	r2, [r3, #24]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ffe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	699a      	ldr	r2, [r3, #24]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800400e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6999      	ldr	r1, [r3, #24]
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	021a      	lsls	r2, r3, #8
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	619a      	str	r2, [r3, #24]
      break;
 8004024:	e082      	b.n	800412c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68b9      	ldr	r1, [r7, #8]
 800402c:	4618      	mov	r0, r3
 800402e:	f000 faa7 	bl	8004580 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	69da      	ldr	r2, [r3, #28]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f042 0208 	orr.w	r2, r2, #8
 8004040:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	69da      	ldr	r2, [r3, #28]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 0204 	bic.w	r2, r2, #4
 8004050:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	69d9      	ldr	r1, [r3, #28]
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	691a      	ldr	r2, [r3, #16]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	430a      	orrs	r2, r1
 8004062:	61da      	str	r2, [r3, #28]
      break;
 8004064:	e062      	b.n	800412c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68b9      	ldr	r1, [r7, #8]
 800406c:	4618      	mov	r0, r3
 800406e:	f000 faff 	bl	8004670 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	69da      	ldr	r2, [r3, #28]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004080:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	69da      	ldr	r2, [r3, #28]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004090:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	69d9      	ldr	r1, [r3, #28]
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	691b      	ldr	r3, [r3, #16]
 800409c:	021a      	lsls	r2, r3, #8
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	61da      	str	r2, [r3, #28]
      break;
 80040a6:	e041      	b.n	800412c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68b9      	ldr	r1, [r7, #8]
 80040ae:	4618      	mov	r0, r3
 80040b0:	f000 fb3c 	bl	800472c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f042 0208 	orr.w	r2, r2, #8
 80040c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 0204 	bic.w	r2, r2, #4
 80040d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	691a      	ldr	r2, [r3, #16]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80040e6:	e021      	b.n	800412c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68b9      	ldr	r1, [r7, #8]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f000 fb74 	bl	80047dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004102:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004112:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	021a      	lsls	r2, r3, #8
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004128:	e000      	b.n	800412c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800412a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop

08004140 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004150:	2b01      	cmp	r3, #1
 8004152:	d101      	bne.n	8004158 <HAL_TIM_ConfigClockSource+0x18>
 8004154:	2302      	movs	r3, #2
 8004156:	e0b5      	b.n	80042c4 <HAL_TIM_ConfigClockSource+0x184>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2202      	movs	r2, #2
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004176:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800417a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004182:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004194:	d03e      	beq.n	8004214 <HAL_TIM_ConfigClockSource+0xd4>
 8004196:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800419a:	f200 8087 	bhi.w	80042ac <HAL_TIM_ConfigClockSource+0x16c>
 800419e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041a2:	f000 8085 	beq.w	80042b0 <HAL_TIM_ConfigClockSource+0x170>
 80041a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041aa:	d87f      	bhi.n	80042ac <HAL_TIM_ConfigClockSource+0x16c>
 80041ac:	2b70      	cmp	r3, #112	; 0x70
 80041ae:	d01a      	beq.n	80041e6 <HAL_TIM_ConfigClockSource+0xa6>
 80041b0:	2b70      	cmp	r3, #112	; 0x70
 80041b2:	d87b      	bhi.n	80042ac <HAL_TIM_ConfigClockSource+0x16c>
 80041b4:	2b60      	cmp	r3, #96	; 0x60
 80041b6:	d050      	beq.n	800425a <HAL_TIM_ConfigClockSource+0x11a>
 80041b8:	2b60      	cmp	r3, #96	; 0x60
 80041ba:	d877      	bhi.n	80042ac <HAL_TIM_ConfigClockSource+0x16c>
 80041bc:	2b50      	cmp	r3, #80	; 0x50
 80041be:	d03c      	beq.n	800423a <HAL_TIM_ConfigClockSource+0xfa>
 80041c0:	2b50      	cmp	r3, #80	; 0x50
 80041c2:	d873      	bhi.n	80042ac <HAL_TIM_ConfigClockSource+0x16c>
 80041c4:	2b40      	cmp	r3, #64	; 0x40
 80041c6:	d058      	beq.n	800427a <HAL_TIM_ConfigClockSource+0x13a>
 80041c8:	2b40      	cmp	r3, #64	; 0x40
 80041ca:	d86f      	bhi.n	80042ac <HAL_TIM_ConfigClockSource+0x16c>
 80041cc:	2b30      	cmp	r3, #48	; 0x30
 80041ce:	d064      	beq.n	800429a <HAL_TIM_ConfigClockSource+0x15a>
 80041d0:	2b30      	cmp	r3, #48	; 0x30
 80041d2:	d86b      	bhi.n	80042ac <HAL_TIM_ConfigClockSource+0x16c>
 80041d4:	2b20      	cmp	r3, #32
 80041d6:	d060      	beq.n	800429a <HAL_TIM_ConfigClockSource+0x15a>
 80041d8:	2b20      	cmp	r3, #32
 80041da:	d867      	bhi.n	80042ac <HAL_TIM_ConfigClockSource+0x16c>
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d05c      	beq.n	800429a <HAL_TIM_ConfigClockSource+0x15a>
 80041e0:	2b10      	cmp	r3, #16
 80041e2:	d05a      	beq.n	800429a <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80041e4:	e062      	b.n	80042ac <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6818      	ldr	r0, [r3, #0]
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	6899      	ldr	r1, [r3, #8]
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	f000 fbc5 	bl	8004984 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004208:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	609a      	str	r2, [r3, #8]
      break;
 8004212:	e04e      	b.n	80042b2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6818      	ldr	r0, [r3, #0]
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	6899      	ldr	r1, [r3, #8]
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685a      	ldr	r2, [r3, #4]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f000 fbae 	bl	8004984 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	689a      	ldr	r2, [r3, #8]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004236:	609a      	str	r2, [r3, #8]
      break;
 8004238:	e03b      	b.n	80042b2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6818      	ldr	r0, [r3, #0]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	6859      	ldr	r1, [r3, #4]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	461a      	mov	r2, r3
 8004248:	f000 fb22 	bl	8004890 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2150      	movs	r1, #80	; 0x50
 8004252:	4618      	mov	r0, r3
 8004254:	f000 fb7b 	bl	800494e <TIM_ITRx_SetConfig>
      break;
 8004258:	e02b      	b.n	80042b2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6818      	ldr	r0, [r3, #0]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	6859      	ldr	r1, [r3, #4]
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	461a      	mov	r2, r3
 8004268:	f000 fb41 	bl	80048ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2160      	movs	r1, #96	; 0x60
 8004272:	4618      	mov	r0, r3
 8004274:	f000 fb6b 	bl	800494e <TIM_ITRx_SetConfig>
      break;
 8004278:	e01b      	b.n	80042b2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6818      	ldr	r0, [r3, #0]
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	6859      	ldr	r1, [r3, #4]
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	461a      	mov	r2, r3
 8004288:	f000 fb02 	bl	8004890 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2140      	movs	r1, #64	; 0x40
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fb5b 	bl	800494e <TIM_ITRx_SetConfig>
      break;
 8004298:	e00b      	b.n	80042b2 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4619      	mov	r1, r3
 80042a4:	4610      	mov	r0, r2
 80042a6:	f000 fb52 	bl	800494e <TIM_ITRx_SetConfig>
        break;
 80042aa:	e002      	b.n	80042b2 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80042ac:	bf00      	nop
 80042ae:	e000      	b.n	80042b2 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80042b0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a2a      	ldr	r2, [pc, #168]	; (8004388 <TIM_Base_SetConfig+0xbc>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d003      	beq.n	80042ec <TIM_Base_SetConfig+0x20>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ea:	d108      	bne.n	80042fe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a21      	ldr	r2, [pc, #132]	; (8004388 <TIM_Base_SetConfig+0xbc>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d00b      	beq.n	800431e <TIM_Base_SetConfig+0x52>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800430c:	d007      	beq.n	800431e <TIM_Base_SetConfig+0x52>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a1e      	ldr	r2, [pc, #120]	; (800438c <TIM_Base_SetConfig+0xc0>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d003      	beq.n	800431e <TIM_Base_SetConfig+0x52>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a1d      	ldr	r2, [pc, #116]	; (8004390 <TIM_Base_SetConfig+0xc4>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d108      	bne.n	8004330 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004324:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	4313      	orrs	r3, r2
 800432e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	4313      	orrs	r3, r2
 800433c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	689a      	ldr	r2, [r3, #8]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a0c      	ldr	r2, [pc, #48]	; (8004388 <TIM_Base_SetConfig+0xbc>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d007      	beq.n	800436c <TIM_Base_SetConfig+0xa0>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a0b      	ldr	r2, [pc, #44]	; (800438c <TIM_Base_SetConfig+0xc0>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d003      	beq.n	800436c <TIM_Base_SetConfig+0xa0>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a0a      	ldr	r2, [pc, #40]	; (8004390 <TIM_Base_SetConfig+0xc4>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d103      	bne.n	8004374 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	691a      	ldr	r2, [r3, #16]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	615a      	str	r2, [r3, #20]
}
 800437a:	bf00      	nop
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40012c00 	.word	0x40012c00
 800438c:	40014000 	.word	0x40014000
 8004390:	40014400 	.word	0x40014400

08004394 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004394:	b480      	push	{r7}
 8004396:	b087      	sub	sp, #28
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	f023 0201 	bic.w	r2, r3, #1
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f023 0303 	bic.w	r3, r3, #3
 80043ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	f023 0302 	bic.w	r3, r3, #2
 80043e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	4a24      	ldr	r2, [pc, #144]	; (8004480 <TIM_OC1_SetConfig+0xec>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d007      	beq.n	8004404 <TIM_OC1_SetConfig+0x70>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a23      	ldr	r2, [pc, #140]	; (8004484 <TIM_OC1_SetConfig+0xf0>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d003      	beq.n	8004404 <TIM_OC1_SetConfig+0x70>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4a22      	ldr	r2, [pc, #136]	; (8004488 <TIM_OC1_SetConfig+0xf4>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d10c      	bne.n	800441e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	f023 0308 	bic.w	r3, r3, #8
 800440a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	4313      	orrs	r3, r2
 8004414:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	f023 0304 	bic.w	r3, r3, #4
 800441c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a17      	ldr	r2, [pc, #92]	; (8004480 <TIM_OC1_SetConfig+0xec>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d007      	beq.n	8004436 <TIM_OC1_SetConfig+0xa2>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a16      	ldr	r2, [pc, #88]	; (8004484 <TIM_OC1_SetConfig+0xf0>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d003      	beq.n	8004436 <TIM_OC1_SetConfig+0xa2>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a15      	ldr	r2, [pc, #84]	; (8004488 <TIM_OC1_SetConfig+0xf4>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d111      	bne.n	800445a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800443c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004444:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	4313      	orrs	r3, r2
 800444e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	693a      	ldr	r2, [r7, #16]
 8004456:	4313      	orrs	r3, r2
 8004458:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	621a      	str	r2, [r3, #32]
}
 8004474:	bf00      	nop
 8004476:	371c      	adds	r7, #28
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr
 8004480:	40012c00 	.word	0x40012c00
 8004484:	40014000 	.word	0x40014000
 8004488:	40014400 	.word	0x40014400

0800448c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	f023 0210 	bic.w	r2, r3, #16
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a1b      	ldr	r3, [r3, #32]
 80044a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	021b      	lsls	r3, r3, #8
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f023 0320 	bic.w	r3, r3, #32
 80044da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	011b      	lsls	r3, r3, #4
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a22      	ldr	r2, [pc, #136]	; (8004574 <TIM_OC2_SetConfig+0xe8>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d10d      	bne.n	800450c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	4313      	orrs	r3, r2
 8004502:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800450a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a19      	ldr	r2, [pc, #100]	; (8004574 <TIM_OC2_SetConfig+0xe8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d007      	beq.n	8004524 <TIM_OC2_SetConfig+0x98>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a18      	ldr	r2, [pc, #96]	; (8004578 <TIM_OC2_SetConfig+0xec>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d003      	beq.n	8004524 <TIM_OC2_SetConfig+0x98>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a17      	ldr	r2, [pc, #92]	; (800457c <TIM_OC2_SetConfig+0xf0>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d113      	bne.n	800454c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800452a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004532:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	693a      	ldr	r2, [r7, #16]
 800453c:	4313      	orrs	r3, r2
 800453e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	4313      	orrs	r3, r2
 800454a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	693a      	ldr	r2, [r7, #16]
 8004550:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	621a      	str	r2, [r3, #32]
}
 8004566:	bf00      	nop
 8004568:	371c      	adds	r7, #28
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	40012c00 	.word	0x40012c00
 8004578:	40014000 	.word	0x40014000
 800457c:	40014400 	.word	0x40014400

08004580 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004580:	b480      	push	{r7}
 8004582:	b087      	sub	sp, #28
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f023 0303 	bic.w	r3, r3, #3
 80045ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68fa      	ldr	r2, [r7, #12]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80045cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	021b      	lsls	r3, r3, #8
 80045d4:	697a      	ldr	r2, [r7, #20]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a21      	ldr	r2, [pc, #132]	; (8004664 <TIM_OC3_SetConfig+0xe4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d10d      	bne.n	80045fe <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	021b      	lsls	r3, r3, #8
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a18      	ldr	r2, [pc, #96]	; (8004664 <TIM_OC3_SetConfig+0xe4>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d007      	beq.n	8004616 <TIM_OC3_SetConfig+0x96>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a17      	ldr	r2, [pc, #92]	; (8004668 <TIM_OC3_SetConfig+0xe8>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d003      	beq.n	8004616 <TIM_OC3_SetConfig+0x96>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a16      	ldr	r2, [pc, #88]	; (800466c <TIM_OC3_SetConfig+0xec>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d113      	bne.n	800463e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800461c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004624:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4313      	orrs	r3, r2
 8004630:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	621a      	str	r2, [r3, #32]
}
 8004658:	bf00      	nop
 800465a:	371c      	adds	r7, #28
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	40012c00 	.word	0x40012c00
 8004668:	40014000 	.word	0x40014000
 800466c:	40014400 	.word	0x40014400

08004670 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004670:	b480      	push	{r7}
 8004672:	b087      	sub	sp, #28
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a1b      	ldr	r3, [r3, #32]
 800468a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	69db      	ldr	r3, [r3, #28]
 8004696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800469e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	021b      	lsls	r3, r3, #8
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	031b      	lsls	r3, r3, #12
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a14      	ldr	r2, [pc, #80]	; (8004720 <TIM_OC4_SetConfig+0xb0>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d007      	beq.n	80046e4 <TIM_OC4_SetConfig+0x74>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a13      	ldr	r2, [pc, #76]	; (8004724 <TIM_OC4_SetConfig+0xb4>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d003      	beq.n	80046e4 <TIM_OC4_SetConfig+0x74>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a12      	ldr	r2, [pc, #72]	; (8004728 <TIM_OC4_SetConfig+0xb8>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d109      	bne.n	80046f8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	019b      	lsls	r3, r3, #6
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	697a      	ldr	r2, [r7, #20]
 80046fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	693a      	ldr	r2, [r7, #16]
 8004710:	621a      	str	r2, [r3, #32]
}
 8004712:	bf00      	nop
 8004714:	371c      	adds	r7, #28
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	40012c00 	.word	0x40012c00
 8004724:	40014000 	.word	0x40014000
 8004728:	40014400 	.word	0x40014400

0800472c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800472c:	b480      	push	{r7}
 800472e:	b087      	sub	sp, #28
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800475a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800475e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	4313      	orrs	r3, r2
 8004768:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004770:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	041b      	lsls	r3, r3, #16
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	4313      	orrs	r3, r2
 800477c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a13      	ldr	r2, [pc, #76]	; (80047d0 <TIM_OC5_SetConfig+0xa4>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d007      	beq.n	8004796 <TIM_OC5_SetConfig+0x6a>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a12      	ldr	r2, [pc, #72]	; (80047d4 <TIM_OC5_SetConfig+0xa8>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d003      	beq.n	8004796 <TIM_OC5_SetConfig+0x6a>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a11      	ldr	r2, [pc, #68]	; (80047d8 <TIM_OC5_SetConfig+0xac>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d109      	bne.n	80047aa <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800479c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	021b      	lsls	r3, r3, #8
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	685a      	ldr	r2, [r3, #4]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	621a      	str	r2, [r3, #32]
}
 80047c4:	bf00      	nop
 80047c6:	371c      	adds	r7, #28
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40014000 	.word	0x40014000
 80047d8:	40014400 	.word	0x40014400

080047dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80047dc:	b480      	push	{r7}
 80047de:	b087      	sub	sp, #28
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800480a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800480e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	021b      	lsls	r3, r3, #8
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	4313      	orrs	r3, r2
 800481a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004822:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	051b      	lsls	r3, r3, #20
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	4313      	orrs	r3, r2
 800482e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a14      	ldr	r2, [pc, #80]	; (8004884 <TIM_OC6_SetConfig+0xa8>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d007      	beq.n	8004848 <TIM_OC6_SetConfig+0x6c>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a13      	ldr	r2, [pc, #76]	; (8004888 <TIM_OC6_SetConfig+0xac>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d003      	beq.n	8004848 <TIM_OC6_SetConfig+0x6c>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a12      	ldr	r2, [pc, #72]	; (800488c <TIM_OC6_SetConfig+0xb0>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d109      	bne.n	800485c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800484e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	029b      	lsls	r3, r3, #10
 8004856:	697a      	ldr	r2, [r7, #20]
 8004858:	4313      	orrs	r3, r2
 800485a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	621a      	str	r2, [r3, #32]
}
 8004876:	bf00      	nop
 8004878:	371c      	adds	r7, #28
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40012c00 	.word	0x40012c00
 8004888:	40014000 	.word	0x40014000
 800488c:	40014400 	.word	0x40014400

08004890 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004890:	b480      	push	{r7}
 8004892:	b087      	sub	sp, #28
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6a1b      	ldr	r3, [r3, #32]
 80048a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	f023 0201 	bic.w	r2, r3, #1
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f023 030a 	bic.w	r3, r3, #10
 80048cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	621a      	str	r2, [r3, #32]
}
 80048e2:	bf00      	nop
 80048e4:	371c      	adds	r7, #28
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b087      	sub	sp, #28
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	60f8      	str	r0, [r7, #12]
 80048f6:	60b9      	str	r1, [r7, #8]
 80048f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	f023 0210 	bic.w	r2, r3, #16
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6a1b      	ldr	r3, [r3, #32]
 8004910:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004918:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	031b      	lsls	r3, r3, #12
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4313      	orrs	r3, r2
 8004922:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800492a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	011b      	lsls	r3, r3, #4
 8004930:	693a      	ldr	r2, [r7, #16]
 8004932:	4313      	orrs	r3, r2
 8004934:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	697a      	ldr	r2, [r7, #20]
 800493a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	621a      	str	r2, [r3, #32]
}
 8004942:	bf00      	nop
 8004944:	371c      	adds	r7, #28
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800494e:	b480      	push	{r7}
 8004950:	b085      	sub	sp, #20
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
 8004956:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004964:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	4313      	orrs	r3, r2
 800496c:	f043 0307 	orr.w	r3, r3, #7
 8004970:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	609a      	str	r2, [r3, #8]
}
 8004978:	bf00      	nop
 800497a:	3714      	adds	r7, #20
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]
 8004990:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800499e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	021a      	lsls	r2, r3, #8
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	431a      	orrs	r2, r3
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	697a      	ldr	r2, [r7, #20]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	609a      	str	r2, [r3, #8]
}
 80049b8:	bf00      	nop
 80049ba:	371c      	adds	r7, #28
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b087      	sub	sp, #28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	f003 031f 	and.w	r3, r3, #31
 80049d6:	2201      	movs	r2, #1
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6a1a      	ldr	r2, [r3, #32]
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	43db      	mvns	r3, r3
 80049e6:	401a      	ands	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a1a      	ldr	r2, [r3, #32]
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	f003 031f 	and.w	r3, r3, #31
 80049f6:	6879      	ldr	r1, [r7, #4]
 80049f8:	fa01 f303 	lsl.w	r3, r1, r3
 80049fc:	431a      	orrs	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	621a      	str	r2, [r3, #32]
}
 8004a02:	bf00      	nop
 8004a04:	371c      	adds	r7, #28
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
	...

08004a10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b085      	sub	sp, #20
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d101      	bne.n	8004a28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a24:	2302      	movs	r3, #2
 8004a26:	e04f      	b.n	8004ac8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a21      	ldr	r2, [pc, #132]	; (8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d108      	bne.n	8004a64 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004a58:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a14      	ldr	r2, [pc, #80]	; (8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d009      	beq.n	8004a9c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a90:	d004      	beq.n	8004a9c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a10      	ldr	r2, [pc, #64]	; (8004ad8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d10c      	bne.n	8004ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004aa2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	68ba      	ldr	r2, [r7, #8]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3714      	adds	r7, #20
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr
 8004ad4:	40012c00 	.word	0x40012c00
 8004ad8:	40014000 	.word	0x40014000

08004adc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b085      	sub	sp, #20
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d101      	bne.n	8004af8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004af4:	2302      	movs	r3, #2
 8004af6:	e060      	b.n	8004bba <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	695b      	ldr	r3, [r3, #20]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	699b      	ldr	r3, [r3, #24]
 8004b6c:	041b      	lsls	r3, r3, #16
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a14      	ldr	r2, [pc, #80]	; (8004bc8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d115      	bne.n	8004ba8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b86:	051b      	lsls	r3, r3, #20
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3714      	adds	r7, #20
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	40012c00 	.word	0x40012c00

08004bcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e040      	b.n	8004c60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d106      	bne.n	8004bf4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7fd f8a8 	bl	8001d44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2224      	movs	r2, #36	; 0x24
 8004bf8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f022 0201 	bic.w	r2, r2, #1
 8004c08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 fb26 	bl	800525c <UART_SetConfig>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d101      	bne.n	8004c1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e022      	b.n	8004c60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 fd4e 	bl	80056c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f042 0201 	orr.w	r2, r2, #1
 8004c56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 fdd5 	bl	8005808 <UART_CheckIdleState>
 8004c5e:	4603      	mov	r3, r0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3708      	adds	r7, #8
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b08a      	sub	sp, #40	; 0x28
 8004c6c:	af02      	add	r7, sp, #8
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	603b      	str	r3, [r7, #0]
 8004c74:	4613      	mov	r3, r2
 8004c76:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	f040 8082 	bne.w	8004d86 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d002      	beq.n	8004c8e <HAL_UART_Transmit+0x26>
 8004c88:	88fb      	ldrh	r3, [r7, #6]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d101      	bne.n	8004c92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e07a      	b.n	8004d88 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d101      	bne.n	8004ca0 <HAL_UART_Transmit+0x38>
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	e073      	b.n	8004d88 <HAL_UART_Transmit+0x120>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2221      	movs	r2, #33	; 0x21
 8004cb4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004cb6:	f7fd fa01 	bl	80020bc <HAL_GetTick>
 8004cba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	88fa      	ldrh	r2, [r7, #6]
 8004cc0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	88fa      	ldrh	r2, [r7, #6]
 8004cc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cd4:	d108      	bne.n	8004ce8 <HAL_UART_Transmit+0x80>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d104      	bne.n	8004ce8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	61bb      	str	r3, [r7, #24]
 8004ce6:	e003      	b.n	8004cf0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cec:	2300      	movs	r3, #0
 8004cee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004cf8:	e02d      	b.n	8004d56 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	2200      	movs	r2, #0
 8004d02:	2180      	movs	r1, #128	; 0x80
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f000 fdc8 	bl	800589a <UART_WaitOnFlagUntilTimeout>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e039      	b.n	8004d88 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d10b      	bne.n	8004d32 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	881a      	ldrh	r2, [r3, #0]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d26:	b292      	uxth	r2, r2
 8004d28:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	3302      	adds	r3, #2
 8004d2e:	61bb      	str	r3, [r7, #24]
 8004d30:	e008      	b.n	8004d44 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	781a      	ldrb	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	b292      	uxth	r2, r2
 8004d3c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	3301      	adds	r3, #1
 8004d42:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1cb      	bne.n	8004cfa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	2140      	movs	r1, #64	; 0x40
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	f000 fd94 	bl	800589a <UART_WaitOnFlagUntilTimeout>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d001      	beq.n	8004d7c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e005      	b.n	8004d88 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2220      	movs	r2, #32
 8004d80:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004d82:	2300      	movs	r3, #0
 8004d84:	e000      	b.n	8004d88 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004d86:	2302      	movs	r3, #2
  }
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3720      	adds	r7, #32
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	d131      	bne.n	8004e0a <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d002      	beq.n	8004db2 <HAL_UART_Receive_IT+0x22>
 8004dac:	88fb      	ldrh	r3, [r7, #6]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e02a      	b.n	8004e0c <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d101      	bne.n	8004dc4 <HAL_UART_Receive_IT+0x34>
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	e023      	b.n	8004e0c <HAL_UART_Receive_IT+0x7c>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a0f      	ldr	r2, [pc, #60]	; (8004e14 <HAL_UART_Receive_IT+0x84>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d00e      	beq.n	8004dfa <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d007      	beq.n	8004dfa <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004df8:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004dfa:	88fb      	ldrh	r3, [r7, #6]
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	68b9      	ldr	r1, [r7, #8]
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 fdc7 	bl	8005994 <UART_Start_Receive_IT>
 8004e06:	4603      	mov	r3, r0
 8004e08:	e000      	b.n	8004e0c <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8004e0a:	2302      	movs	r3, #2
  }
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3710      	adds	r7, #16
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	40008000 	.word	0x40008000

08004e18 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b088      	sub	sp, #32
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004e38:	69fa      	ldr	r2, [r7, #28]
 8004e3a:	f640 030f 	movw	r3, #2063	; 0x80f
 8004e3e:	4013      	ands	r3, r2
 8004e40:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d113      	bne.n	8004e70 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	f003 0320 	and.w	r3, r3, #32
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00e      	beq.n	8004e70 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	f003 0320 	and.w	r3, r3, #32
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d009      	beq.n	8004e70 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f000 81ce 	beq.w	8005202 <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	4798      	blx	r3
      }
      return;
 8004e6e:	e1c8      	b.n	8005202 <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	f000 80e3 	beq.w	800503e <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d105      	bne.n	8004e8e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004e82:	69ba      	ldr	r2, [r7, #24]
 8004e84:	4ba6      	ldr	r3, [pc, #664]	; (8005120 <HAL_UART_IRQHandler+0x308>)
 8004e86:	4013      	ands	r3, r2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	f000 80d8 	beq.w	800503e <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	f003 0301 	and.w	r3, r3, #1
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d010      	beq.n	8004eba <HAL_UART_IRQHandler+0xa2>
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00b      	beq.n	8004eba <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004eb0:	f043 0201 	orr.w	r2, r3, #1
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d010      	beq.n	8004ee6 <HAL_UART_IRQHandler+0xce>
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00b      	beq.n	8004ee6 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004edc:	f043 0204 	orr.w	r2, r3, #4
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d010      	beq.n	8004f12 <HAL_UART_IRQHandler+0xfa>
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00b      	beq.n	8004f12 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2204      	movs	r2, #4
 8004f00:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f08:	f043 0202 	orr.w	r2, r3, #2
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	f003 0308 	and.w	r3, r3, #8
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d015      	beq.n	8004f48 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	f003 0320 	and.w	r3, r3, #32
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d104      	bne.n	8004f30 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00b      	beq.n	8004f48 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2208      	movs	r2, #8
 8004f36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f3e:	f043 0208 	orr.w	r2, r3, #8
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d011      	beq.n	8004f76 <HAL_UART_IRQHandler+0x15e>
 8004f52:	69bb      	ldr	r3, [r7, #24]
 8004f54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00c      	beq.n	8004f76 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f6c:	f043 0220 	orr.w	r2, r3, #32
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f000 8142 	beq.w	8005206 <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	f003 0320 	and.w	r3, r3, #32
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d00c      	beq.n	8004fa6 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	f003 0320 	and.w	r3, r3, #32
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d007      	beq.n	8004fa6 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d003      	beq.n	8004fa6 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fac:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb8:	2b40      	cmp	r3, #64	; 0x40
 8004fba:	d004      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d031      	beq.n	800502a <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 fd6c 	bl	8005aa4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd6:	2b40      	cmp	r3, #64	; 0x40
 8004fd8:	d123      	bne.n	8005022 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	689a      	ldr	r2, [r3, #8]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fe8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d013      	beq.n	800501a <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ff6:	4a4b      	ldr	r2, [pc, #300]	; (8005124 <HAL_UART_IRQHandler+0x30c>)
 8004ff8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7fd f9db 	bl	80023ba <HAL_DMA_Abort_IT>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d017      	beq.n	800503a <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800500e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005014:	4610      	mov	r0, r2
 8005016:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005018:	e00f      	b.n	800503a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f908 	bl	8005230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005020:	e00b      	b.n	800503a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f904 	bl	8005230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005028:	e007      	b.n	800503a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f900 	bl	8005230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005038:	e0e5      	b.n	8005206 <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800503a:	bf00      	nop
    return;
 800503c:	e0e3      	b.n	8005206 <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005042:	2b01      	cmp	r3, #1
 8005044:	f040 80a9 	bne.w	800519a <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	f003 0310 	and.w	r3, r3, #16
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 80a3 	beq.w	800519a <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	f003 0310 	and.w	r3, r3, #16
 800505a:	2b00      	cmp	r3, #0
 800505c:	f000 809d 	beq.w	800519a <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2210      	movs	r2, #16
 8005066:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005072:	2b40      	cmp	r3, #64	; 0x40
 8005074:	d158      	bne.n	8005128 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8005080:	893b      	ldrh	r3, [r7, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 80c1 	beq.w	800520a <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800508e:	893a      	ldrh	r2, [r7, #8]
 8005090:	429a      	cmp	r2, r3
 8005092:	f080 80ba 	bcs.w	800520a <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	893a      	ldrh	r2, [r7, #8]
 800509a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0320 	and.w	r3, r3, #32
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d12a      	bne.n	8005104 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80050bc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0201 	bic.w	r2, r2, #1
 80050cc:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689a      	ldr	r2, [r3, #8]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050dc:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2220      	movs	r2, #32
 80050e2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0210 	bic.w	r2, r2, #16
 80050f8:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050fe:	4618      	mov	r0, r3
 8005100:	f7fd f91d 	bl	800233e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005110:	b29b      	uxth	r3, r3
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	b29b      	uxth	r3, r3
 8005116:	4619      	mov	r1, r3
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 f893 	bl	8005244 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800511e:	e074      	b.n	800520a <HAL_UART_IRQHandler+0x3f2>
 8005120:	04000120 	.word	0x04000120
 8005124:	08005b03 	.word	0x08005b03
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005134:	b29b      	uxth	r3, r3
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005140:	b29b      	uxth	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d063      	beq.n	800520e <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8005146:	897b      	ldrh	r3, [r7, #10]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d060      	beq.n	800520e <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800515a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689a      	ldr	r2, [r3, #8]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f022 0201 	bic.w	r2, r2, #1
 800516a:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2220      	movs	r2, #32
 8005170:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0210 	bic.w	r2, r2, #16
 800518c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800518e:	897b      	ldrh	r3, [r7, #10]
 8005190:	4619      	mov	r1, r3
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f856 	bl	8005244 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005198:	e039      	b.n	800520e <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00d      	beq.n	80051c0 <HAL_UART_IRQHandler+0x3a8>
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d008      	beq.n	80051c0 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80051b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 fda9 	bl	8005d10 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80051be:	e029      	b.n	8005214 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00d      	beq.n	80051e6 <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d008      	beq.n	80051e6 <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d01a      	beq.n	8005212 <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	4798      	blx	r3
    }
    return;
 80051e4:	e015      	b.n	8005212 <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d011      	beq.n	8005214 <HAL_UART_IRQHandler+0x3fc>
 80051f0:	69bb      	ldr	r3, [r7, #24]
 80051f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00c      	beq.n	8005214 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 fc97 	bl	8005b2e <UART_EndTransmit_IT>
    return;
 8005200:	e008      	b.n	8005214 <HAL_UART_IRQHandler+0x3fc>
      return;
 8005202:	bf00      	nop
 8005204:	e006      	b.n	8005214 <HAL_UART_IRQHandler+0x3fc>
    return;
 8005206:	bf00      	nop
 8005208:	e004      	b.n	8005214 <HAL_UART_IRQHandler+0x3fc>
      return;
 800520a:	bf00      	nop
 800520c:	e002      	b.n	8005214 <HAL_UART_IRQHandler+0x3fc>
      return;
 800520e:	bf00      	nop
 8005210:	e000      	b.n	8005214 <HAL_UART_IRQHandler+0x3fc>
    return;
 8005212:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005214:	3720      	adds	r7, #32
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop

0800521c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005244:	b480      	push	{r7}
 8005246:	b083      	sub	sp, #12
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	460b      	mov	r3, r1
 800524e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800525c:	b5b0      	push	{r4, r5, r7, lr}
 800525e:	b088      	sub	sp, #32
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005264:	2300      	movs	r3, #0
 8005266:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	431a      	orrs	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	431a      	orrs	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69db      	ldr	r3, [r3, #28]
 800527c:	4313      	orrs	r3, r2
 800527e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	4baa      	ldr	r3, [pc, #680]	; (8005530 <UART_SetConfig+0x2d4>)
 8005288:	4013      	ands	r3, r2
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	6812      	ldr	r2, [r2, #0]
 800528e:	69f9      	ldr	r1, [r7, #28]
 8005290:	430b      	orrs	r3, r1
 8005292:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	68da      	ldr	r2, [r3, #12]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	430a      	orrs	r2, r1
 80052a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a9f      	ldr	r2, [pc, #636]	; (8005534 <UART_SetConfig+0x2d8>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d004      	beq.n	80052c4 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	69fa      	ldr	r2, [r7, #28]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69fa      	ldr	r2, [r7, #28]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a96      	ldr	r2, [pc, #600]	; (8005538 <UART_SetConfig+0x2dc>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d121      	bne.n	8005326 <UART_SetConfig+0xca>
 80052e2:	4b96      	ldr	r3, [pc, #600]	; (800553c <UART_SetConfig+0x2e0>)
 80052e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052e8:	f003 0303 	and.w	r3, r3, #3
 80052ec:	2b03      	cmp	r3, #3
 80052ee:	d817      	bhi.n	8005320 <UART_SetConfig+0xc4>
 80052f0:	a201      	add	r2, pc, #4	; (adr r2, 80052f8 <UART_SetConfig+0x9c>)
 80052f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f6:	bf00      	nop
 80052f8:	08005309 	.word	0x08005309
 80052fc:	08005315 	.word	0x08005315
 8005300:	0800530f 	.word	0x0800530f
 8005304:	0800531b 	.word	0x0800531b
 8005308:	2301      	movs	r3, #1
 800530a:	76fb      	strb	r3, [r7, #27]
 800530c:	e096      	b.n	800543c <UART_SetConfig+0x1e0>
 800530e:	2302      	movs	r3, #2
 8005310:	76fb      	strb	r3, [r7, #27]
 8005312:	e093      	b.n	800543c <UART_SetConfig+0x1e0>
 8005314:	2304      	movs	r3, #4
 8005316:	76fb      	strb	r3, [r7, #27]
 8005318:	e090      	b.n	800543c <UART_SetConfig+0x1e0>
 800531a:	2308      	movs	r3, #8
 800531c:	76fb      	strb	r3, [r7, #27]
 800531e:	e08d      	b.n	800543c <UART_SetConfig+0x1e0>
 8005320:	2310      	movs	r3, #16
 8005322:	76fb      	strb	r3, [r7, #27]
 8005324:	e08a      	b.n	800543c <UART_SetConfig+0x1e0>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a85      	ldr	r2, [pc, #532]	; (8005540 <UART_SetConfig+0x2e4>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d132      	bne.n	8005396 <UART_SetConfig+0x13a>
 8005330:	4b82      	ldr	r3, [pc, #520]	; (800553c <UART_SetConfig+0x2e0>)
 8005332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005336:	f003 030c 	and.w	r3, r3, #12
 800533a:	2b0c      	cmp	r3, #12
 800533c:	d828      	bhi.n	8005390 <UART_SetConfig+0x134>
 800533e:	a201      	add	r2, pc, #4	; (adr r2, 8005344 <UART_SetConfig+0xe8>)
 8005340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005344:	08005379 	.word	0x08005379
 8005348:	08005391 	.word	0x08005391
 800534c:	08005391 	.word	0x08005391
 8005350:	08005391 	.word	0x08005391
 8005354:	08005385 	.word	0x08005385
 8005358:	08005391 	.word	0x08005391
 800535c:	08005391 	.word	0x08005391
 8005360:	08005391 	.word	0x08005391
 8005364:	0800537f 	.word	0x0800537f
 8005368:	08005391 	.word	0x08005391
 800536c:	08005391 	.word	0x08005391
 8005370:	08005391 	.word	0x08005391
 8005374:	0800538b 	.word	0x0800538b
 8005378:	2300      	movs	r3, #0
 800537a:	76fb      	strb	r3, [r7, #27]
 800537c:	e05e      	b.n	800543c <UART_SetConfig+0x1e0>
 800537e:	2302      	movs	r3, #2
 8005380:	76fb      	strb	r3, [r7, #27]
 8005382:	e05b      	b.n	800543c <UART_SetConfig+0x1e0>
 8005384:	2304      	movs	r3, #4
 8005386:	76fb      	strb	r3, [r7, #27]
 8005388:	e058      	b.n	800543c <UART_SetConfig+0x1e0>
 800538a:	2308      	movs	r3, #8
 800538c:	76fb      	strb	r3, [r7, #27]
 800538e:	e055      	b.n	800543c <UART_SetConfig+0x1e0>
 8005390:	2310      	movs	r3, #16
 8005392:	76fb      	strb	r3, [r7, #27]
 8005394:	e052      	b.n	800543c <UART_SetConfig+0x1e0>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a6a      	ldr	r2, [pc, #424]	; (8005544 <UART_SetConfig+0x2e8>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d120      	bne.n	80053e2 <UART_SetConfig+0x186>
 80053a0:	4b66      	ldr	r3, [pc, #408]	; (800553c <UART_SetConfig+0x2e0>)
 80053a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80053aa:	2b30      	cmp	r3, #48	; 0x30
 80053ac:	d013      	beq.n	80053d6 <UART_SetConfig+0x17a>
 80053ae:	2b30      	cmp	r3, #48	; 0x30
 80053b0:	d814      	bhi.n	80053dc <UART_SetConfig+0x180>
 80053b2:	2b20      	cmp	r3, #32
 80053b4:	d009      	beq.n	80053ca <UART_SetConfig+0x16e>
 80053b6:	2b20      	cmp	r3, #32
 80053b8:	d810      	bhi.n	80053dc <UART_SetConfig+0x180>
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d002      	beq.n	80053c4 <UART_SetConfig+0x168>
 80053be:	2b10      	cmp	r3, #16
 80053c0:	d006      	beq.n	80053d0 <UART_SetConfig+0x174>
 80053c2:	e00b      	b.n	80053dc <UART_SetConfig+0x180>
 80053c4:	2300      	movs	r3, #0
 80053c6:	76fb      	strb	r3, [r7, #27]
 80053c8:	e038      	b.n	800543c <UART_SetConfig+0x1e0>
 80053ca:	2302      	movs	r3, #2
 80053cc:	76fb      	strb	r3, [r7, #27]
 80053ce:	e035      	b.n	800543c <UART_SetConfig+0x1e0>
 80053d0:	2304      	movs	r3, #4
 80053d2:	76fb      	strb	r3, [r7, #27]
 80053d4:	e032      	b.n	800543c <UART_SetConfig+0x1e0>
 80053d6:	2308      	movs	r3, #8
 80053d8:	76fb      	strb	r3, [r7, #27]
 80053da:	e02f      	b.n	800543c <UART_SetConfig+0x1e0>
 80053dc:	2310      	movs	r3, #16
 80053de:	76fb      	strb	r3, [r7, #27]
 80053e0:	e02c      	b.n	800543c <UART_SetConfig+0x1e0>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a53      	ldr	r2, [pc, #332]	; (8005534 <UART_SetConfig+0x2d8>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d125      	bne.n	8005438 <UART_SetConfig+0x1dc>
 80053ec:	4b53      	ldr	r3, [pc, #332]	; (800553c <UART_SetConfig+0x2e0>)
 80053ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80053f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80053fa:	d017      	beq.n	800542c <UART_SetConfig+0x1d0>
 80053fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005400:	d817      	bhi.n	8005432 <UART_SetConfig+0x1d6>
 8005402:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005406:	d00b      	beq.n	8005420 <UART_SetConfig+0x1c4>
 8005408:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800540c:	d811      	bhi.n	8005432 <UART_SetConfig+0x1d6>
 800540e:	2b00      	cmp	r3, #0
 8005410:	d003      	beq.n	800541a <UART_SetConfig+0x1be>
 8005412:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005416:	d006      	beq.n	8005426 <UART_SetConfig+0x1ca>
 8005418:	e00b      	b.n	8005432 <UART_SetConfig+0x1d6>
 800541a:	2300      	movs	r3, #0
 800541c:	76fb      	strb	r3, [r7, #27]
 800541e:	e00d      	b.n	800543c <UART_SetConfig+0x1e0>
 8005420:	2302      	movs	r3, #2
 8005422:	76fb      	strb	r3, [r7, #27]
 8005424:	e00a      	b.n	800543c <UART_SetConfig+0x1e0>
 8005426:	2304      	movs	r3, #4
 8005428:	76fb      	strb	r3, [r7, #27]
 800542a:	e007      	b.n	800543c <UART_SetConfig+0x1e0>
 800542c:	2308      	movs	r3, #8
 800542e:	76fb      	strb	r3, [r7, #27]
 8005430:	e004      	b.n	800543c <UART_SetConfig+0x1e0>
 8005432:	2310      	movs	r3, #16
 8005434:	76fb      	strb	r3, [r7, #27]
 8005436:	e001      	b.n	800543c <UART_SetConfig+0x1e0>
 8005438:	2310      	movs	r3, #16
 800543a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a3c      	ldr	r2, [pc, #240]	; (8005534 <UART_SetConfig+0x2d8>)
 8005442:	4293      	cmp	r3, r2
 8005444:	f040 8082 	bne.w	800554c <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005448:	7efb      	ldrb	r3, [r7, #27]
 800544a:	2b08      	cmp	r3, #8
 800544c:	d823      	bhi.n	8005496 <UART_SetConfig+0x23a>
 800544e:	a201      	add	r2, pc, #4	; (adr r2, 8005454 <UART_SetConfig+0x1f8>)
 8005450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005454:	08005479 	.word	0x08005479
 8005458:	08005497 	.word	0x08005497
 800545c:	08005481 	.word	0x08005481
 8005460:	08005497 	.word	0x08005497
 8005464:	08005487 	.word	0x08005487
 8005468:	08005497 	.word	0x08005497
 800546c:	08005497 	.word	0x08005497
 8005470:	08005497 	.word	0x08005497
 8005474:	0800548f 	.word	0x0800548f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005478:	f7fd ff70 	bl	800335c <HAL_RCC_GetPCLK1Freq>
 800547c:	6178      	str	r0, [r7, #20]
        break;
 800547e:	e00f      	b.n	80054a0 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005480:	4b31      	ldr	r3, [pc, #196]	; (8005548 <UART_SetConfig+0x2ec>)
 8005482:	617b      	str	r3, [r7, #20]
        break;
 8005484:	e00c      	b.n	80054a0 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005486:	f7fd fed1 	bl	800322c <HAL_RCC_GetSysClockFreq>
 800548a:	6178      	str	r0, [r7, #20]
        break;
 800548c:	e008      	b.n	80054a0 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800548e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005492:	617b      	str	r3, [r7, #20]
        break;
 8005494:	e004      	b.n	80054a0 <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 8005496:	2300      	movs	r3, #0
 8005498:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	76bb      	strb	r3, [r7, #26]
        break;
 800549e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 8100 	beq.w	80056a8 <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	4613      	mov	r3, r2
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	4413      	add	r3, r2
 80054b2:	697a      	ldr	r2, [r7, #20]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d305      	bcc.n	80054c4 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d902      	bls.n	80054ca <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	76bb      	strb	r3, [r7, #26]
 80054c8:	e0ee      	b.n	80056a8 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	4618      	mov	r0, r3
 80054ce:	f04f 0100 	mov.w	r1, #0
 80054d2:	f04f 0200 	mov.w	r2, #0
 80054d6:	f04f 0300 	mov.w	r3, #0
 80054da:	020b      	lsls	r3, r1, #8
 80054dc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80054e0:	0202      	lsls	r2, r0, #8
 80054e2:	6879      	ldr	r1, [r7, #4]
 80054e4:	6849      	ldr	r1, [r1, #4]
 80054e6:	0849      	lsrs	r1, r1, #1
 80054e8:	4608      	mov	r0, r1
 80054ea:	f04f 0100 	mov.w	r1, #0
 80054ee:	1814      	adds	r4, r2, r0
 80054f0:	eb43 0501 	adc.w	r5, r3, r1
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	461a      	mov	r2, r3
 80054fa:	f04f 0300 	mov.w	r3, #0
 80054fe:	4620      	mov	r0, r4
 8005500:	4629      	mov	r1, r5
 8005502:	f7fb fb51 	bl	8000ba8 <__aeabi_uldivmod>
 8005506:	4602      	mov	r2, r0
 8005508:	460b      	mov	r3, r1
 800550a:	4613      	mov	r3, r2
 800550c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005514:	d308      	bcc.n	8005528 <UART_SetConfig+0x2cc>
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800551c:	d204      	bcs.n	8005528 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	60da      	str	r2, [r3, #12]
 8005526:	e0bf      	b.n	80056a8 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	76bb      	strb	r3, [r7, #26]
 800552c:	e0bc      	b.n	80056a8 <UART_SetConfig+0x44c>
 800552e:	bf00      	nop
 8005530:	efff69f3 	.word	0xefff69f3
 8005534:	40008000 	.word	0x40008000
 8005538:	40013800 	.word	0x40013800
 800553c:	40021000 	.word	0x40021000
 8005540:	40004400 	.word	0x40004400
 8005544:	40004800 	.word	0x40004800
 8005548:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	69db      	ldr	r3, [r3, #28]
 8005550:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005554:	d15c      	bne.n	8005610 <UART_SetConfig+0x3b4>
  {
    switch (clocksource)
 8005556:	7efb      	ldrb	r3, [r7, #27]
 8005558:	2b08      	cmp	r3, #8
 800555a:	d828      	bhi.n	80055ae <UART_SetConfig+0x352>
 800555c:	a201      	add	r2, pc, #4	; (adr r2, 8005564 <UART_SetConfig+0x308>)
 800555e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005562:	bf00      	nop
 8005564:	08005589 	.word	0x08005589
 8005568:	08005591 	.word	0x08005591
 800556c:	08005599 	.word	0x08005599
 8005570:	080055af 	.word	0x080055af
 8005574:	0800559f 	.word	0x0800559f
 8005578:	080055af 	.word	0x080055af
 800557c:	080055af 	.word	0x080055af
 8005580:	080055af 	.word	0x080055af
 8005584:	080055a7 	.word	0x080055a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005588:	f7fd fee8 	bl	800335c <HAL_RCC_GetPCLK1Freq>
 800558c:	6178      	str	r0, [r7, #20]
        break;
 800558e:	e013      	b.n	80055b8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005590:	f7fd fefa 	bl	8003388 <HAL_RCC_GetPCLK2Freq>
 8005594:	6178      	str	r0, [r7, #20]
        break;
 8005596:	e00f      	b.n	80055b8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005598:	4b49      	ldr	r3, [pc, #292]	; (80056c0 <UART_SetConfig+0x464>)
 800559a:	617b      	str	r3, [r7, #20]
        break;
 800559c:	e00c      	b.n	80055b8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800559e:	f7fd fe45 	bl	800322c <HAL_RCC_GetSysClockFreq>
 80055a2:	6178      	str	r0, [r7, #20]
        break;
 80055a4:	e008      	b.n	80055b8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055aa:	617b      	str	r3, [r7, #20]
        break;
 80055ac:	e004      	b.n	80055b8 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 80055ae:	2300      	movs	r3, #0
 80055b0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	76bb      	strb	r3, [r7, #26]
        break;
 80055b6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d074      	beq.n	80056a8 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	005a      	lsls	r2, r3, #1
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	085b      	lsrs	r3, r3, #1
 80055c8:	441a      	add	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	2b0f      	cmp	r3, #15
 80055da:	d916      	bls.n	800560a <UART_SetConfig+0x3ae>
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055e2:	d212      	bcs.n	800560a <UART_SetConfig+0x3ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	f023 030f 	bic.w	r3, r3, #15
 80055ec:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	085b      	lsrs	r3, r3, #1
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	f003 0307 	and.w	r3, r3, #7
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	89fb      	ldrh	r3, [r7, #14]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	89fa      	ldrh	r2, [r7, #14]
 8005606:	60da      	str	r2, [r3, #12]
 8005608:	e04e      	b.n	80056a8 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	76bb      	strb	r3, [r7, #26]
 800560e:	e04b      	b.n	80056a8 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005610:	7efb      	ldrb	r3, [r7, #27]
 8005612:	2b08      	cmp	r3, #8
 8005614:	d827      	bhi.n	8005666 <UART_SetConfig+0x40a>
 8005616:	a201      	add	r2, pc, #4	; (adr r2, 800561c <UART_SetConfig+0x3c0>)
 8005618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800561c:	08005641 	.word	0x08005641
 8005620:	08005649 	.word	0x08005649
 8005624:	08005651 	.word	0x08005651
 8005628:	08005667 	.word	0x08005667
 800562c:	08005657 	.word	0x08005657
 8005630:	08005667 	.word	0x08005667
 8005634:	08005667 	.word	0x08005667
 8005638:	08005667 	.word	0x08005667
 800563c:	0800565f 	.word	0x0800565f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005640:	f7fd fe8c 	bl	800335c <HAL_RCC_GetPCLK1Freq>
 8005644:	6178      	str	r0, [r7, #20]
        break;
 8005646:	e013      	b.n	8005670 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005648:	f7fd fe9e 	bl	8003388 <HAL_RCC_GetPCLK2Freq>
 800564c:	6178      	str	r0, [r7, #20]
        break;
 800564e:	e00f      	b.n	8005670 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005650:	4b1b      	ldr	r3, [pc, #108]	; (80056c0 <UART_SetConfig+0x464>)
 8005652:	617b      	str	r3, [r7, #20]
        break;
 8005654:	e00c      	b.n	8005670 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005656:	f7fd fde9 	bl	800322c <HAL_RCC_GetSysClockFreq>
 800565a:	6178      	str	r0, [r7, #20]
        break;
 800565c:	e008      	b.n	8005670 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800565e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005662:	617b      	str	r3, [r7, #20]
        break;
 8005664:	e004      	b.n	8005670 <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 8005666:	2300      	movs	r3, #0
 8005668:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	76bb      	strb	r3, [r7, #26]
        break;
 800566e:	bf00      	nop
    }

    if (pclk != 0U)
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d018      	beq.n	80056a8 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	085a      	lsrs	r2, r3, #1
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	441a      	add	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	fbb2 f3f3 	udiv	r3, r2, r3
 8005688:	b29b      	uxth	r3, r3
 800568a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	2b0f      	cmp	r3, #15
 8005690:	d908      	bls.n	80056a4 <UART_SetConfig+0x448>
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005698:	d204      	bcs.n	80056a4 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = usartdiv;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	693a      	ldr	r2, [r7, #16]
 80056a0:	60da      	str	r2, [r3, #12]
 80056a2:	e001      	b.n	80056a8 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80056b4:	7ebb      	ldrb	r3, [r7, #26]
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3720      	adds	r7, #32
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bdb0      	pop	{r4, r5, r7, pc}
 80056be:	bf00      	nop
 80056c0:	00f42400 	.word	0x00f42400

080056c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00a      	beq.n	80056ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	430a      	orrs	r2, r1
 800570e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005714:	f003 0304 	and.w	r3, r3, #4
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00a      	beq.n	8005732 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005736:	f003 0308 	and.w	r3, r3, #8
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005758:	f003 0310 	and.w	r3, r3, #16
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00a      	beq.n	8005776 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577a:	f003 0320 	and.w	r3, r3, #32
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00a      	beq.n	8005798 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	430a      	orrs	r2, r1
 8005796:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d01a      	beq.n	80057da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057c2:	d10a      	bne.n	80057da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	430a      	orrs	r2, r1
 80057d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00a      	beq.n	80057fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	605a      	str	r2, [r3, #4]
  }
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af02      	add	r7, sp, #8
 800580e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005818:	f7fc fc50 	bl	80020bc <HAL_GetTick>
 800581c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0308 	and.w	r3, r3, #8
 8005828:	2b08      	cmp	r3, #8
 800582a:	d10e      	bne.n	800584a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800582c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005830:	9300      	str	r3, [sp, #0]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f82d 	bl	800589a <UART_WaitOnFlagUntilTimeout>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e023      	b.n	8005892 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0304 	and.w	r3, r3, #4
 8005854:	2b04      	cmp	r3, #4
 8005856:	d10e      	bne.n	8005876 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005858:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800585c:	9300      	str	r3, [sp, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f817 	bl	800589a <UART_WaitOnFlagUntilTimeout>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e00d      	b.n	8005892 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2220      	movs	r2, #32
 800587a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2220      	movs	r2, #32
 8005880:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800589a:	b580      	push	{r7, lr}
 800589c:	b084      	sub	sp, #16
 800589e:	af00      	add	r7, sp, #0
 80058a0:	60f8      	str	r0, [r7, #12]
 80058a2:	60b9      	str	r1, [r7, #8]
 80058a4:	603b      	str	r3, [r7, #0]
 80058a6:	4613      	mov	r3, r2
 80058a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058aa:	e05e      	b.n	800596a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b2:	d05a      	beq.n	800596a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058b4:	f7fc fc02 	bl	80020bc <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	69ba      	ldr	r2, [r7, #24]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d302      	bcc.n	80058ca <UART_WaitOnFlagUntilTimeout+0x30>
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d11b      	bne.n	8005902 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80058d8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f022 0201 	bic.w	r2, r2, #1
 80058e8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2220      	movs	r2, #32
 80058ee:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2220      	movs	r2, #32
 80058f4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	e043      	b.n	800598a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0304 	and.w	r3, r3, #4
 800590c:	2b00      	cmp	r3, #0
 800590e:	d02c      	beq.n	800596a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	69db      	ldr	r3, [r3, #28]
 8005916:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800591a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800591e:	d124      	bne.n	800596a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005928:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005938:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	689a      	ldr	r2, [r3, #8]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f022 0201 	bic.w	r2, r2, #1
 8005948:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2220      	movs	r2, #32
 800594e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2220      	movs	r2, #32
 8005954:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2220      	movs	r2, #32
 800595a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e00f      	b.n	800598a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69da      	ldr	r2, [r3, #28]
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	4013      	ands	r3, r2
 8005974:	68ba      	ldr	r2, [r7, #8]
 8005976:	429a      	cmp	r2, r3
 8005978:	bf0c      	ite	eq
 800597a:	2301      	moveq	r3, #1
 800597c:	2300      	movne	r3, #0
 800597e:	b2db      	uxtb	r3, r3
 8005980:	461a      	mov	r2, r3
 8005982:	79fb      	ldrb	r3, [r7, #7]
 8005984:	429a      	cmp	r2, r3
 8005986:	d091      	beq.n	80058ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
	...

08005994 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005994:	b480      	push	{r7}
 8005996:	b085      	sub	sp, #20
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	4613      	mov	r3, r2
 80059a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	88fa      	ldrh	r2, [r7, #6]
 80059ac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	88fa      	ldrh	r2, [r7, #6]
 80059b4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059c6:	d10e      	bne.n	80059e6 <UART_Start_Receive_IT+0x52>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d105      	bne.n	80059dc <UART_Start_Receive_IT+0x48>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80059d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059da:	e02d      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	22ff      	movs	r2, #255	; 0xff
 80059e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059e4:	e028      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10d      	bne.n	8005a0a <UART_Start_Receive_IT+0x76>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d104      	bne.n	8005a00 <UART_Start_Receive_IT+0x6c>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	22ff      	movs	r2, #255	; 0xff
 80059fa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059fe:	e01b      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	227f      	movs	r2, #127	; 0x7f
 8005a04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a08:	e016      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005a12:	d10d      	bne.n	8005a30 <UART_Start_Receive_IT+0x9c>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d104      	bne.n	8005a26 <UART_Start_Receive_IT+0x92>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	227f      	movs	r2, #127	; 0x7f
 8005a20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a24:	e008      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	223f      	movs	r2, #63	; 0x3f
 8005a2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a2e:	e003      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2222      	movs	r2, #34	; 0x22
 8005a44:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689a      	ldr	r2, [r3, #8]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f042 0201 	orr.w	r2, r2, #1
 8005a54:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a5e:	d107      	bne.n	8005a70 <UART_Start_Receive_IT+0xdc>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d103      	bne.n	8005a70 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4a0c      	ldr	r2, [pc, #48]	; (8005a9c <UART_Start_Receive_IT+0x108>)
 8005a6c:	665a      	str	r2, [r3, #100]	; 0x64
 8005a6e:	e002      	b.n	8005a76 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	4a0b      	ldr	r2, [pc, #44]	; (8005aa0 <UART_Start_Receive_IT+0x10c>)
 8005a74:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8005a8c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr
 8005a9c:	08005c39 	.word	0x08005c39
 8005aa0:	08005b61 	.word	0x08005b61

08005aa4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005aba:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	689a      	ldr	r2, [r3, #8]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 0201 	bic.w	r2, r2, #1
 8005aca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d107      	bne.n	8005ae4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 0210 	bic.w	r2, r2, #16
 8005ae2:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2220      	movs	r2, #32
 8005ae8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005af6:	bf00      	nop
 8005af8:	370c      	adds	r7, #12
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b084      	sub	sp, #16
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f7ff fb85 	bl	8005230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b26:	bf00      	nop
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b082      	sub	sp, #8
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b44:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2220      	movs	r2, #32
 8005b4a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7ff fb62 	bl	800521c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b58:	bf00      	nop
 8005b5a:	3708      	adds	r7, #8
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005b6e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b74:	2b22      	cmp	r3, #34	; 0x22
 8005b76:	d151      	bne.n	8005c1c <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005b7e:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005b80:	89bb      	ldrh	r3, [r7, #12]
 8005b82:	b2d9      	uxtb	r1, r3
 8005b84:	89fb      	ldrh	r3, [r7, #14]
 8005b86:	b2da      	uxtb	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b8c:	400a      	ands	r2, r1
 8005b8e:	b2d2      	uxtb	r2, r2
 8005b90:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b96:	1c5a      	adds	r2, r3, #1
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d13a      	bne.n	8005c30 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005bc8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689a      	ldr	r2, [r3, #8]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 0201 	bic.w	r2, r2, #1
 8005bd8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2220      	movs	r2, #32
 8005bde:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d10f      	bne.n	8005c0e <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f022 0210 	bic.w	r2, r2, #16
 8005bfc:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005c04:	4619      	mov	r1, r3
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f7ff fb1c 	bl	8005244 <HAL_UARTEx_RxEventCallback>
 8005c0c:	e002      	b.n	8005c14 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f7fc f978 	bl	8001f04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c1a:	e009      	b.n	8005c30 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	8b1b      	ldrh	r3, [r3, #24]
 8005c22:	b29a      	uxth	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f042 0208 	orr.w	r2, r2, #8
 8005c2c:	b292      	uxth	r2, r2
 8005c2e:	831a      	strh	r2, [r3, #24]
}
 8005c30:	bf00      	nop
 8005c32:	3710      	adds	r7, #16
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005c46:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c4c:	2b22      	cmp	r3, #34	; 0x22
 8005c4e:	d151      	bne.n	8005cf4 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005c56:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c5c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8005c5e:	89ba      	ldrh	r2, [r7, #12]
 8005c60:	89fb      	ldrh	r3, [r7, #14]
 8005c62:	4013      	ands	r3, r2
 8005c64:	b29a      	uxth	r2, r3
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c6e:	1c9a      	adds	r2, r3, #2
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d13a      	bne.n	8005d08 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005ca0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	689a      	ldr	r2, [r3, #8]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f022 0201 	bic.w	r2, r2, #1
 8005cb0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d10f      	bne.n	8005ce6 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 0210 	bic.w	r2, r2, #16
 8005cd4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005cdc:	4619      	mov	r1, r3
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f7ff fab0 	bl	8005244 <HAL_UARTEx_RxEventCallback>
 8005ce4:	e002      	b.n	8005cec <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f7fc f90c 	bl	8001f04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005cf2:	e009      	b.n	8005d08 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	8b1b      	ldrh	r3, [r3, #24]
 8005cfa:	b29a      	uxth	r2, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f042 0208 	orr.w	r2, r2, #8
 8005d04:	b292      	uxth	r2, r2
 8005d06:	831a      	strh	r2, [r3, #24]
}
 8005d08:	bf00      	nop
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005d18:	bf00      	nop
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <__errno>:
 8005d24:	4b01      	ldr	r3, [pc, #4]	; (8005d2c <__errno+0x8>)
 8005d26:	6818      	ldr	r0, [r3, #0]
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	20000194 	.word	0x20000194

08005d30 <__libc_init_array>:
 8005d30:	b570      	push	{r4, r5, r6, lr}
 8005d32:	4d0d      	ldr	r5, [pc, #52]	; (8005d68 <__libc_init_array+0x38>)
 8005d34:	4c0d      	ldr	r4, [pc, #52]	; (8005d6c <__libc_init_array+0x3c>)
 8005d36:	1b64      	subs	r4, r4, r5
 8005d38:	10a4      	asrs	r4, r4, #2
 8005d3a:	2600      	movs	r6, #0
 8005d3c:	42a6      	cmp	r6, r4
 8005d3e:	d109      	bne.n	8005d54 <__libc_init_array+0x24>
 8005d40:	4d0b      	ldr	r5, [pc, #44]	; (8005d70 <__libc_init_array+0x40>)
 8005d42:	4c0c      	ldr	r4, [pc, #48]	; (8005d74 <__libc_init_array+0x44>)
 8005d44:	f002 fd68 	bl	8008818 <_init>
 8005d48:	1b64      	subs	r4, r4, r5
 8005d4a:	10a4      	asrs	r4, r4, #2
 8005d4c:	2600      	movs	r6, #0
 8005d4e:	42a6      	cmp	r6, r4
 8005d50:	d105      	bne.n	8005d5e <__libc_init_array+0x2e>
 8005d52:	bd70      	pop	{r4, r5, r6, pc}
 8005d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d58:	4798      	blx	r3
 8005d5a:	3601      	adds	r6, #1
 8005d5c:	e7ee      	b.n	8005d3c <__libc_init_array+0xc>
 8005d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d62:	4798      	blx	r3
 8005d64:	3601      	adds	r6, #1
 8005d66:	e7f2      	b.n	8005d4e <__libc_init_array+0x1e>
 8005d68:	080098a4 	.word	0x080098a4
 8005d6c:	080098a4 	.word	0x080098a4
 8005d70:	080098a4 	.word	0x080098a4
 8005d74:	080098a8 	.word	0x080098a8

08005d78 <memcpy>:
 8005d78:	440a      	add	r2, r1
 8005d7a:	4291      	cmp	r1, r2
 8005d7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d80:	d100      	bne.n	8005d84 <memcpy+0xc>
 8005d82:	4770      	bx	lr
 8005d84:	b510      	push	{r4, lr}
 8005d86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d8e:	4291      	cmp	r1, r2
 8005d90:	d1f9      	bne.n	8005d86 <memcpy+0xe>
 8005d92:	bd10      	pop	{r4, pc}

08005d94 <memset>:
 8005d94:	4402      	add	r2, r0
 8005d96:	4603      	mov	r3, r0
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d100      	bne.n	8005d9e <memset+0xa>
 8005d9c:	4770      	bx	lr
 8005d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8005da2:	e7f9      	b.n	8005d98 <memset+0x4>

08005da4 <__cvt>:
 8005da4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005da8:	ec55 4b10 	vmov	r4, r5, d0
 8005dac:	2d00      	cmp	r5, #0
 8005dae:	460e      	mov	r6, r1
 8005db0:	4619      	mov	r1, r3
 8005db2:	462b      	mov	r3, r5
 8005db4:	bfbb      	ittet	lt
 8005db6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005dba:	461d      	movlt	r5, r3
 8005dbc:	2300      	movge	r3, #0
 8005dbe:	232d      	movlt	r3, #45	; 0x2d
 8005dc0:	700b      	strb	r3, [r1, #0]
 8005dc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dc4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005dc8:	4691      	mov	r9, r2
 8005dca:	f023 0820 	bic.w	r8, r3, #32
 8005dce:	bfbc      	itt	lt
 8005dd0:	4622      	movlt	r2, r4
 8005dd2:	4614      	movlt	r4, r2
 8005dd4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005dd8:	d005      	beq.n	8005de6 <__cvt+0x42>
 8005dda:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005dde:	d100      	bne.n	8005de2 <__cvt+0x3e>
 8005de0:	3601      	adds	r6, #1
 8005de2:	2102      	movs	r1, #2
 8005de4:	e000      	b.n	8005de8 <__cvt+0x44>
 8005de6:	2103      	movs	r1, #3
 8005de8:	ab03      	add	r3, sp, #12
 8005dea:	9301      	str	r3, [sp, #4]
 8005dec:	ab02      	add	r3, sp, #8
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	ec45 4b10 	vmov	d0, r4, r5
 8005df4:	4653      	mov	r3, sl
 8005df6:	4632      	mov	r2, r6
 8005df8:	f000 fe02 	bl	8006a00 <_dtoa_r>
 8005dfc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e00:	4607      	mov	r7, r0
 8005e02:	d102      	bne.n	8005e0a <__cvt+0x66>
 8005e04:	f019 0f01 	tst.w	r9, #1
 8005e08:	d022      	beq.n	8005e50 <__cvt+0xac>
 8005e0a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e0e:	eb07 0906 	add.w	r9, r7, r6
 8005e12:	d110      	bne.n	8005e36 <__cvt+0x92>
 8005e14:	783b      	ldrb	r3, [r7, #0]
 8005e16:	2b30      	cmp	r3, #48	; 0x30
 8005e18:	d10a      	bne.n	8005e30 <__cvt+0x8c>
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	4620      	mov	r0, r4
 8005e20:	4629      	mov	r1, r5
 8005e22:	f7fa fe51 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e26:	b918      	cbnz	r0, 8005e30 <__cvt+0x8c>
 8005e28:	f1c6 0601 	rsb	r6, r6, #1
 8005e2c:	f8ca 6000 	str.w	r6, [sl]
 8005e30:	f8da 3000 	ldr.w	r3, [sl]
 8005e34:	4499      	add	r9, r3
 8005e36:	2200      	movs	r2, #0
 8005e38:	2300      	movs	r3, #0
 8005e3a:	4620      	mov	r0, r4
 8005e3c:	4629      	mov	r1, r5
 8005e3e:	f7fa fe43 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e42:	b108      	cbz	r0, 8005e48 <__cvt+0xa4>
 8005e44:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e48:	2230      	movs	r2, #48	; 0x30
 8005e4a:	9b03      	ldr	r3, [sp, #12]
 8005e4c:	454b      	cmp	r3, r9
 8005e4e:	d307      	bcc.n	8005e60 <__cvt+0xbc>
 8005e50:	9b03      	ldr	r3, [sp, #12]
 8005e52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e54:	1bdb      	subs	r3, r3, r7
 8005e56:	4638      	mov	r0, r7
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	b004      	add	sp, #16
 8005e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e60:	1c59      	adds	r1, r3, #1
 8005e62:	9103      	str	r1, [sp, #12]
 8005e64:	701a      	strb	r2, [r3, #0]
 8005e66:	e7f0      	b.n	8005e4a <__cvt+0xa6>

08005e68 <__exponent>:
 8005e68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2900      	cmp	r1, #0
 8005e6e:	bfb8      	it	lt
 8005e70:	4249      	neglt	r1, r1
 8005e72:	f803 2b02 	strb.w	r2, [r3], #2
 8005e76:	bfb4      	ite	lt
 8005e78:	222d      	movlt	r2, #45	; 0x2d
 8005e7a:	222b      	movge	r2, #43	; 0x2b
 8005e7c:	2909      	cmp	r1, #9
 8005e7e:	7042      	strb	r2, [r0, #1]
 8005e80:	dd2a      	ble.n	8005ed8 <__exponent+0x70>
 8005e82:	f10d 0407 	add.w	r4, sp, #7
 8005e86:	46a4      	mov	ip, r4
 8005e88:	270a      	movs	r7, #10
 8005e8a:	46a6      	mov	lr, r4
 8005e8c:	460a      	mov	r2, r1
 8005e8e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005e92:	fb07 1516 	mls	r5, r7, r6, r1
 8005e96:	3530      	adds	r5, #48	; 0x30
 8005e98:	2a63      	cmp	r2, #99	; 0x63
 8005e9a:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e9e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005ea2:	4631      	mov	r1, r6
 8005ea4:	dcf1      	bgt.n	8005e8a <__exponent+0x22>
 8005ea6:	3130      	adds	r1, #48	; 0x30
 8005ea8:	f1ae 0502 	sub.w	r5, lr, #2
 8005eac:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005eb0:	1c44      	adds	r4, r0, #1
 8005eb2:	4629      	mov	r1, r5
 8005eb4:	4561      	cmp	r1, ip
 8005eb6:	d30a      	bcc.n	8005ece <__exponent+0x66>
 8005eb8:	f10d 0209 	add.w	r2, sp, #9
 8005ebc:	eba2 020e 	sub.w	r2, r2, lr
 8005ec0:	4565      	cmp	r5, ip
 8005ec2:	bf88      	it	hi
 8005ec4:	2200      	movhi	r2, #0
 8005ec6:	4413      	add	r3, r2
 8005ec8:	1a18      	subs	r0, r3, r0
 8005eca:	b003      	add	sp, #12
 8005ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ed2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005ed6:	e7ed      	b.n	8005eb4 <__exponent+0x4c>
 8005ed8:	2330      	movs	r3, #48	; 0x30
 8005eda:	3130      	adds	r1, #48	; 0x30
 8005edc:	7083      	strb	r3, [r0, #2]
 8005ede:	70c1      	strb	r1, [r0, #3]
 8005ee0:	1d03      	adds	r3, r0, #4
 8005ee2:	e7f1      	b.n	8005ec8 <__exponent+0x60>

08005ee4 <_printf_float>:
 8005ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee8:	ed2d 8b02 	vpush	{d8}
 8005eec:	b08d      	sub	sp, #52	; 0x34
 8005eee:	460c      	mov	r4, r1
 8005ef0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005ef4:	4616      	mov	r6, r2
 8005ef6:	461f      	mov	r7, r3
 8005ef8:	4605      	mov	r5, r0
 8005efa:	f001 fd25 	bl	8007948 <_localeconv_r>
 8005efe:	f8d0 a000 	ldr.w	sl, [r0]
 8005f02:	4650      	mov	r0, sl
 8005f04:	f7fa f964 	bl	80001d0 <strlen>
 8005f08:	2300      	movs	r3, #0
 8005f0a:	930a      	str	r3, [sp, #40]	; 0x28
 8005f0c:	6823      	ldr	r3, [r4, #0]
 8005f0e:	9305      	str	r3, [sp, #20]
 8005f10:	f8d8 3000 	ldr.w	r3, [r8]
 8005f14:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005f18:	3307      	adds	r3, #7
 8005f1a:	f023 0307 	bic.w	r3, r3, #7
 8005f1e:	f103 0208 	add.w	r2, r3, #8
 8005f22:	f8c8 2000 	str.w	r2, [r8]
 8005f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005f2e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005f32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f36:	9307      	str	r3, [sp, #28]
 8005f38:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f3c:	ee08 0a10 	vmov	s16, r0
 8005f40:	4b9f      	ldr	r3, [pc, #636]	; (80061c0 <_printf_float+0x2dc>)
 8005f42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f46:	f04f 32ff 	mov.w	r2, #4294967295
 8005f4a:	f7fa fdef 	bl	8000b2c <__aeabi_dcmpun>
 8005f4e:	bb88      	cbnz	r0, 8005fb4 <_printf_float+0xd0>
 8005f50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f54:	4b9a      	ldr	r3, [pc, #616]	; (80061c0 <_printf_float+0x2dc>)
 8005f56:	f04f 32ff 	mov.w	r2, #4294967295
 8005f5a:	f7fa fdc9 	bl	8000af0 <__aeabi_dcmple>
 8005f5e:	bb48      	cbnz	r0, 8005fb4 <_printf_float+0xd0>
 8005f60:	2200      	movs	r2, #0
 8005f62:	2300      	movs	r3, #0
 8005f64:	4640      	mov	r0, r8
 8005f66:	4649      	mov	r1, r9
 8005f68:	f7fa fdb8 	bl	8000adc <__aeabi_dcmplt>
 8005f6c:	b110      	cbz	r0, 8005f74 <_printf_float+0x90>
 8005f6e:	232d      	movs	r3, #45	; 0x2d
 8005f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f74:	4b93      	ldr	r3, [pc, #588]	; (80061c4 <_printf_float+0x2e0>)
 8005f76:	4894      	ldr	r0, [pc, #592]	; (80061c8 <_printf_float+0x2e4>)
 8005f78:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005f7c:	bf94      	ite	ls
 8005f7e:	4698      	movls	r8, r3
 8005f80:	4680      	movhi	r8, r0
 8005f82:	2303      	movs	r3, #3
 8005f84:	6123      	str	r3, [r4, #16]
 8005f86:	9b05      	ldr	r3, [sp, #20]
 8005f88:	f023 0204 	bic.w	r2, r3, #4
 8005f8c:	6022      	str	r2, [r4, #0]
 8005f8e:	f04f 0900 	mov.w	r9, #0
 8005f92:	9700      	str	r7, [sp, #0]
 8005f94:	4633      	mov	r3, r6
 8005f96:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f98:	4621      	mov	r1, r4
 8005f9a:	4628      	mov	r0, r5
 8005f9c:	f000 f9d8 	bl	8006350 <_printf_common>
 8005fa0:	3001      	adds	r0, #1
 8005fa2:	f040 8090 	bne.w	80060c6 <_printf_float+0x1e2>
 8005fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8005faa:	b00d      	add	sp, #52	; 0x34
 8005fac:	ecbd 8b02 	vpop	{d8}
 8005fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fb4:	4642      	mov	r2, r8
 8005fb6:	464b      	mov	r3, r9
 8005fb8:	4640      	mov	r0, r8
 8005fba:	4649      	mov	r1, r9
 8005fbc:	f7fa fdb6 	bl	8000b2c <__aeabi_dcmpun>
 8005fc0:	b140      	cbz	r0, 8005fd4 <_printf_float+0xf0>
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	bfbc      	itt	lt
 8005fc8:	232d      	movlt	r3, #45	; 0x2d
 8005fca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005fce:	487f      	ldr	r0, [pc, #508]	; (80061cc <_printf_float+0x2e8>)
 8005fd0:	4b7f      	ldr	r3, [pc, #508]	; (80061d0 <_printf_float+0x2ec>)
 8005fd2:	e7d1      	b.n	8005f78 <_printf_float+0x94>
 8005fd4:	6863      	ldr	r3, [r4, #4]
 8005fd6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005fda:	9206      	str	r2, [sp, #24]
 8005fdc:	1c5a      	adds	r2, r3, #1
 8005fde:	d13f      	bne.n	8006060 <_printf_float+0x17c>
 8005fe0:	2306      	movs	r3, #6
 8005fe2:	6063      	str	r3, [r4, #4]
 8005fe4:	9b05      	ldr	r3, [sp, #20]
 8005fe6:	6861      	ldr	r1, [r4, #4]
 8005fe8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005fec:	2300      	movs	r3, #0
 8005fee:	9303      	str	r3, [sp, #12]
 8005ff0:	ab0a      	add	r3, sp, #40	; 0x28
 8005ff2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005ff6:	ab09      	add	r3, sp, #36	; 0x24
 8005ff8:	ec49 8b10 	vmov	d0, r8, r9
 8005ffc:	9300      	str	r3, [sp, #0]
 8005ffe:	6022      	str	r2, [r4, #0]
 8006000:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006004:	4628      	mov	r0, r5
 8006006:	f7ff fecd 	bl	8005da4 <__cvt>
 800600a:	9b06      	ldr	r3, [sp, #24]
 800600c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800600e:	2b47      	cmp	r3, #71	; 0x47
 8006010:	4680      	mov	r8, r0
 8006012:	d108      	bne.n	8006026 <_printf_float+0x142>
 8006014:	1cc8      	adds	r0, r1, #3
 8006016:	db02      	blt.n	800601e <_printf_float+0x13a>
 8006018:	6863      	ldr	r3, [r4, #4]
 800601a:	4299      	cmp	r1, r3
 800601c:	dd41      	ble.n	80060a2 <_printf_float+0x1be>
 800601e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006022:	fa5f fb8b 	uxtb.w	fp, fp
 8006026:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800602a:	d820      	bhi.n	800606e <_printf_float+0x18a>
 800602c:	3901      	subs	r1, #1
 800602e:	465a      	mov	r2, fp
 8006030:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006034:	9109      	str	r1, [sp, #36]	; 0x24
 8006036:	f7ff ff17 	bl	8005e68 <__exponent>
 800603a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800603c:	1813      	adds	r3, r2, r0
 800603e:	2a01      	cmp	r2, #1
 8006040:	4681      	mov	r9, r0
 8006042:	6123      	str	r3, [r4, #16]
 8006044:	dc02      	bgt.n	800604c <_printf_float+0x168>
 8006046:	6822      	ldr	r2, [r4, #0]
 8006048:	07d2      	lsls	r2, r2, #31
 800604a:	d501      	bpl.n	8006050 <_printf_float+0x16c>
 800604c:	3301      	adds	r3, #1
 800604e:	6123      	str	r3, [r4, #16]
 8006050:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006054:	2b00      	cmp	r3, #0
 8006056:	d09c      	beq.n	8005f92 <_printf_float+0xae>
 8006058:	232d      	movs	r3, #45	; 0x2d
 800605a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800605e:	e798      	b.n	8005f92 <_printf_float+0xae>
 8006060:	9a06      	ldr	r2, [sp, #24]
 8006062:	2a47      	cmp	r2, #71	; 0x47
 8006064:	d1be      	bne.n	8005fe4 <_printf_float+0x100>
 8006066:	2b00      	cmp	r3, #0
 8006068:	d1bc      	bne.n	8005fe4 <_printf_float+0x100>
 800606a:	2301      	movs	r3, #1
 800606c:	e7b9      	b.n	8005fe2 <_printf_float+0xfe>
 800606e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006072:	d118      	bne.n	80060a6 <_printf_float+0x1c2>
 8006074:	2900      	cmp	r1, #0
 8006076:	6863      	ldr	r3, [r4, #4]
 8006078:	dd0b      	ble.n	8006092 <_printf_float+0x1ae>
 800607a:	6121      	str	r1, [r4, #16]
 800607c:	b913      	cbnz	r3, 8006084 <_printf_float+0x1a0>
 800607e:	6822      	ldr	r2, [r4, #0]
 8006080:	07d0      	lsls	r0, r2, #31
 8006082:	d502      	bpl.n	800608a <_printf_float+0x1a6>
 8006084:	3301      	adds	r3, #1
 8006086:	440b      	add	r3, r1
 8006088:	6123      	str	r3, [r4, #16]
 800608a:	65a1      	str	r1, [r4, #88]	; 0x58
 800608c:	f04f 0900 	mov.w	r9, #0
 8006090:	e7de      	b.n	8006050 <_printf_float+0x16c>
 8006092:	b913      	cbnz	r3, 800609a <_printf_float+0x1b6>
 8006094:	6822      	ldr	r2, [r4, #0]
 8006096:	07d2      	lsls	r2, r2, #31
 8006098:	d501      	bpl.n	800609e <_printf_float+0x1ba>
 800609a:	3302      	adds	r3, #2
 800609c:	e7f4      	b.n	8006088 <_printf_float+0x1a4>
 800609e:	2301      	movs	r3, #1
 80060a0:	e7f2      	b.n	8006088 <_printf_float+0x1a4>
 80060a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80060a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060a8:	4299      	cmp	r1, r3
 80060aa:	db05      	blt.n	80060b8 <_printf_float+0x1d4>
 80060ac:	6823      	ldr	r3, [r4, #0]
 80060ae:	6121      	str	r1, [r4, #16]
 80060b0:	07d8      	lsls	r0, r3, #31
 80060b2:	d5ea      	bpl.n	800608a <_printf_float+0x1a6>
 80060b4:	1c4b      	adds	r3, r1, #1
 80060b6:	e7e7      	b.n	8006088 <_printf_float+0x1a4>
 80060b8:	2900      	cmp	r1, #0
 80060ba:	bfd4      	ite	le
 80060bc:	f1c1 0202 	rsble	r2, r1, #2
 80060c0:	2201      	movgt	r2, #1
 80060c2:	4413      	add	r3, r2
 80060c4:	e7e0      	b.n	8006088 <_printf_float+0x1a4>
 80060c6:	6823      	ldr	r3, [r4, #0]
 80060c8:	055a      	lsls	r2, r3, #21
 80060ca:	d407      	bmi.n	80060dc <_printf_float+0x1f8>
 80060cc:	6923      	ldr	r3, [r4, #16]
 80060ce:	4642      	mov	r2, r8
 80060d0:	4631      	mov	r1, r6
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b8      	blx	r7
 80060d6:	3001      	adds	r0, #1
 80060d8:	d12c      	bne.n	8006134 <_printf_float+0x250>
 80060da:	e764      	b.n	8005fa6 <_printf_float+0xc2>
 80060dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80060e0:	f240 80e0 	bls.w	80062a4 <_printf_float+0x3c0>
 80060e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060e8:	2200      	movs	r2, #0
 80060ea:	2300      	movs	r3, #0
 80060ec:	f7fa fcec 	bl	8000ac8 <__aeabi_dcmpeq>
 80060f0:	2800      	cmp	r0, #0
 80060f2:	d034      	beq.n	800615e <_printf_float+0x27a>
 80060f4:	4a37      	ldr	r2, [pc, #220]	; (80061d4 <_printf_float+0x2f0>)
 80060f6:	2301      	movs	r3, #1
 80060f8:	4631      	mov	r1, r6
 80060fa:	4628      	mov	r0, r5
 80060fc:	47b8      	blx	r7
 80060fe:	3001      	adds	r0, #1
 8006100:	f43f af51 	beq.w	8005fa6 <_printf_float+0xc2>
 8006104:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006108:	429a      	cmp	r2, r3
 800610a:	db02      	blt.n	8006112 <_printf_float+0x22e>
 800610c:	6823      	ldr	r3, [r4, #0]
 800610e:	07d8      	lsls	r0, r3, #31
 8006110:	d510      	bpl.n	8006134 <_printf_float+0x250>
 8006112:	ee18 3a10 	vmov	r3, s16
 8006116:	4652      	mov	r2, sl
 8006118:	4631      	mov	r1, r6
 800611a:	4628      	mov	r0, r5
 800611c:	47b8      	blx	r7
 800611e:	3001      	adds	r0, #1
 8006120:	f43f af41 	beq.w	8005fa6 <_printf_float+0xc2>
 8006124:	f04f 0800 	mov.w	r8, #0
 8006128:	f104 091a 	add.w	r9, r4, #26
 800612c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800612e:	3b01      	subs	r3, #1
 8006130:	4543      	cmp	r3, r8
 8006132:	dc09      	bgt.n	8006148 <_printf_float+0x264>
 8006134:	6823      	ldr	r3, [r4, #0]
 8006136:	079b      	lsls	r3, r3, #30
 8006138:	f100 8105 	bmi.w	8006346 <_printf_float+0x462>
 800613c:	68e0      	ldr	r0, [r4, #12]
 800613e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006140:	4298      	cmp	r0, r3
 8006142:	bfb8      	it	lt
 8006144:	4618      	movlt	r0, r3
 8006146:	e730      	b.n	8005faa <_printf_float+0xc6>
 8006148:	2301      	movs	r3, #1
 800614a:	464a      	mov	r2, r9
 800614c:	4631      	mov	r1, r6
 800614e:	4628      	mov	r0, r5
 8006150:	47b8      	blx	r7
 8006152:	3001      	adds	r0, #1
 8006154:	f43f af27 	beq.w	8005fa6 <_printf_float+0xc2>
 8006158:	f108 0801 	add.w	r8, r8, #1
 800615c:	e7e6      	b.n	800612c <_printf_float+0x248>
 800615e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006160:	2b00      	cmp	r3, #0
 8006162:	dc39      	bgt.n	80061d8 <_printf_float+0x2f4>
 8006164:	4a1b      	ldr	r2, [pc, #108]	; (80061d4 <_printf_float+0x2f0>)
 8006166:	2301      	movs	r3, #1
 8006168:	4631      	mov	r1, r6
 800616a:	4628      	mov	r0, r5
 800616c:	47b8      	blx	r7
 800616e:	3001      	adds	r0, #1
 8006170:	f43f af19 	beq.w	8005fa6 <_printf_float+0xc2>
 8006174:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006178:	4313      	orrs	r3, r2
 800617a:	d102      	bne.n	8006182 <_printf_float+0x29e>
 800617c:	6823      	ldr	r3, [r4, #0]
 800617e:	07d9      	lsls	r1, r3, #31
 8006180:	d5d8      	bpl.n	8006134 <_printf_float+0x250>
 8006182:	ee18 3a10 	vmov	r3, s16
 8006186:	4652      	mov	r2, sl
 8006188:	4631      	mov	r1, r6
 800618a:	4628      	mov	r0, r5
 800618c:	47b8      	blx	r7
 800618e:	3001      	adds	r0, #1
 8006190:	f43f af09 	beq.w	8005fa6 <_printf_float+0xc2>
 8006194:	f04f 0900 	mov.w	r9, #0
 8006198:	f104 0a1a 	add.w	sl, r4, #26
 800619c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800619e:	425b      	negs	r3, r3
 80061a0:	454b      	cmp	r3, r9
 80061a2:	dc01      	bgt.n	80061a8 <_printf_float+0x2c4>
 80061a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061a6:	e792      	b.n	80060ce <_printf_float+0x1ea>
 80061a8:	2301      	movs	r3, #1
 80061aa:	4652      	mov	r2, sl
 80061ac:	4631      	mov	r1, r6
 80061ae:	4628      	mov	r0, r5
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f43f aef7 	beq.w	8005fa6 <_printf_float+0xc2>
 80061b8:	f109 0901 	add.w	r9, r9, #1
 80061bc:	e7ee      	b.n	800619c <_printf_float+0x2b8>
 80061be:	bf00      	nop
 80061c0:	7fefffff 	.word	0x7fefffff
 80061c4:	080094c0 	.word	0x080094c0
 80061c8:	080094c4 	.word	0x080094c4
 80061cc:	080094cc 	.word	0x080094cc
 80061d0:	080094c8 	.word	0x080094c8
 80061d4:	080094d0 	.word	0x080094d0
 80061d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061dc:	429a      	cmp	r2, r3
 80061de:	bfa8      	it	ge
 80061e0:	461a      	movge	r2, r3
 80061e2:	2a00      	cmp	r2, #0
 80061e4:	4691      	mov	r9, r2
 80061e6:	dc37      	bgt.n	8006258 <_printf_float+0x374>
 80061e8:	f04f 0b00 	mov.w	fp, #0
 80061ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061f0:	f104 021a 	add.w	r2, r4, #26
 80061f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061f6:	9305      	str	r3, [sp, #20]
 80061f8:	eba3 0309 	sub.w	r3, r3, r9
 80061fc:	455b      	cmp	r3, fp
 80061fe:	dc33      	bgt.n	8006268 <_printf_float+0x384>
 8006200:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006204:	429a      	cmp	r2, r3
 8006206:	db3b      	blt.n	8006280 <_printf_float+0x39c>
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	07da      	lsls	r2, r3, #31
 800620c:	d438      	bmi.n	8006280 <_printf_float+0x39c>
 800620e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006210:	9b05      	ldr	r3, [sp, #20]
 8006212:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	eba2 0901 	sub.w	r9, r2, r1
 800621a:	4599      	cmp	r9, r3
 800621c:	bfa8      	it	ge
 800621e:	4699      	movge	r9, r3
 8006220:	f1b9 0f00 	cmp.w	r9, #0
 8006224:	dc35      	bgt.n	8006292 <_printf_float+0x3ae>
 8006226:	f04f 0800 	mov.w	r8, #0
 800622a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800622e:	f104 0a1a 	add.w	sl, r4, #26
 8006232:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006236:	1a9b      	subs	r3, r3, r2
 8006238:	eba3 0309 	sub.w	r3, r3, r9
 800623c:	4543      	cmp	r3, r8
 800623e:	f77f af79 	ble.w	8006134 <_printf_float+0x250>
 8006242:	2301      	movs	r3, #1
 8006244:	4652      	mov	r2, sl
 8006246:	4631      	mov	r1, r6
 8006248:	4628      	mov	r0, r5
 800624a:	47b8      	blx	r7
 800624c:	3001      	adds	r0, #1
 800624e:	f43f aeaa 	beq.w	8005fa6 <_printf_float+0xc2>
 8006252:	f108 0801 	add.w	r8, r8, #1
 8006256:	e7ec      	b.n	8006232 <_printf_float+0x34e>
 8006258:	4613      	mov	r3, r2
 800625a:	4631      	mov	r1, r6
 800625c:	4642      	mov	r2, r8
 800625e:	4628      	mov	r0, r5
 8006260:	47b8      	blx	r7
 8006262:	3001      	adds	r0, #1
 8006264:	d1c0      	bne.n	80061e8 <_printf_float+0x304>
 8006266:	e69e      	b.n	8005fa6 <_printf_float+0xc2>
 8006268:	2301      	movs	r3, #1
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	9205      	str	r2, [sp, #20]
 8006270:	47b8      	blx	r7
 8006272:	3001      	adds	r0, #1
 8006274:	f43f ae97 	beq.w	8005fa6 <_printf_float+0xc2>
 8006278:	9a05      	ldr	r2, [sp, #20]
 800627a:	f10b 0b01 	add.w	fp, fp, #1
 800627e:	e7b9      	b.n	80061f4 <_printf_float+0x310>
 8006280:	ee18 3a10 	vmov	r3, s16
 8006284:	4652      	mov	r2, sl
 8006286:	4631      	mov	r1, r6
 8006288:	4628      	mov	r0, r5
 800628a:	47b8      	blx	r7
 800628c:	3001      	adds	r0, #1
 800628e:	d1be      	bne.n	800620e <_printf_float+0x32a>
 8006290:	e689      	b.n	8005fa6 <_printf_float+0xc2>
 8006292:	9a05      	ldr	r2, [sp, #20]
 8006294:	464b      	mov	r3, r9
 8006296:	4442      	add	r2, r8
 8006298:	4631      	mov	r1, r6
 800629a:	4628      	mov	r0, r5
 800629c:	47b8      	blx	r7
 800629e:	3001      	adds	r0, #1
 80062a0:	d1c1      	bne.n	8006226 <_printf_float+0x342>
 80062a2:	e680      	b.n	8005fa6 <_printf_float+0xc2>
 80062a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062a6:	2a01      	cmp	r2, #1
 80062a8:	dc01      	bgt.n	80062ae <_printf_float+0x3ca>
 80062aa:	07db      	lsls	r3, r3, #31
 80062ac:	d538      	bpl.n	8006320 <_printf_float+0x43c>
 80062ae:	2301      	movs	r3, #1
 80062b0:	4642      	mov	r2, r8
 80062b2:	4631      	mov	r1, r6
 80062b4:	4628      	mov	r0, r5
 80062b6:	47b8      	blx	r7
 80062b8:	3001      	adds	r0, #1
 80062ba:	f43f ae74 	beq.w	8005fa6 <_printf_float+0xc2>
 80062be:	ee18 3a10 	vmov	r3, s16
 80062c2:	4652      	mov	r2, sl
 80062c4:	4631      	mov	r1, r6
 80062c6:	4628      	mov	r0, r5
 80062c8:	47b8      	blx	r7
 80062ca:	3001      	adds	r0, #1
 80062cc:	f43f ae6b 	beq.w	8005fa6 <_printf_float+0xc2>
 80062d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062d4:	2200      	movs	r2, #0
 80062d6:	2300      	movs	r3, #0
 80062d8:	f7fa fbf6 	bl	8000ac8 <__aeabi_dcmpeq>
 80062dc:	b9d8      	cbnz	r0, 8006316 <_printf_float+0x432>
 80062de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062e0:	f108 0201 	add.w	r2, r8, #1
 80062e4:	3b01      	subs	r3, #1
 80062e6:	4631      	mov	r1, r6
 80062e8:	4628      	mov	r0, r5
 80062ea:	47b8      	blx	r7
 80062ec:	3001      	adds	r0, #1
 80062ee:	d10e      	bne.n	800630e <_printf_float+0x42a>
 80062f0:	e659      	b.n	8005fa6 <_printf_float+0xc2>
 80062f2:	2301      	movs	r3, #1
 80062f4:	4652      	mov	r2, sl
 80062f6:	4631      	mov	r1, r6
 80062f8:	4628      	mov	r0, r5
 80062fa:	47b8      	blx	r7
 80062fc:	3001      	adds	r0, #1
 80062fe:	f43f ae52 	beq.w	8005fa6 <_printf_float+0xc2>
 8006302:	f108 0801 	add.w	r8, r8, #1
 8006306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006308:	3b01      	subs	r3, #1
 800630a:	4543      	cmp	r3, r8
 800630c:	dcf1      	bgt.n	80062f2 <_printf_float+0x40e>
 800630e:	464b      	mov	r3, r9
 8006310:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006314:	e6dc      	b.n	80060d0 <_printf_float+0x1ec>
 8006316:	f04f 0800 	mov.w	r8, #0
 800631a:	f104 0a1a 	add.w	sl, r4, #26
 800631e:	e7f2      	b.n	8006306 <_printf_float+0x422>
 8006320:	2301      	movs	r3, #1
 8006322:	4642      	mov	r2, r8
 8006324:	e7df      	b.n	80062e6 <_printf_float+0x402>
 8006326:	2301      	movs	r3, #1
 8006328:	464a      	mov	r2, r9
 800632a:	4631      	mov	r1, r6
 800632c:	4628      	mov	r0, r5
 800632e:	47b8      	blx	r7
 8006330:	3001      	adds	r0, #1
 8006332:	f43f ae38 	beq.w	8005fa6 <_printf_float+0xc2>
 8006336:	f108 0801 	add.w	r8, r8, #1
 800633a:	68e3      	ldr	r3, [r4, #12]
 800633c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800633e:	1a5b      	subs	r3, r3, r1
 8006340:	4543      	cmp	r3, r8
 8006342:	dcf0      	bgt.n	8006326 <_printf_float+0x442>
 8006344:	e6fa      	b.n	800613c <_printf_float+0x258>
 8006346:	f04f 0800 	mov.w	r8, #0
 800634a:	f104 0919 	add.w	r9, r4, #25
 800634e:	e7f4      	b.n	800633a <_printf_float+0x456>

08006350 <_printf_common>:
 8006350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006354:	4616      	mov	r6, r2
 8006356:	4699      	mov	r9, r3
 8006358:	688a      	ldr	r2, [r1, #8]
 800635a:	690b      	ldr	r3, [r1, #16]
 800635c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006360:	4293      	cmp	r3, r2
 8006362:	bfb8      	it	lt
 8006364:	4613      	movlt	r3, r2
 8006366:	6033      	str	r3, [r6, #0]
 8006368:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800636c:	4607      	mov	r7, r0
 800636e:	460c      	mov	r4, r1
 8006370:	b10a      	cbz	r2, 8006376 <_printf_common+0x26>
 8006372:	3301      	adds	r3, #1
 8006374:	6033      	str	r3, [r6, #0]
 8006376:	6823      	ldr	r3, [r4, #0]
 8006378:	0699      	lsls	r1, r3, #26
 800637a:	bf42      	ittt	mi
 800637c:	6833      	ldrmi	r3, [r6, #0]
 800637e:	3302      	addmi	r3, #2
 8006380:	6033      	strmi	r3, [r6, #0]
 8006382:	6825      	ldr	r5, [r4, #0]
 8006384:	f015 0506 	ands.w	r5, r5, #6
 8006388:	d106      	bne.n	8006398 <_printf_common+0x48>
 800638a:	f104 0a19 	add.w	sl, r4, #25
 800638e:	68e3      	ldr	r3, [r4, #12]
 8006390:	6832      	ldr	r2, [r6, #0]
 8006392:	1a9b      	subs	r3, r3, r2
 8006394:	42ab      	cmp	r3, r5
 8006396:	dc26      	bgt.n	80063e6 <_printf_common+0x96>
 8006398:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800639c:	1e13      	subs	r3, r2, #0
 800639e:	6822      	ldr	r2, [r4, #0]
 80063a0:	bf18      	it	ne
 80063a2:	2301      	movne	r3, #1
 80063a4:	0692      	lsls	r2, r2, #26
 80063a6:	d42b      	bmi.n	8006400 <_printf_common+0xb0>
 80063a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063ac:	4649      	mov	r1, r9
 80063ae:	4638      	mov	r0, r7
 80063b0:	47c0      	blx	r8
 80063b2:	3001      	adds	r0, #1
 80063b4:	d01e      	beq.n	80063f4 <_printf_common+0xa4>
 80063b6:	6823      	ldr	r3, [r4, #0]
 80063b8:	68e5      	ldr	r5, [r4, #12]
 80063ba:	6832      	ldr	r2, [r6, #0]
 80063bc:	f003 0306 	and.w	r3, r3, #6
 80063c0:	2b04      	cmp	r3, #4
 80063c2:	bf08      	it	eq
 80063c4:	1aad      	subeq	r5, r5, r2
 80063c6:	68a3      	ldr	r3, [r4, #8]
 80063c8:	6922      	ldr	r2, [r4, #16]
 80063ca:	bf0c      	ite	eq
 80063cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063d0:	2500      	movne	r5, #0
 80063d2:	4293      	cmp	r3, r2
 80063d4:	bfc4      	itt	gt
 80063d6:	1a9b      	subgt	r3, r3, r2
 80063d8:	18ed      	addgt	r5, r5, r3
 80063da:	2600      	movs	r6, #0
 80063dc:	341a      	adds	r4, #26
 80063de:	42b5      	cmp	r5, r6
 80063e0:	d11a      	bne.n	8006418 <_printf_common+0xc8>
 80063e2:	2000      	movs	r0, #0
 80063e4:	e008      	b.n	80063f8 <_printf_common+0xa8>
 80063e6:	2301      	movs	r3, #1
 80063e8:	4652      	mov	r2, sl
 80063ea:	4649      	mov	r1, r9
 80063ec:	4638      	mov	r0, r7
 80063ee:	47c0      	blx	r8
 80063f0:	3001      	adds	r0, #1
 80063f2:	d103      	bne.n	80063fc <_printf_common+0xac>
 80063f4:	f04f 30ff 	mov.w	r0, #4294967295
 80063f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063fc:	3501      	adds	r5, #1
 80063fe:	e7c6      	b.n	800638e <_printf_common+0x3e>
 8006400:	18e1      	adds	r1, r4, r3
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	2030      	movs	r0, #48	; 0x30
 8006406:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800640a:	4422      	add	r2, r4
 800640c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006410:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006414:	3302      	adds	r3, #2
 8006416:	e7c7      	b.n	80063a8 <_printf_common+0x58>
 8006418:	2301      	movs	r3, #1
 800641a:	4622      	mov	r2, r4
 800641c:	4649      	mov	r1, r9
 800641e:	4638      	mov	r0, r7
 8006420:	47c0      	blx	r8
 8006422:	3001      	adds	r0, #1
 8006424:	d0e6      	beq.n	80063f4 <_printf_common+0xa4>
 8006426:	3601      	adds	r6, #1
 8006428:	e7d9      	b.n	80063de <_printf_common+0x8e>
	...

0800642c <_printf_i>:
 800642c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006430:	460c      	mov	r4, r1
 8006432:	4691      	mov	r9, r2
 8006434:	7e27      	ldrb	r7, [r4, #24]
 8006436:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006438:	2f78      	cmp	r7, #120	; 0x78
 800643a:	4680      	mov	r8, r0
 800643c:	469a      	mov	sl, r3
 800643e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006442:	d807      	bhi.n	8006454 <_printf_i+0x28>
 8006444:	2f62      	cmp	r7, #98	; 0x62
 8006446:	d80a      	bhi.n	800645e <_printf_i+0x32>
 8006448:	2f00      	cmp	r7, #0
 800644a:	f000 80d8 	beq.w	80065fe <_printf_i+0x1d2>
 800644e:	2f58      	cmp	r7, #88	; 0x58
 8006450:	f000 80a3 	beq.w	800659a <_printf_i+0x16e>
 8006454:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006458:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800645c:	e03a      	b.n	80064d4 <_printf_i+0xa8>
 800645e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006462:	2b15      	cmp	r3, #21
 8006464:	d8f6      	bhi.n	8006454 <_printf_i+0x28>
 8006466:	a001      	add	r0, pc, #4	; (adr r0, 800646c <_printf_i+0x40>)
 8006468:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800646c:	080064c5 	.word	0x080064c5
 8006470:	080064d9 	.word	0x080064d9
 8006474:	08006455 	.word	0x08006455
 8006478:	08006455 	.word	0x08006455
 800647c:	08006455 	.word	0x08006455
 8006480:	08006455 	.word	0x08006455
 8006484:	080064d9 	.word	0x080064d9
 8006488:	08006455 	.word	0x08006455
 800648c:	08006455 	.word	0x08006455
 8006490:	08006455 	.word	0x08006455
 8006494:	08006455 	.word	0x08006455
 8006498:	080065e5 	.word	0x080065e5
 800649c:	08006509 	.word	0x08006509
 80064a0:	080065c7 	.word	0x080065c7
 80064a4:	08006455 	.word	0x08006455
 80064a8:	08006455 	.word	0x08006455
 80064ac:	08006607 	.word	0x08006607
 80064b0:	08006455 	.word	0x08006455
 80064b4:	08006509 	.word	0x08006509
 80064b8:	08006455 	.word	0x08006455
 80064bc:	08006455 	.word	0x08006455
 80064c0:	080065cf 	.word	0x080065cf
 80064c4:	680b      	ldr	r3, [r1, #0]
 80064c6:	1d1a      	adds	r2, r3, #4
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	600a      	str	r2, [r1, #0]
 80064cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80064d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064d4:	2301      	movs	r3, #1
 80064d6:	e0a3      	b.n	8006620 <_printf_i+0x1f4>
 80064d8:	6825      	ldr	r5, [r4, #0]
 80064da:	6808      	ldr	r0, [r1, #0]
 80064dc:	062e      	lsls	r6, r5, #24
 80064de:	f100 0304 	add.w	r3, r0, #4
 80064e2:	d50a      	bpl.n	80064fa <_printf_i+0xce>
 80064e4:	6805      	ldr	r5, [r0, #0]
 80064e6:	600b      	str	r3, [r1, #0]
 80064e8:	2d00      	cmp	r5, #0
 80064ea:	da03      	bge.n	80064f4 <_printf_i+0xc8>
 80064ec:	232d      	movs	r3, #45	; 0x2d
 80064ee:	426d      	negs	r5, r5
 80064f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064f4:	485e      	ldr	r0, [pc, #376]	; (8006670 <_printf_i+0x244>)
 80064f6:	230a      	movs	r3, #10
 80064f8:	e019      	b.n	800652e <_printf_i+0x102>
 80064fa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80064fe:	6805      	ldr	r5, [r0, #0]
 8006500:	600b      	str	r3, [r1, #0]
 8006502:	bf18      	it	ne
 8006504:	b22d      	sxthne	r5, r5
 8006506:	e7ef      	b.n	80064e8 <_printf_i+0xbc>
 8006508:	680b      	ldr	r3, [r1, #0]
 800650a:	6825      	ldr	r5, [r4, #0]
 800650c:	1d18      	adds	r0, r3, #4
 800650e:	6008      	str	r0, [r1, #0]
 8006510:	0628      	lsls	r0, r5, #24
 8006512:	d501      	bpl.n	8006518 <_printf_i+0xec>
 8006514:	681d      	ldr	r5, [r3, #0]
 8006516:	e002      	b.n	800651e <_printf_i+0xf2>
 8006518:	0669      	lsls	r1, r5, #25
 800651a:	d5fb      	bpl.n	8006514 <_printf_i+0xe8>
 800651c:	881d      	ldrh	r5, [r3, #0]
 800651e:	4854      	ldr	r0, [pc, #336]	; (8006670 <_printf_i+0x244>)
 8006520:	2f6f      	cmp	r7, #111	; 0x6f
 8006522:	bf0c      	ite	eq
 8006524:	2308      	moveq	r3, #8
 8006526:	230a      	movne	r3, #10
 8006528:	2100      	movs	r1, #0
 800652a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800652e:	6866      	ldr	r6, [r4, #4]
 8006530:	60a6      	str	r6, [r4, #8]
 8006532:	2e00      	cmp	r6, #0
 8006534:	bfa2      	ittt	ge
 8006536:	6821      	ldrge	r1, [r4, #0]
 8006538:	f021 0104 	bicge.w	r1, r1, #4
 800653c:	6021      	strge	r1, [r4, #0]
 800653e:	b90d      	cbnz	r5, 8006544 <_printf_i+0x118>
 8006540:	2e00      	cmp	r6, #0
 8006542:	d04d      	beq.n	80065e0 <_printf_i+0x1b4>
 8006544:	4616      	mov	r6, r2
 8006546:	fbb5 f1f3 	udiv	r1, r5, r3
 800654a:	fb03 5711 	mls	r7, r3, r1, r5
 800654e:	5dc7      	ldrb	r7, [r0, r7]
 8006550:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006554:	462f      	mov	r7, r5
 8006556:	42bb      	cmp	r3, r7
 8006558:	460d      	mov	r5, r1
 800655a:	d9f4      	bls.n	8006546 <_printf_i+0x11a>
 800655c:	2b08      	cmp	r3, #8
 800655e:	d10b      	bne.n	8006578 <_printf_i+0x14c>
 8006560:	6823      	ldr	r3, [r4, #0]
 8006562:	07df      	lsls	r7, r3, #31
 8006564:	d508      	bpl.n	8006578 <_printf_i+0x14c>
 8006566:	6923      	ldr	r3, [r4, #16]
 8006568:	6861      	ldr	r1, [r4, #4]
 800656a:	4299      	cmp	r1, r3
 800656c:	bfde      	ittt	le
 800656e:	2330      	movle	r3, #48	; 0x30
 8006570:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006574:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006578:	1b92      	subs	r2, r2, r6
 800657a:	6122      	str	r2, [r4, #16]
 800657c:	f8cd a000 	str.w	sl, [sp]
 8006580:	464b      	mov	r3, r9
 8006582:	aa03      	add	r2, sp, #12
 8006584:	4621      	mov	r1, r4
 8006586:	4640      	mov	r0, r8
 8006588:	f7ff fee2 	bl	8006350 <_printf_common>
 800658c:	3001      	adds	r0, #1
 800658e:	d14c      	bne.n	800662a <_printf_i+0x1fe>
 8006590:	f04f 30ff 	mov.w	r0, #4294967295
 8006594:	b004      	add	sp, #16
 8006596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659a:	4835      	ldr	r0, [pc, #212]	; (8006670 <_printf_i+0x244>)
 800659c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065a0:	6823      	ldr	r3, [r4, #0]
 80065a2:	680e      	ldr	r6, [r1, #0]
 80065a4:	061f      	lsls	r7, r3, #24
 80065a6:	f856 5b04 	ldr.w	r5, [r6], #4
 80065aa:	600e      	str	r6, [r1, #0]
 80065ac:	d514      	bpl.n	80065d8 <_printf_i+0x1ac>
 80065ae:	07d9      	lsls	r1, r3, #31
 80065b0:	bf44      	itt	mi
 80065b2:	f043 0320 	orrmi.w	r3, r3, #32
 80065b6:	6023      	strmi	r3, [r4, #0]
 80065b8:	b91d      	cbnz	r5, 80065c2 <_printf_i+0x196>
 80065ba:	6823      	ldr	r3, [r4, #0]
 80065bc:	f023 0320 	bic.w	r3, r3, #32
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	2310      	movs	r3, #16
 80065c4:	e7b0      	b.n	8006528 <_printf_i+0xfc>
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	f043 0320 	orr.w	r3, r3, #32
 80065cc:	6023      	str	r3, [r4, #0]
 80065ce:	2378      	movs	r3, #120	; 0x78
 80065d0:	4828      	ldr	r0, [pc, #160]	; (8006674 <_printf_i+0x248>)
 80065d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065d6:	e7e3      	b.n	80065a0 <_printf_i+0x174>
 80065d8:	065e      	lsls	r6, r3, #25
 80065da:	bf48      	it	mi
 80065dc:	b2ad      	uxthmi	r5, r5
 80065de:	e7e6      	b.n	80065ae <_printf_i+0x182>
 80065e0:	4616      	mov	r6, r2
 80065e2:	e7bb      	b.n	800655c <_printf_i+0x130>
 80065e4:	680b      	ldr	r3, [r1, #0]
 80065e6:	6826      	ldr	r6, [r4, #0]
 80065e8:	6960      	ldr	r0, [r4, #20]
 80065ea:	1d1d      	adds	r5, r3, #4
 80065ec:	600d      	str	r5, [r1, #0]
 80065ee:	0635      	lsls	r5, r6, #24
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	d501      	bpl.n	80065f8 <_printf_i+0x1cc>
 80065f4:	6018      	str	r0, [r3, #0]
 80065f6:	e002      	b.n	80065fe <_printf_i+0x1d2>
 80065f8:	0671      	lsls	r1, r6, #25
 80065fa:	d5fb      	bpl.n	80065f4 <_printf_i+0x1c8>
 80065fc:	8018      	strh	r0, [r3, #0]
 80065fe:	2300      	movs	r3, #0
 8006600:	6123      	str	r3, [r4, #16]
 8006602:	4616      	mov	r6, r2
 8006604:	e7ba      	b.n	800657c <_printf_i+0x150>
 8006606:	680b      	ldr	r3, [r1, #0]
 8006608:	1d1a      	adds	r2, r3, #4
 800660a:	600a      	str	r2, [r1, #0]
 800660c:	681e      	ldr	r6, [r3, #0]
 800660e:	6862      	ldr	r2, [r4, #4]
 8006610:	2100      	movs	r1, #0
 8006612:	4630      	mov	r0, r6
 8006614:	f7f9 fde4 	bl	80001e0 <memchr>
 8006618:	b108      	cbz	r0, 800661e <_printf_i+0x1f2>
 800661a:	1b80      	subs	r0, r0, r6
 800661c:	6060      	str	r0, [r4, #4]
 800661e:	6863      	ldr	r3, [r4, #4]
 8006620:	6123      	str	r3, [r4, #16]
 8006622:	2300      	movs	r3, #0
 8006624:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006628:	e7a8      	b.n	800657c <_printf_i+0x150>
 800662a:	6923      	ldr	r3, [r4, #16]
 800662c:	4632      	mov	r2, r6
 800662e:	4649      	mov	r1, r9
 8006630:	4640      	mov	r0, r8
 8006632:	47d0      	blx	sl
 8006634:	3001      	adds	r0, #1
 8006636:	d0ab      	beq.n	8006590 <_printf_i+0x164>
 8006638:	6823      	ldr	r3, [r4, #0]
 800663a:	079b      	lsls	r3, r3, #30
 800663c:	d413      	bmi.n	8006666 <_printf_i+0x23a>
 800663e:	68e0      	ldr	r0, [r4, #12]
 8006640:	9b03      	ldr	r3, [sp, #12]
 8006642:	4298      	cmp	r0, r3
 8006644:	bfb8      	it	lt
 8006646:	4618      	movlt	r0, r3
 8006648:	e7a4      	b.n	8006594 <_printf_i+0x168>
 800664a:	2301      	movs	r3, #1
 800664c:	4632      	mov	r2, r6
 800664e:	4649      	mov	r1, r9
 8006650:	4640      	mov	r0, r8
 8006652:	47d0      	blx	sl
 8006654:	3001      	adds	r0, #1
 8006656:	d09b      	beq.n	8006590 <_printf_i+0x164>
 8006658:	3501      	adds	r5, #1
 800665a:	68e3      	ldr	r3, [r4, #12]
 800665c:	9903      	ldr	r1, [sp, #12]
 800665e:	1a5b      	subs	r3, r3, r1
 8006660:	42ab      	cmp	r3, r5
 8006662:	dcf2      	bgt.n	800664a <_printf_i+0x21e>
 8006664:	e7eb      	b.n	800663e <_printf_i+0x212>
 8006666:	2500      	movs	r5, #0
 8006668:	f104 0619 	add.w	r6, r4, #25
 800666c:	e7f5      	b.n	800665a <_printf_i+0x22e>
 800666e:	bf00      	nop
 8006670:	080094d2 	.word	0x080094d2
 8006674:	080094e3 	.word	0x080094e3

08006678 <_puts_r>:
 8006678:	b570      	push	{r4, r5, r6, lr}
 800667a:	460e      	mov	r6, r1
 800667c:	4605      	mov	r5, r0
 800667e:	b118      	cbz	r0, 8006688 <_puts_r+0x10>
 8006680:	6983      	ldr	r3, [r0, #24]
 8006682:	b90b      	cbnz	r3, 8006688 <_puts_r+0x10>
 8006684:	f001 f8c2 	bl	800780c <__sinit>
 8006688:	69ab      	ldr	r3, [r5, #24]
 800668a:	68ac      	ldr	r4, [r5, #8]
 800668c:	b913      	cbnz	r3, 8006694 <_puts_r+0x1c>
 800668e:	4628      	mov	r0, r5
 8006690:	f001 f8bc 	bl	800780c <__sinit>
 8006694:	4b2c      	ldr	r3, [pc, #176]	; (8006748 <_puts_r+0xd0>)
 8006696:	429c      	cmp	r4, r3
 8006698:	d120      	bne.n	80066dc <_puts_r+0x64>
 800669a:	686c      	ldr	r4, [r5, #4]
 800669c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800669e:	07db      	lsls	r3, r3, #31
 80066a0:	d405      	bmi.n	80066ae <_puts_r+0x36>
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	0598      	lsls	r0, r3, #22
 80066a6:	d402      	bmi.n	80066ae <_puts_r+0x36>
 80066a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066aa:	f001 f952 	bl	8007952 <__retarget_lock_acquire_recursive>
 80066ae:	89a3      	ldrh	r3, [r4, #12]
 80066b0:	0719      	lsls	r1, r3, #28
 80066b2:	d51d      	bpl.n	80066f0 <_puts_r+0x78>
 80066b4:	6923      	ldr	r3, [r4, #16]
 80066b6:	b1db      	cbz	r3, 80066f0 <_puts_r+0x78>
 80066b8:	3e01      	subs	r6, #1
 80066ba:	68a3      	ldr	r3, [r4, #8]
 80066bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80066c0:	3b01      	subs	r3, #1
 80066c2:	60a3      	str	r3, [r4, #8]
 80066c4:	bb39      	cbnz	r1, 8006716 <_puts_r+0x9e>
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	da38      	bge.n	800673c <_puts_r+0xc4>
 80066ca:	4622      	mov	r2, r4
 80066cc:	210a      	movs	r1, #10
 80066ce:	4628      	mov	r0, r5
 80066d0:	f000 f848 	bl	8006764 <__swbuf_r>
 80066d4:	3001      	adds	r0, #1
 80066d6:	d011      	beq.n	80066fc <_puts_r+0x84>
 80066d8:	250a      	movs	r5, #10
 80066da:	e011      	b.n	8006700 <_puts_r+0x88>
 80066dc:	4b1b      	ldr	r3, [pc, #108]	; (800674c <_puts_r+0xd4>)
 80066de:	429c      	cmp	r4, r3
 80066e0:	d101      	bne.n	80066e6 <_puts_r+0x6e>
 80066e2:	68ac      	ldr	r4, [r5, #8]
 80066e4:	e7da      	b.n	800669c <_puts_r+0x24>
 80066e6:	4b1a      	ldr	r3, [pc, #104]	; (8006750 <_puts_r+0xd8>)
 80066e8:	429c      	cmp	r4, r3
 80066ea:	bf08      	it	eq
 80066ec:	68ec      	ldreq	r4, [r5, #12]
 80066ee:	e7d5      	b.n	800669c <_puts_r+0x24>
 80066f0:	4621      	mov	r1, r4
 80066f2:	4628      	mov	r0, r5
 80066f4:	f000 f888 	bl	8006808 <__swsetup_r>
 80066f8:	2800      	cmp	r0, #0
 80066fa:	d0dd      	beq.n	80066b8 <_puts_r+0x40>
 80066fc:	f04f 35ff 	mov.w	r5, #4294967295
 8006700:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006702:	07da      	lsls	r2, r3, #31
 8006704:	d405      	bmi.n	8006712 <_puts_r+0x9a>
 8006706:	89a3      	ldrh	r3, [r4, #12]
 8006708:	059b      	lsls	r3, r3, #22
 800670a:	d402      	bmi.n	8006712 <_puts_r+0x9a>
 800670c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800670e:	f001 f921 	bl	8007954 <__retarget_lock_release_recursive>
 8006712:	4628      	mov	r0, r5
 8006714:	bd70      	pop	{r4, r5, r6, pc}
 8006716:	2b00      	cmp	r3, #0
 8006718:	da04      	bge.n	8006724 <_puts_r+0xac>
 800671a:	69a2      	ldr	r2, [r4, #24]
 800671c:	429a      	cmp	r2, r3
 800671e:	dc06      	bgt.n	800672e <_puts_r+0xb6>
 8006720:	290a      	cmp	r1, #10
 8006722:	d004      	beq.n	800672e <_puts_r+0xb6>
 8006724:	6823      	ldr	r3, [r4, #0]
 8006726:	1c5a      	adds	r2, r3, #1
 8006728:	6022      	str	r2, [r4, #0]
 800672a:	7019      	strb	r1, [r3, #0]
 800672c:	e7c5      	b.n	80066ba <_puts_r+0x42>
 800672e:	4622      	mov	r2, r4
 8006730:	4628      	mov	r0, r5
 8006732:	f000 f817 	bl	8006764 <__swbuf_r>
 8006736:	3001      	adds	r0, #1
 8006738:	d1bf      	bne.n	80066ba <_puts_r+0x42>
 800673a:	e7df      	b.n	80066fc <_puts_r+0x84>
 800673c:	6823      	ldr	r3, [r4, #0]
 800673e:	250a      	movs	r5, #10
 8006740:	1c5a      	adds	r2, r3, #1
 8006742:	6022      	str	r2, [r4, #0]
 8006744:	701d      	strb	r5, [r3, #0]
 8006746:	e7db      	b.n	8006700 <_puts_r+0x88>
 8006748:	080095a8 	.word	0x080095a8
 800674c:	080095c8 	.word	0x080095c8
 8006750:	08009588 	.word	0x08009588

08006754 <puts>:
 8006754:	4b02      	ldr	r3, [pc, #8]	; (8006760 <puts+0xc>)
 8006756:	4601      	mov	r1, r0
 8006758:	6818      	ldr	r0, [r3, #0]
 800675a:	f7ff bf8d 	b.w	8006678 <_puts_r>
 800675e:	bf00      	nop
 8006760:	20000194 	.word	0x20000194

08006764 <__swbuf_r>:
 8006764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006766:	460e      	mov	r6, r1
 8006768:	4614      	mov	r4, r2
 800676a:	4605      	mov	r5, r0
 800676c:	b118      	cbz	r0, 8006776 <__swbuf_r+0x12>
 800676e:	6983      	ldr	r3, [r0, #24]
 8006770:	b90b      	cbnz	r3, 8006776 <__swbuf_r+0x12>
 8006772:	f001 f84b 	bl	800780c <__sinit>
 8006776:	4b21      	ldr	r3, [pc, #132]	; (80067fc <__swbuf_r+0x98>)
 8006778:	429c      	cmp	r4, r3
 800677a:	d12b      	bne.n	80067d4 <__swbuf_r+0x70>
 800677c:	686c      	ldr	r4, [r5, #4]
 800677e:	69a3      	ldr	r3, [r4, #24]
 8006780:	60a3      	str	r3, [r4, #8]
 8006782:	89a3      	ldrh	r3, [r4, #12]
 8006784:	071a      	lsls	r2, r3, #28
 8006786:	d52f      	bpl.n	80067e8 <__swbuf_r+0x84>
 8006788:	6923      	ldr	r3, [r4, #16]
 800678a:	b36b      	cbz	r3, 80067e8 <__swbuf_r+0x84>
 800678c:	6923      	ldr	r3, [r4, #16]
 800678e:	6820      	ldr	r0, [r4, #0]
 8006790:	1ac0      	subs	r0, r0, r3
 8006792:	6963      	ldr	r3, [r4, #20]
 8006794:	b2f6      	uxtb	r6, r6
 8006796:	4283      	cmp	r3, r0
 8006798:	4637      	mov	r7, r6
 800679a:	dc04      	bgt.n	80067a6 <__swbuf_r+0x42>
 800679c:	4621      	mov	r1, r4
 800679e:	4628      	mov	r0, r5
 80067a0:	f000 ffa0 	bl	80076e4 <_fflush_r>
 80067a4:	bb30      	cbnz	r0, 80067f4 <__swbuf_r+0x90>
 80067a6:	68a3      	ldr	r3, [r4, #8]
 80067a8:	3b01      	subs	r3, #1
 80067aa:	60a3      	str	r3, [r4, #8]
 80067ac:	6823      	ldr	r3, [r4, #0]
 80067ae:	1c5a      	adds	r2, r3, #1
 80067b0:	6022      	str	r2, [r4, #0]
 80067b2:	701e      	strb	r6, [r3, #0]
 80067b4:	6963      	ldr	r3, [r4, #20]
 80067b6:	3001      	adds	r0, #1
 80067b8:	4283      	cmp	r3, r0
 80067ba:	d004      	beq.n	80067c6 <__swbuf_r+0x62>
 80067bc:	89a3      	ldrh	r3, [r4, #12]
 80067be:	07db      	lsls	r3, r3, #31
 80067c0:	d506      	bpl.n	80067d0 <__swbuf_r+0x6c>
 80067c2:	2e0a      	cmp	r6, #10
 80067c4:	d104      	bne.n	80067d0 <__swbuf_r+0x6c>
 80067c6:	4621      	mov	r1, r4
 80067c8:	4628      	mov	r0, r5
 80067ca:	f000 ff8b 	bl	80076e4 <_fflush_r>
 80067ce:	b988      	cbnz	r0, 80067f4 <__swbuf_r+0x90>
 80067d0:	4638      	mov	r0, r7
 80067d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067d4:	4b0a      	ldr	r3, [pc, #40]	; (8006800 <__swbuf_r+0x9c>)
 80067d6:	429c      	cmp	r4, r3
 80067d8:	d101      	bne.n	80067de <__swbuf_r+0x7a>
 80067da:	68ac      	ldr	r4, [r5, #8]
 80067dc:	e7cf      	b.n	800677e <__swbuf_r+0x1a>
 80067de:	4b09      	ldr	r3, [pc, #36]	; (8006804 <__swbuf_r+0xa0>)
 80067e0:	429c      	cmp	r4, r3
 80067e2:	bf08      	it	eq
 80067e4:	68ec      	ldreq	r4, [r5, #12]
 80067e6:	e7ca      	b.n	800677e <__swbuf_r+0x1a>
 80067e8:	4621      	mov	r1, r4
 80067ea:	4628      	mov	r0, r5
 80067ec:	f000 f80c 	bl	8006808 <__swsetup_r>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	d0cb      	beq.n	800678c <__swbuf_r+0x28>
 80067f4:	f04f 37ff 	mov.w	r7, #4294967295
 80067f8:	e7ea      	b.n	80067d0 <__swbuf_r+0x6c>
 80067fa:	bf00      	nop
 80067fc:	080095a8 	.word	0x080095a8
 8006800:	080095c8 	.word	0x080095c8
 8006804:	08009588 	.word	0x08009588

08006808 <__swsetup_r>:
 8006808:	4b32      	ldr	r3, [pc, #200]	; (80068d4 <__swsetup_r+0xcc>)
 800680a:	b570      	push	{r4, r5, r6, lr}
 800680c:	681d      	ldr	r5, [r3, #0]
 800680e:	4606      	mov	r6, r0
 8006810:	460c      	mov	r4, r1
 8006812:	b125      	cbz	r5, 800681e <__swsetup_r+0x16>
 8006814:	69ab      	ldr	r3, [r5, #24]
 8006816:	b913      	cbnz	r3, 800681e <__swsetup_r+0x16>
 8006818:	4628      	mov	r0, r5
 800681a:	f000 fff7 	bl	800780c <__sinit>
 800681e:	4b2e      	ldr	r3, [pc, #184]	; (80068d8 <__swsetup_r+0xd0>)
 8006820:	429c      	cmp	r4, r3
 8006822:	d10f      	bne.n	8006844 <__swsetup_r+0x3c>
 8006824:	686c      	ldr	r4, [r5, #4]
 8006826:	89a3      	ldrh	r3, [r4, #12]
 8006828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800682c:	0719      	lsls	r1, r3, #28
 800682e:	d42c      	bmi.n	800688a <__swsetup_r+0x82>
 8006830:	06dd      	lsls	r5, r3, #27
 8006832:	d411      	bmi.n	8006858 <__swsetup_r+0x50>
 8006834:	2309      	movs	r3, #9
 8006836:	6033      	str	r3, [r6, #0]
 8006838:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800683c:	81a3      	strh	r3, [r4, #12]
 800683e:	f04f 30ff 	mov.w	r0, #4294967295
 8006842:	e03e      	b.n	80068c2 <__swsetup_r+0xba>
 8006844:	4b25      	ldr	r3, [pc, #148]	; (80068dc <__swsetup_r+0xd4>)
 8006846:	429c      	cmp	r4, r3
 8006848:	d101      	bne.n	800684e <__swsetup_r+0x46>
 800684a:	68ac      	ldr	r4, [r5, #8]
 800684c:	e7eb      	b.n	8006826 <__swsetup_r+0x1e>
 800684e:	4b24      	ldr	r3, [pc, #144]	; (80068e0 <__swsetup_r+0xd8>)
 8006850:	429c      	cmp	r4, r3
 8006852:	bf08      	it	eq
 8006854:	68ec      	ldreq	r4, [r5, #12]
 8006856:	e7e6      	b.n	8006826 <__swsetup_r+0x1e>
 8006858:	0758      	lsls	r0, r3, #29
 800685a:	d512      	bpl.n	8006882 <__swsetup_r+0x7a>
 800685c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800685e:	b141      	cbz	r1, 8006872 <__swsetup_r+0x6a>
 8006860:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006864:	4299      	cmp	r1, r3
 8006866:	d002      	beq.n	800686e <__swsetup_r+0x66>
 8006868:	4630      	mov	r0, r6
 800686a:	f001 fc6f 	bl	800814c <_free_r>
 800686e:	2300      	movs	r3, #0
 8006870:	6363      	str	r3, [r4, #52]	; 0x34
 8006872:	89a3      	ldrh	r3, [r4, #12]
 8006874:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006878:	81a3      	strh	r3, [r4, #12]
 800687a:	2300      	movs	r3, #0
 800687c:	6063      	str	r3, [r4, #4]
 800687e:	6923      	ldr	r3, [r4, #16]
 8006880:	6023      	str	r3, [r4, #0]
 8006882:	89a3      	ldrh	r3, [r4, #12]
 8006884:	f043 0308 	orr.w	r3, r3, #8
 8006888:	81a3      	strh	r3, [r4, #12]
 800688a:	6923      	ldr	r3, [r4, #16]
 800688c:	b94b      	cbnz	r3, 80068a2 <__swsetup_r+0x9a>
 800688e:	89a3      	ldrh	r3, [r4, #12]
 8006890:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006894:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006898:	d003      	beq.n	80068a2 <__swsetup_r+0x9a>
 800689a:	4621      	mov	r1, r4
 800689c:	4630      	mov	r0, r6
 800689e:	f001 f87f 	bl	80079a0 <__smakebuf_r>
 80068a2:	89a0      	ldrh	r0, [r4, #12]
 80068a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80068a8:	f010 0301 	ands.w	r3, r0, #1
 80068ac:	d00a      	beq.n	80068c4 <__swsetup_r+0xbc>
 80068ae:	2300      	movs	r3, #0
 80068b0:	60a3      	str	r3, [r4, #8]
 80068b2:	6963      	ldr	r3, [r4, #20]
 80068b4:	425b      	negs	r3, r3
 80068b6:	61a3      	str	r3, [r4, #24]
 80068b8:	6923      	ldr	r3, [r4, #16]
 80068ba:	b943      	cbnz	r3, 80068ce <__swsetup_r+0xc6>
 80068bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80068c0:	d1ba      	bne.n	8006838 <__swsetup_r+0x30>
 80068c2:	bd70      	pop	{r4, r5, r6, pc}
 80068c4:	0781      	lsls	r1, r0, #30
 80068c6:	bf58      	it	pl
 80068c8:	6963      	ldrpl	r3, [r4, #20]
 80068ca:	60a3      	str	r3, [r4, #8]
 80068cc:	e7f4      	b.n	80068b8 <__swsetup_r+0xb0>
 80068ce:	2000      	movs	r0, #0
 80068d0:	e7f7      	b.n	80068c2 <__swsetup_r+0xba>
 80068d2:	bf00      	nop
 80068d4:	20000194 	.word	0x20000194
 80068d8:	080095a8 	.word	0x080095a8
 80068dc:	080095c8 	.word	0x080095c8
 80068e0:	08009588 	.word	0x08009588

080068e4 <quorem>:
 80068e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e8:	6903      	ldr	r3, [r0, #16]
 80068ea:	690c      	ldr	r4, [r1, #16]
 80068ec:	42a3      	cmp	r3, r4
 80068ee:	4607      	mov	r7, r0
 80068f0:	f2c0 8081 	blt.w	80069f6 <quorem+0x112>
 80068f4:	3c01      	subs	r4, #1
 80068f6:	f101 0814 	add.w	r8, r1, #20
 80068fa:	f100 0514 	add.w	r5, r0, #20
 80068fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006902:	9301      	str	r3, [sp, #4]
 8006904:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006908:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800690c:	3301      	adds	r3, #1
 800690e:	429a      	cmp	r2, r3
 8006910:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006914:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006918:	fbb2 f6f3 	udiv	r6, r2, r3
 800691c:	d331      	bcc.n	8006982 <quorem+0x9e>
 800691e:	f04f 0e00 	mov.w	lr, #0
 8006922:	4640      	mov	r0, r8
 8006924:	46ac      	mov	ip, r5
 8006926:	46f2      	mov	sl, lr
 8006928:	f850 2b04 	ldr.w	r2, [r0], #4
 800692c:	b293      	uxth	r3, r2
 800692e:	fb06 e303 	mla	r3, r6, r3, lr
 8006932:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006936:	b29b      	uxth	r3, r3
 8006938:	ebaa 0303 	sub.w	r3, sl, r3
 800693c:	0c12      	lsrs	r2, r2, #16
 800693e:	f8dc a000 	ldr.w	sl, [ip]
 8006942:	fb06 e202 	mla	r2, r6, r2, lr
 8006946:	fa13 f38a 	uxtah	r3, r3, sl
 800694a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800694e:	fa1f fa82 	uxth.w	sl, r2
 8006952:	f8dc 2000 	ldr.w	r2, [ip]
 8006956:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800695a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800695e:	b29b      	uxth	r3, r3
 8006960:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006964:	4581      	cmp	r9, r0
 8006966:	f84c 3b04 	str.w	r3, [ip], #4
 800696a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800696e:	d2db      	bcs.n	8006928 <quorem+0x44>
 8006970:	f855 300b 	ldr.w	r3, [r5, fp]
 8006974:	b92b      	cbnz	r3, 8006982 <quorem+0x9e>
 8006976:	9b01      	ldr	r3, [sp, #4]
 8006978:	3b04      	subs	r3, #4
 800697a:	429d      	cmp	r5, r3
 800697c:	461a      	mov	r2, r3
 800697e:	d32e      	bcc.n	80069de <quorem+0xfa>
 8006980:	613c      	str	r4, [r7, #16]
 8006982:	4638      	mov	r0, r7
 8006984:	f001 fad2 	bl	8007f2c <__mcmp>
 8006988:	2800      	cmp	r0, #0
 800698a:	db24      	blt.n	80069d6 <quorem+0xf2>
 800698c:	3601      	adds	r6, #1
 800698e:	4628      	mov	r0, r5
 8006990:	f04f 0c00 	mov.w	ip, #0
 8006994:	f858 2b04 	ldr.w	r2, [r8], #4
 8006998:	f8d0 e000 	ldr.w	lr, [r0]
 800699c:	b293      	uxth	r3, r2
 800699e:	ebac 0303 	sub.w	r3, ip, r3
 80069a2:	0c12      	lsrs	r2, r2, #16
 80069a4:	fa13 f38e 	uxtah	r3, r3, lr
 80069a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80069ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069b6:	45c1      	cmp	r9, r8
 80069b8:	f840 3b04 	str.w	r3, [r0], #4
 80069bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80069c0:	d2e8      	bcs.n	8006994 <quorem+0xb0>
 80069c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069ca:	b922      	cbnz	r2, 80069d6 <quorem+0xf2>
 80069cc:	3b04      	subs	r3, #4
 80069ce:	429d      	cmp	r5, r3
 80069d0:	461a      	mov	r2, r3
 80069d2:	d30a      	bcc.n	80069ea <quorem+0x106>
 80069d4:	613c      	str	r4, [r7, #16]
 80069d6:	4630      	mov	r0, r6
 80069d8:	b003      	add	sp, #12
 80069da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069de:	6812      	ldr	r2, [r2, #0]
 80069e0:	3b04      	subs	r3, #4
 80069e2:	2a00      	cmp	r2, #0
 80069e4:	d1cc      	bne.n	8006980 <quorem+0x9c>
 80069e6:	3c01      	subs	r4, #1
 80069e8:	e7c7      	b.n	800697a <quorem+0x96>
 80069ea:	6812      	ldr	r2, [r2, #0]
 80069ec:	3b04      	subs	r3, #4
 80069ee:	2a00      	cmp	r2, #0
 80069f0:	d1f0      	bne.n	80069d4 <quorem+0xf0>
 80069f2:	3c01      	subs	r4, #1
 80069f4:	e7eb      	b.n	80069ce <quorem+0xea>
 80069f6:	2000      	movs	r0, #0
 80069f8:	e7ee      	b.n	80069d8 <quorem+0xf4>
 80069fa:	0000      	movs	r0, r0
 80069fc:	0000      	movs	r0, r0
	...

08006a00 <_dtoa_r>:
 8006a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a04:	ed2d 8b02 	vpush	{d8}
 8006a08:	ec57 6b10 	vmov	r6, r7, d0
 8006a0c:	b095      	sub	sp, #84	; 0x54
 8006a0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006a10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006a14:	9105      	str	r1, [sp, #20]
 8006a16:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	9209      	str	r2, [sp, #36]	; 0x24
 8006a1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a20:	b975      	cbnz	r5, 8006a40 <_dtoa_r+0x40>
 8006a22:	2010      	movs	r0, #16
 8006a24:	f000 fffc 	bl	8007a20 <malloc>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	6260      	str	r0, [r4, #36]	; 0x24
 8006a2c:	b920      	cbnz	r0, 8006a38 <_dtoa_r+0x38>
 8006a2e:	4bb2      	ldr	r3, [pc, #712]	; (8006cf8 <_dtoa_r+0x2f8>)
 8006a30:	21ea      	movs	r1, #234	; 0xea
 8006a32:	48b2      	ldr	r0, [pc, #712]	; (8006cfc <_dtoa_r+0x2fc>)
 8006a34:	f001 fc9a 	bl	800836c <__assert_func>
 8006a38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006a3c:	6005      	str	r5, [r0, #0]
 8006a3e:	60c5      	str	r5, [r0, #12]
 8006a40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a42:	6819      	ldr	r1, [r3, #0]
 8006a44:	b151      	cbz	r1, 8006a5c <_dtoa_r+0x5c>
 8006a46:	685a      	ldr	r2, [r3, #4]
 8006a48:	604a      	str	r2, [r1, #4]
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	4093      	lsls	r3, r2
 8006a4e:	608b      	str	r3, [r1, #8]
 8006a50:	4620      	mov	r0, r4
 8006a52:	f001 f82d 	bl	8007ab0 <_Bfree>
 8006a56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a58:	2200      	movs	r2, #0
 8006a5a:	601a      	str	r2, [r3, #0]
 8006a5c:	1e3b      	subs	r3, r7, #0
 8006a5e:	bfb9      	ittee	lt
 8006a60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006a64:	9303      	strlt	r3, [sp, #12]
 8006a66:	2300      	movge	r3, #0
 8006a68:	f8c8 3000 	strge.w	r3, [r8]
 8006a6c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006a70:	4ba3      	ldr	r3, [pc, #652]	; (8006d00 <_dtoa_r+0x300>)
 8006a72:	bfbc      	itt	lt
 8006a74:	2201      	movlt	r2, #1
 8006a76:	f8c8 2000 	strlt.w	r2, [r8]
 8006a7a:	ea33 0309 	bics.w	r3, r3, r9
 8006a7e:	d11b      	bne.n	8006ab8 <_dtoa_r+0xb8>
 8006a80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006a82:	f242 730f 	movw	r3, #9999	; 0x270f
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a8c:	4333      	orrs	r3, r6
 8006a8e:	f000 857a 	beq.w	8007586 <_dtoa_r+0xb86>
 8006a92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a94:	b963      	cbnz	r3, 8006ab0 <_dtoa_r+0xb0>
 8006a96:	4b9b      	ldr	r3, [pc, #620]	; (8006d04 <_dtoa_r+0x304>)
 8006a98:	e024      	b.n	8006ae4 <_dtoa_r+0xe4>
 8006a9a:	4b9b      	ldr	r3, [pc, #620]	; (8006d08 <_dtoa_r+0x308>)
 8006a9c:	9300      	str	r3, [sp, #0]
 8006a9e:	3308      	adds	r3, #8
 8006aa0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006aa2:	6013      	str	r3, [r2, #0]
 8006aa4:	9800      	ldr	r0, [sp, #0]
 8006aa6:	b015      	add	sp, #84	; 0x54
 8006aa8:	ecbd 8b02 	vpop	{d8}
 8006aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab0:	4b94      	ldr	r3, [pc, #592]	; (8006d04 <_dtoa_r+0x304>)
 8006ab2:	9300      	str	r3, [sp, #0]
 8006ab4:	3303      	adds	r3, #3
 8006ab6:	e7f3      	b.n	8006aa0 <_dtoa_r+0xa0>
 8006ab8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006abc:	2200      	movs	r2, #0
 8006abe:	ec51 0b17 	vmov	r0, r1, d7
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006ac8:	f7f9 fffe 	bl	8000ac8 <__aeabi_dcmpeq>
 8006acc:	4680      	mov	r8, r0
 8006ace:	b158      	cbz	r0, 8006ae8 <_dtoa_r+0xe8>
 8006ad0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	6013      	str	r3, [r2, #0]
 8006ad6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	f000 8551 	beq.w	8007580 <_dtoa_r+0xb80>
 8006ade:	488b      	ldr	r0, [pc, #556]	; (8006d0c <_dtoa_r+0x30c>)
 8006ae0:	6018      	str	r0, [r3, #0]
 8006ae2:	1e43      	subs	r3, r0, #1
 8006ae4:	9300      	str	r3, [sp, #0]
 8006ae6:	e7dd      	b.n	8006aa4 <_dtoa_r+0xa4>
 8006ae8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006aec:	aa12      	add	r2, sp, #72	; 0x48
 8006aee:	a913      	add	r1, sp, #76	; 0x4c
 8006af0:	4620      	mov	r0, r4
 8006af2:	f001 fabf 	bl	8008074 <__d2b>
 8006af6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006afa:	4683      	mov	fp, r0
 8006afc:	2d00      	cmp	r5, #0
 8006afe:	d07c      	beq.n	8006bfa <_dtoa_r+0x1fa>
 8006b00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b02:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006b06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b0a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006b0e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006b12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006b16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006b1a:	4b7d      	ldr	r3, [pc, #500]	; (8006d10 <_dtoa_r+0x310>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	4630      	mov	r0, r6
 8006b20:	4639      	mov	r1, r7
 8006b22:	f7f9 fbb1 	bl	8000288 <__aeabi_dsub>
 8006b26:	a36e      	add	r3, pc, #440	; (adr r3, 8006ce0 <_dtoa_r+0x2e0>)
 8006b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2c:	f7f9 fd64 	bl	80005f8 <__aeabi_dmul>
 8006b30:	a36d      	add	r3, pc, #436	; (adr r3, 8006ce8 <_dtoa_r+0x2e8>)
 8006b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b36:	f7f9 fba9 	bl	800028c <__adddf3>
 8006b3a:	4606      	mov	r6, r0
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	460f      	mov	r7, r1
 8006b40:	f7f9 fcf0 	bl	8000524 <__aeabi_i2d>
 8006b44:	a36a      	add	r3, pc, #424	; (adr r3, 8006cf0 <_dtoa_r+0x2f0>)
 8006b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b4a:	f7f9 fd55 	bl	80005f8 <__aeabi_dmul>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	460b      	mov	r3, r1
 8006b52:	4630      	mov	r0, r6
 8006b54:	4639      	mov	r1, r7
 8006b56:	f7f9 fb99 	bl	800028c <__adddf3>
 8006b5a:	4606      	mov	r6, r0
 8006b5c:	460f      	mov	r7, r1
 8006b5e:	f7f9 fffb 	bl	8000b58 <__aeabi_d2iz>
 8006b62:	2200      	movs	r2, #0
 8006b64:	4682      	mov	sl, r0
 8006b66:	2300      	movs	r3, #0
 8006b68:	4630      	mov	r0, r6
 8006b6a:	4639      	mov	r1, r7
 8006b6c:	f7f9 ffb6 	bl	8000adc <__aeabi_dcmplt>
 8006b70:	b148      	cbz	r0, 8006b86 <_dtoa_r+0x186>
 8006b72:	4650      	mov	r0, sl
 8006b74:	f7f9 fcd6 	bl	8000524 <__aeabi_i2d>
 8006b78:	4632      	mov	r2, r6
 8006b7a:	463b      	mov	r3, r7
 8006b7c:	f7f9 ffa4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b80:	b908      	cbnz	r0, 8006b86 <_dtoa_r+0x186>
 8006b82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b86:	f1ba 0f16 	cmp.w	sl, #22
 8006b8a:	d854      	bhi.n	8006c36 <_dtoa_r+0x236>
 8006b8c:	4b61      	ldr	r3, [pc, #388]	; (8006d14 <_dtoa_r+0x314>)
 8006b8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b9a:	f7f9 ff9f 	bl	8000adc <__aeabi_dcmplt>
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	d04b      	beq.n	8006c3a <_dtoa_r+0x23a>
 8006ba2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	930e      	str	r3, [sp, #56]	; 0x38
 8006baa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bac:	1b5d      	subs	r5, r3, r5
 8006bae:	1e6b      	subs	r3, r5, #1
 8006bb0:	9304      	str	r3, [sp, #16]
 8006bb2:	bf43      	ittte	mi
 8006bb4:	2300      	movmi	r3, #0
 8006bb6:	f1c5 0801 	rsbmi	r8, r5, #1
 8006bba:	9304      	strmi	r3, [sp, #16]
 8006bbc:	f04f 0800 	movpl.w	r8, #0
 8006bc0:	f1ba 0f00 	cmp.w	sl, #0
 8006bc4:	db3b      	blt.n	8006c3e <_dtoa_r+0x23e>
 8006bc6:	9b04      	ldr	r3, [sp, #16]
 8006bc8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006bcc:	4453      	add	r3, sl
 8006bce:	9304      	str	r3, [sp, #16]
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	9306      	str	r3, [sp, #24]
 8006bd4:	9b05      	ldr	r3, [sp, #20]
 8006bd6:	2b09      	cmp	r3, #9
 8006bd8:	d869      	bhi.n	8006cae <_dtoa_r+0x2ae>
 8006bda:	2b05      	cmp	r3, #5
 8006bdc:	bfc4      	itt	gt
 8006bde:	3b04      	subgt	r3, #4
 8006be0:	9305      	strgt	r3, [sp, #20]
 8006be2:	9b05      	ldr	r3, [sp, #20]
 8006be4:	f1a3 0302 	sub.w	r3, r3, #2
 8006be8:	bfcc      	ite	gt
 8006bea:	2500      	movgt	r5, #0
 8006bec:	2501      	movle	r5, #1
 8006bee:	2b03      	cmp	r3, #3
 8006bf0:	d869      	bhi.n	8006cc6 <_dtoa_r+0x2c6>
 8006bf2:	e8df f003 	tbb	[pc, r3]
 8006bf6:	4e2c      	.short	0x4e2c
 8006bf8:	5a4c      	.short	0x5a4c
 8006bfa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006bfe:	441d      	add	r5, r3
 8006c00:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006c04:	2b20      	cmp	r3, #32
 8006c06:	bfc1      	itttt	gt
 8006c08:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006c0c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006c10:	fa09 f303 	lslgt.w	r3, r9, r3
 8006c14:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006c18:	bfda      	itte	le
 8006c1a:	f1c3 0320 	rsble	r3, r3, #32
 8006c1e:	fa06 f003 	lslle.w	r0, r6, r3
 8006c22:	4318      	orrgt	r0, r3
 8006c24:	f7f9 fc6e 	bl	8000504 <__aeabi_ui2d>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	4606      	mov	r6, r0
 8006c2c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006c30:	3d01      	subs	r5, #1
 8006c32:	9310      	str	r3, [sp, #64]	; 0x40
 8006c34:	e771      	b.n	8006b1a <_dtoa_r+0x11a>
 8006c36:	2301      	movs	r3, #1
 8006c38:	e7b6      	b.n	8006ba8 <_dtoa_r+0x1a8>
 8006c3a:	900e      	str	r0, [sp, #56]	; 0x38
 8006c3c:	e7b5      	b.n	8006baa <_dtoa_r+0x1aa>
 8006c3e:	f1ca 0300 	rsb	r3, sl, #0
 8006c42:	9306      	str	r3, [sp, #24]
 8006c44:	2300      	movs	r3, #0
 8006c46:	eba8 080a 	sub.w	r8, r8, sl
 8006c4a:	930d      	str	r3, [sp, #52]	; 0x34
 8006c4c:	e7c2      	b.n	8006bd4 <_dtoa_r+0x1d4>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	9308      	str	r3, [sp, #32]
 8006c52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	dc39      	bgt.n	8006ccc <_dtoa_r+0x2cc>
 8006c58:	f04f 0901 	mov.w	r9, #1
 8006c5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006c60:	464b      	mov	r3, r9
 8006c62:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006c66:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006c68:	2200      	movs	r2, #0
 8006c6a:	6042      	str	r2, [r0, #4]
 8006c6c:	2204      	movs	r2, #4
 8006c6e:	f102 0614 	add.w	r6, r2, #20
 8006c72:	429e      	cmp	r6, r3
 8006c74:	6841      	ldr	r1, [r0, #4]
 8006c76:	d92f      	bls.n	8006cd8 <_dtoa_r+0x2d8>
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f000 fed9 	bl	8007a30 <_Balloc>
 8006c7e:	9000      	str	r0, [sp, #0]
 8006c80:	2800      	cmp	r0, #0
 8006c82:	d14b      	bne.n	8006d1c <_dtoa_r+0x31c>
 8006c84:	4b24      	ldr	r3, [pc, #144]	; (8006d18 <_dtoa_r+0x318>)
 8006c86:	4602      	mov	r2, r0
 8006c88:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006c8c:	e6d1      	b.n	8006a32 <_dtoa_r+0x32>
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e7de      	b.n	8006c50 <_dtoa_r+0x250>
 8006c92:	2300      	movs	r3, #0
 8006c94:	9308      	str	r3, [sp, #32]
 8006c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c98:	eb0a 0903 	add.w	r9, sl, r3
 8006c9c:	f109 0301 	add.w	r3, r9, #1
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	9301      	str	r3, [sp, #4]
 8006ca4:	bfb8      	it	lt
 8006ca6:	2301      	movlt	r3, #1
 8006ca8:	e7dd      	b.n	8006c66 <_dtoa_r+0x266>
 8006caa:	2301      	movs	r3, #1
 8006cac:	e7f2      	b.n	8006c94 <_dtoa_r+0x294>
 8006cae:	2501      	movs	r5, #1
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	9305      	str	r3, [sp, #20]
 8006cb4:	9508      	str	r5, [sp, #32]
 8006cb6:	f04f 39ff 	mov.w	r9, #4294967295
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006cc0:	2312      	movs	r3, #18
 8006cc2:	9209      	str	r2, [sp, #36]	; 0x24
 8006cc4:	e7cf      	b.n	8006c66 <_dtoa_r+0x266>
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	9308      	str	r3, [sp, #32]
 8006cca:	e7f4      	b.n	8006cb6 <_dtoa_r+0x2b6>
 8006ccc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006cd0:	f8cd 9004 	str.w	r9, [sp, #4]
 8006cd4:	464b      	mov	r3, r9
 8006cd6:	e7c6      	b.n	8006c66 <_dtoa_r+0x266>
 8006cd8:	3101      	adds	r1, #1
 8006cda:	6041      	str	r1, [r0, #4]
 8006cdc:	0052      	lsls	r2, r2, #1
 8006cde:	e7c6      	b.n	8006c6e <_dtoa_r+0x26e>
 8006ce0:	636f4361 	.word	0x636f4361
 8006ce4:	3fd287a7 	.word	0x3fd287a7
 8006ce8:	8b60c8b3 	.word	0x8b60c8b3
 8006cec:	3fc68a28 	.word	0x3fc68a28
 8006cf0:	509f79fb 	.word	0x509f79fb
 8006cf4:	3fd34413 	.word	0x3fd34413
 8006cf8:	08009501 	.word	0x08009501
 8006cfc:	08009518 	.word	0x08009518
 8006d00:	7ff00000 	.word	0x7ff00000
 8006d04:	080094fd 	.word	0x080094fd
 8006d08:	080094f4 	.word	0x080094f4
 8006d0c:	080094d1 	.word	0x080094d1
 8006d10:	3ff80000 	.word	0x3ff80000
 8006d14:	08009670 	.word	0x08009670
 8006d18:	08009577 	.word	0x08009577
 8006d1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d1e:	9a00      	ldr	r2, [sp, #0]
 8006d20:	601a      	str	r2, [r3, #0]
 8006d22:	9b01      	ldr	r3, [sp, #4]
 8006d24:	2b0e      	cmp	r3, #14
 8006d26:	f200 80ad 	bhi.w	8006e84 <_dtoa_r+0x484>
 8006d2a:	2d00      	cmp	r5, #0
 8006d2c:	f000 80aa 	beq.w	8006e84 <_dtoa_r+0x484>
 8006d30:	f1ba 0f00 	cmp.w	sl, #0
 8006d34:	dd36      	ble.n	8006da4 <_dtoa_r+0x3a4>
 8006d36:	4ac3      	ldr	r2, [pc, #780]	; (8007044 <_dtoa_r+0x644>)
 8006d38:	f00a 030f 	and.w	r3, sl, #15
 8006d3c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006d40:	ed93 7b00 	vldr	d7, [r3]
 8006d44:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006d48:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006d4c:	eeb0 8a47 	vmov.f32	s16, s14
 8006d50:	eef0 8a67 	vmov.f32	s17, s15
 8006d54:	d016      	beq.n	8006d84 <_dtoa_r+0x384>
 8006d56:	4bbc      	ldr	r3, [pc, #752]	; (8007048 <_dtoa_r+0x648>)
 8006d58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006d5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d60:	f7f9 fd74 	bl	800084c <__aeabi_ddiv>
 8006d64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d68:	f007 070f 	and.w	r7, r7, #15
 8006d6c:	2503      	movs	r5, #3
 8006d6e:	4eb6      	ldr	r6, [pc, #728]	; (8007048 <_dtoa_r+0x648>)
 8006d70:	b957      	cbnz	r7, 8006d88 <_dtoa_r+0x388>
 8006d72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d76:	ec53 2b18 	vmov	r2, r3, d8
 8006d7a:	f7f9 fd67 	bl	800084c <__aeabi_ddiv>
 8006d7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d82:	e029      	b.n	8006dd8 <_dtoa_r+0x3d8>
 8006d84:	2502      	movs	r5, #2
 8006d86:	e7f2      	b.n	8006d6e <_dtoa_r+0x36e>
 8006d88:	07f9      	lsls	r1, r7, #31
 8006d8a:	d508      	bpl.n	8006d9e <_dtoa_r+0x39e>
 8006d8c:	ec51 0b18 	vmov	r0, r1, d8
 8006d90:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d94:	f7f9 fc30 	bl	80005f8 <__aeabi_dmul>
 8006d98:	ec41 0b18 	vmov	d8, r0, r1
 8006d9c:	3501      	adds	r5, #1
 8006d9e:	107f      	asrs	r7, r7, #1
 8006da0:	3608      	adds	r6, #8
 8006da2:	e7e5      	b.n	8006d70 <_dtoa_r+0x370>
 8006da4:	f000 80a6 	beq.w	8006ef4 <_dtoa_r+0x4f4>
 8006da8:	f1ca 0600 	rsb	r6, sl, #0
 8006dac:	4ba5      	ldr	r3, [pc, #660]	; (8007044 <_dtoa_r+0x644>)
 8006dae:	4fa6      	ldr	r7, [pc, #664]	; (8007048 <_dtoa_r+0x648>)
 8006db0:	f006 020f 	and.w	r2, r6, #15
 8006db4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006dc0:	f7f9 fc1a 	bl	80005f8 <__aeabi_dmul>
 8006dc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dc8:	1136      	asrs	r6, r6, #4
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2502      	movs	r5, #2
 8006dce:	2e00      	cmp	r6, #0
 8006dd0:	f040 8085 	bne.w	8006ede <_dtoa_r+0x4de>
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1d2      	bne.n	8006d7e <_dtoa_r+0x37e>
 8006dd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 808c 	beq.w	8006ef8 <_dtoa_r+0x4f8>
 8006de0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006de4:	4b99      	ldr	r3, [pc, #612]	; (800704c <_dtoa_r+0x64c>)
 8006de6:	2200      	movs	r2, #0
 8006de8:	4630      	mov	r0, r6
 8006dea:	4639      	mov	r1, r7
 8006dec:	f7f9 fe76 	bl	8000adc <__aeabi_dcmplt>
 8006df0:	2800      	cmp	r0, #0
 8006df2:	f000 8081 	beq.w	8006ef8 <_dtoa_r+0x4f8>
 8006df6:	9b01      	ldr	r3, [sp, #4]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d07d      	beq.n	8006ef8 <_dtoa_r+0x4f8>
 8006dfc:	f1b9 0f00 	cmp.w	r9, #0
 8006e00:	dd3c      	ble.n	8006e7c <_dtoa_r+0x47c>
 8006e02:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006e06:	9307      	str	r3, [sp, #28]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	4b91      	ldr	r3, [pc, #580]	; (8007050 <_dtoa_r+0x650>)
 8006e0c:	4630      	mov	r0, r6
 8006e0e:	4639      	mov	r1, r7
 8006e10:	f7f9 fbf2 	bl	80005f8 <__aeabi_dmul>
 8006e14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e18:	3501      	adds	r5, #1
 8006e1a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006e1e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006e22:	4628      	mov	r0, r5
 8006e24:	f7f9 fb7e 	bl	8000524 <__aeabi_i2d>
 8006e28:	4632      	mov	r2, r6
 8006e2a:	463b      	mov	r3, r7
 8006e2c:	f7f9 fbe4 	bl	80005f8 <__aeabi_dmul>
 8006e30:	4b88      	ldr	r3, [pc, #544]	; (8007054 <_dtoa_r+0x654>)
 8006e32:	2200      	movs	r2, #0
 8006e34:	f7f9 fa2a 	bl	800028c <__adddf3>
 8006e38:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006e3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e40:	9303      	str	r3, [sp, #12]
 8006e42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d15c      	bne.n	8006f02 <_dtoa_r+0x502>
 8006e48:	4b83      	ldr	r3, [pc, #524]	; (8007058 <_dtoa_r+0x658>)
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	4639      	mov	r1, r7
 8006e50:	f7f9 fa1a 	bl	8000288 <__aeabi_dsub>
 8006e54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e58:	4606      	mov	r6, r0
 8006e5a:	460f      	mov	r7, r1
 8006e5c:	f7f9 fe5c 	bl	8000b18 <__aeabi_dcmpgt>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	f040 8296 	bne.w	8007392 <_dtoa_r+0x992>
 8006e66:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006e6a:	4630      	mov	r0, r6
 8006e6c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006e70:	4639      	mov	r1, r7
 8006e72:	f7f9 fe33 	bl	8000adc <__aeabi_dcmplt>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	f040 8288 	bne.w	800738c <_dtoa_r+0x98c>
 8006e7c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006e80:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f2c0 8158 	blt.w	800713c <_dtoa_r+0x73c>
 8006e8c:	f1ba 0f0e 	cmp.w	sl, #14
 8006e90:	f300 8154 	bgt.w	800713c <_dtoa_r+0x73c>
 8006e94:	4b6b      	ldr	r3, [pc, #428]	; (8007044 <_dtoa_r+0x644>)
 8006e96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006e9a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f280 80e3 	bge.w	800706c <_dtoa_r+0x66c>
 8006ea6:	9b01      	ldr	r3, [sp, #4]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f300 80df 	bgt.w	800706c <_dtoa_r+0x66c>
 8006eae:	f040 826d 	bne.w	800738c <_dtoa_r+0x98c>
 8006eb2:	4b69      	ldr	r3, [pc, #420]	; (8007058 <_dtoa_r+0x658>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	4640      	mov	r0, r8
 8006eb8:	4649      	mov	r1, r9
 8006eba:	f7f9 fb9d 	bl	80005f8 <__aeabi_dmul>
 8006ebe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ec2:	f7f9 fe1f 	bl	8000b04 <__aeabi_dcmpge>
 8006ec6:	9e01      	ldr	r6, [sp, #4]
 8006ec8:	4637      	mov	r7, r6
 8006eca:	2800      	cmp	r0, #0
 8006ecc:	f040 8243 	bne.w	8007356 <_dtoa_r+0x956>
 8006ed0:	9d00      	ldr	r5, [sp, #0]
 8006ed2:	2331      	movs	r3, #49	; 0x31
 8006ed4:	f805 3b01 	strb.w	r3, [r5], #1
 8006ed8:	f10a 0a01 	add.w	sl, sl, #1
 8006edc:	e23f      	b.n	800735e <_dtoa_r+0x95e>
 8006ede:	07f2      	lsls	r2, r6, #31
 8006ee0:	d505      	bpl.n	8006eee <_dtoa_r+0x4ee>
 8006ee2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ee6:	f7f9 fb87 	bl	80005f8 <__aeabi_dmul>
 8006eea:	3501      	adds	r5, #1
 8006eec:	2301      	movs	r3, #1
 8006eee:	1076      	asrs	r6, r6, #1
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	e76c      	b.n	8006dce <_dtoa_r+0x3ce>
 8006ef4:	2502      	movs	r5, #2
 8006ef6:	e76f      	b.n	8006dd8 <_dtoa_r+0x3d8>
 8006ef8:	9b01      	ldr	r3, [sp, #4]
 8006efa:	f8cd a01c 	str.w	sl, [sp, #28]
 8006efe:	930c      	str	r3, [sp, #48]	; 0x30
 8006f00:	e78d      	b.n	8006e1e <_dtoa_r+0x41e>
 8006f02:	9900      	ldr	r1, [sp, #0]
 8006f04:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006f06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f08:	4b4e      	ldr	r3, [pc, #312]	; (8007044 <_dtoa_r+0x644>)
 8006f0a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f0e:	4401      	add	r1, r0
 8006f10:	9102      	str	r1, [sp, #8]
 8006f12:	9908      	ldr	r1, [sp, #32]
 8006f14:	eeb0 8a47 	vmov.f32	s16, s14
 8006f18:	eef0 8a67 	vmov.f32	s17, s15
 8006f1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f24:	2900      	cmp	r1, #0
 8006f26:	d045      	beq.n	8006fb4 <_dtoa_r+0x5b4>
 8006f28:	494c      	ldr	r1, [pc, #304]	; (800705c <_dtoa_r+0x65c>)
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	f7f9 fc8e 	bl	800084c <__aeabi_ddiv>
 8006f30:	ec53 2b18 	vmov	r2, r3, d8
 8006f34:	f7f9 f9a8 	bl	8000288 <__aeabi_dsub>
 8006f38:	9d00      	ldr	r5, [sp, #0]
 8006f3a:	ec41 0b18 	vmov	d8, r0, r1
 8006f3e:	4639      	mov	r1, r7
 8006f40:	4630      	mov	r0, r6
 8006f42:	f7f9 fe09 	bl	8000b58 <__aeabi_d2iz>
 8006f46:	900c      	str	r0, [sp, #48]	; 0x30
 8006f48:	f7f9 faec 	bl	8000524 <__aeabi_i2d>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4630      	mov	r0, r6
 8006f52:	4639      	mov	r1, r7
 8006f54:	f7f9 f998 	bl	8000288 <__aeabi_dsub>
 8006f58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f5a:	3330      	adds	r3, #48	; 0x30
 8006f5c:	f805 3b01 	strb.w	r3, [r5], #1
 8006f60:	ec53 2b18 	vmov	r2, r3, d8
 8006f64:	4606      	mov	r6, r0
 8006f66:	460f      	mov	r7, r1
 8006f68:	f7f9 fdb8 	bl	8000adc <__aeabi_dcmplt>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	d165      	bne.n	800703c <_dtoa_r+0x63c>
 8006f70:	4632      	mov	r2, r6
 8006f72:	463b      	mov	r3, r7
 8006f74:	4935      	ldr	r1, [pc, #212]	; (800704c <_dtoa_r+0x64c>)
 8006f76:	2000      	movs	r0, #0
 8006f78:	f7f9 f986 	bl	8000288 <__aeabi_dsub>
 8006f7c:	ec53 2b18 	vmov	r2, r3, d8
 8006f80:	f7f9 fdac 	bl	8000adc <__aeabi_dcmplt>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	f040 80b9 	bne.w	80070fc <_dtoa_r+0x6fc>
 8006f8a:	9b02      	ldr	r3, [sp, #8]
 8006f8c:	429d      	cmp	r5, r3
 8006f8e:	f43f af75 	beq.w	8006e7c <_dtoa_r+0x47c>
 8006f92:	4b2f      	ldr	r3, [pc, #188]	; (8007050 <_dtoa_r+0x650>)
 8006f94:	ec51 0b18 	vmov	r0, r1, d8
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f7f9 fb2d 	bl	80005f8 <__aeabi_dmul>
 8006f9e:	4b2c      	ldr	r3, [pc, #176]	; (8007050 <_dtoa_r+0x650>)
 8006fa0:	ec41 0b18 	vmov	d8, r0, r1
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	4630      	mov	r0, r6
 8006fa8:	4639      	mov	r1, r7
 8006faa:	f7f9 fb25 	bl	80005f8 <__aeabi_dmul>
 8006fae:	4606      	mov	r6, r0
 8006fb0:	460f      	mov	r7, r1
 8006fb2:	e7c4      	b.n	8006f3e <_dtoa_r+0x53e>
 8006fb4:	ec51 0b17 	vmov	r0, r1, d7
 8006fb8:	f7f9 fb1e 	bl	80005f8 <__aeabi_dmul>
 8006fbc:	9b02      	ldr	r3, [sp, #8]
 8006fbe:	9d00      	ldr	r5, [sp, #0]
 8006fc0:	930c      	str	r3, [sp, #48]	; 0x30
 8006fc2:	ec41 0b18 	vmov	d8, r0, r1
 8006fc6:	4639      	mov	r1, r7
 8006fc8:	4630      	mov	r0, r6
 8006fca:	f7f9 fdc5 	bl	8000b58 <__aeabi_d2iz>
 8006fce:	9011      	str	r0, [sp, #68]	; 0x44
 8006fd0:	f7f9 faa8 	bl	8000524 <__aeabi_i2d>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	460b      	mov	r3, r1
 8006fd8:	4630      	mov	r0, r6
 8006fda:	4639      	mov	r1, r7
 8006fdc:	f7f9 f954 	bl	8000288 <__aeabi_dsub>
 8006fe0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fe2:	3330      	adds	r3, #48	; 0x30
 8006fe4:	f805 3b01 	strb.w	r3, [r5], #1
 8006fe8:	9b02      	ldr	r3, [sp, #8]
 8006fea:	429d      	cmp	r5, r3
 8006fec:	4606      	mov	r6, r0
 8006fee:	460f      	mov	r7, r1
 8006ff0:	f04f 0200 	mov.w	r2, #0
 8006ff4:	d134      	bne.n	8007060 <_dtoa_r+0x660>
 8006ff6:	4b19      	ldr	r3, [pc, #100]	; (800705c <_dtoa_r+0x65c>)
 8006ff8:	ec51 0b18 	vmov	r0, r1, d8
 8006ffc:	f7f9 f946 	bl	800028c <__adddf3>
 8007000:	4602      	mov	r2, r0
 8007002:	460b      	mov	r3, r1
 8007004:	4630      	mov	r0, r6
 8007006:	4639      	mov	r1, r7
 8007008:	f7f9 fd86 	bl	8000b18 <__aeabi_dcmpgt>
 800700c:	2800      	cmp	r0, #0
 800700e:	d175      	bne.n	80070fc <_dtoa_r+0x6fc>
 8007010:	ec53 2b18 	vmov	r2, r3, d8
 8007014:	4911      	ldr	r1, [pc, #68]	; (800705c <_dtoa_r+0x65c>)
 8007016:	2000      	movs	r0, #0
 8007018:	f7f9 f936 	bl	8000288 <__aeabi_dsub>
 800701c:	4602      	mov	r2, r0
 800701e:	460b      	mov	r3, r1
 8007020:	4630      	mov	r0, r6
 8007022:	4639      	mov	r1, r7
 8007024:	f7f9 fd5a 	bl	8000adc <__aeabi_dcmplt>
 8007028:	2800      	cmp	r0, #0
 800702a:	f43f af27 	beq.w	8006e7c <_dtoa_r+0x47c>
 800702e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007030:	1e6b      	subs	r3, r5, #1
 8007032:	930c      	str	r3, [sp, #48]	; 0x30
 8007034:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007038:	2b30      	cmp	r3, #48	; 0x30
 800703a:	d0f8      	beq.n	800702e <_dtoa_r+0x62e>
 800703c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007040:	e04a      	b.n	80070d8 <_dtoa_r+0x6d8>
 8007042:	bf00      	nop
 8007044:	08009670 	.word	0x08009670
 8007048:	08009648 	.word	0x08009648
 800704c:	3ff00000 	.word	0x3ff00000
 8007050:	40240000 	.word	0x40240000
 8007054:	401c0000 	.word	0x401c0000
 8007058:	40140000 	.word	0x40140000
 800705c:	3fe00000 	.word	0x3fe00000
 8007060:	4baf      	ldr	r3, [pc, #700]	; (8007320 <_dtoa_r+0x920>)
 8007062:	f7f9 fac9 	bl	80005f8 <__aeabi_dmul>
 8007066:	4606      	mov	r6, r0
 8007068:	460f      	mov	r7, r1
 800706a:	e7ac      	b.n	8006fc6 <_dtoa_r+0x5c6>
 800706c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007070:	9d00      	ldr	r5, [sp, #0]
 8007072:	4642      	mov	r2, r8
 8007074:	464b      	mov	r3, r9
 8007076:	4630      	mov	r0, r6
 8007078:	4639      	mov	r1, r7
 800707a:	f7f9 fbe7 	bl	800084c <__aeabi_ddiv>
 800707e:	f7f9 fd6b 	bl	8000b58 <__aeabi_d2iz>
 8007082:	9002      	str	r0, [sp, #8]
 8007084:	f7f9 fa4e 	bl	8000524 <__aeabi_i2d>
 8007088:	4642      	mov	r2, r8
 800708a:	464b      	mov	r3, r9
 800708c:	f7f9 fab4 	bl	80005f8 <__aeabi_dmul>
 8007090:	4602      	mov	r2, r0
 8007092:	460b      	mov	r3, r1
 8007094:	4630      	mov	r0, r6
 8007096:	4639      	mov	r1, r7
 8007098:	f7f9 f8f6 	bl	8000288 <__aeabi_dsub>
 800709c:	9e02      	ldr	r6, [sp, #8]
 800709e:	9f01      	ldr	r7, [sp, #4]
 80070a0:	3630      	adds	r6, #48	; 0x30
 80070a2:	f805 6b01 	strb.w	r6, [r5], #1
 80070a6:	9e00      	ldr	r6, [sp, #0]
 80070a8:	1bae      	subs	r6, r5, r6
 80070aa:	42b7      	cmp	r7, r6
 80070ac:	4602      	mov	r2, r0
 80070ae:	460b      	mov	r3, r1
 80070b0:	d137      	bne.n	8007122 <_dtoa_r+0x722>
 80070b2:	f7f9 f8eb 	bl	800028c <__adddf3>
 80070b6:	4642      	mov	r2, r8
 80070b8:	464b      	mov	r3, r9
 80070ba:	4606      	mov	r6, r0
 80070bc:	460f      	mov	r7, r1
 80070be:	f7f9 fd2b 	bl	8000b18 <__aeabi_dcmpgt>
 80070c2:	b9c8      	cbnz	r0, 80070f8 <_dtoa_r+0x6f8>
 80070c4:	4642      	mov	r2, r8
 80070c6:	464b      	mov	r3, r9
 80070c8:	4630      	mov	r0, r6
 80070ca:	4639      	mov	r1, r7
 80070cc:	f7f9 fcfc 	bl	8000ac8 <__aeabi_dcmpeq>
 80070d0:	b110      	cbz	r0, 80070d8 <_dtoa_r+0x6d8>
 80070d2:	9b02      	ldr	r3, [sp, #8]
 80070d4:	07d9      	lsls	r1, r3, #31
 80070d6:	d40f      	bmi.n	80070f8 <_dtoa_r+0x6f8>
 80070d8:	4620      	mov	r0, r4
 80070da:	4659      	mov	r1, fp
 80070dc:	f000 fce8 	bl	8007ab0 <_Bfree>
 80070e0:	2300      	movs	r3, #0
 80070e2:	702b      	strb	r3, [r5, #0]
 80070e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070e6:	f10a 0001 	add.w	r0, sl, #1
 80070ea:	6018      	str	r0, [r3, #0]
 80070ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f43f acd8 	beq.w	8006aa4 <_dtoa_r+0xa4>
 80070f4:	601d      	str	r5, [r3, #0]
 80070f6:	e4d5      	b.n	8006aa4 <_dtoa_r+0xa4>
 80070f8:	f8cd a01c 	str.w	sl, [sp, #28]
 80070fc:	462b      	mov	r3, r5
 80070fe:	461d      	mov	r5, r3
 8007100:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007104:	2a39      	cmp	r2, #57	; 0x39
 8007106:	d108      	bne.n	800711a <_dtoa_r+0x71a>
 8007108:	9a00      	ldr	r2, [sp, #0]
 800710a:	429a      	cmp	r2, r3
 800710c:	d1f7      	bne.n	80070fe <_dtoa_r+0x6fe>
 800710e:	9a07      	ldr	r2, [sp, #28]
 8007110:	9900      	ldr	r1, [sp, #0]
 8007112:	3201      	adds	r2, #1
 8007114:	9207      	str	r2, [sp, #28]
 8007116:	2230      	movs	r2, #48	; 0x30
 8007118:	700a      	strb	r2, [r1, #0]
 800711a:	781a      	ldrb	r2, [r3, #0]
 800711c:	3201      	adds	r2, #1
 800711e:	701a      	strb	r2, [r3, #0]
 8007120:	e78c      	b.n	800703c <_dtoa_r+0x63c>
 8007122:	4b7f      	ldr	r3, [pc, #508]	; (8007320 <_dtoa_r+0x920>)
 8007124:	2200      	movs	r2, #0
 8007126:	f7f9 fa67 	bl	80005f8 <__aeabi_dmul>
 800712a:	2200      	movs	r2, #0
 800712c:	2300      	movs	r3, #0
 800712e:	4606      	mov	r6, r0
 8007130:	460f      	mov	r7, r1
 8007132:	f7f9 fcc9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007136:	2800      	cmp	r0, #0
 8007138:	d09b      	beq.n	8007072 <_dtoa_r+0x672>
 800713a:	e7cd      	b.n	80070d8 <_dtoa_r+0x6d8>
 800713c:	9a08      	ldr	r2, [sp, #32]
 800713e:	2a00      	cmp	r2, #0
 8007140:	f000 80c4 	beq.w	80072cc <_dtoa_r+0x8cc>
 8007144:	9a05      	ldr	r2, [sp, #20]
 8007146:	2a01      	cmp	r2, #1
 8007148:	f300 80a8 	bgt.w	800729c <_dtoa_r+0x89c>
 800714c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800714e:	2a00      	cmp	r2, #0
 8007150:	f000 80a0 	beq.w	8007294 <_dtoa_r+0x894>
 8007154:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007158:	9e06      	ldr	r6, [sp, #24]
 800715a:	4645      	mov	r5, r8
 800715c:	9a04      	ldr	r2, [sp, #16]
 800715e:	2101      	movs	r1, #1
 8007160:	441a      	add	r2, r3
 8007162:	4620      	mov	r0, r4
 8007164:	4498      	add	r8, r3
 8007166:	9204      	str	r2, [sp, #16]
 8007168:	f000 fd5e 	bl	8007c28 <__i2b>
 800716c:	4607      	mov	r7, r0
 800716e:	2d00      	cmp	r5, #0
 8007170:	dd0b      	ble.n	800718a <_dtoa_r+0x78a>
 8007172:	9b04      	ldr	r3, [sp, #16]
 8007174:	2b00      	cmp	r3, #0
 8007176:	dd08      	ble.n	800718a <_dtoa_r+0x78a>
 8007178:	42ab      	cmp	r3, r5
 800717a:	9a04      	ldr	r2, [sp, #16]
 800717c:	bfa8      	it	ge
 800717e:	462b      	movge	r3, r5
 8007180:	eba8 0803 	sub.w	r8, r8, r3
 8007184:	1aed      	subs	r5, r5, r3
 8007186:	1ad3      	subs	r3, r2, r3
 8007188:	9304      	str	r3, [sp, #16]
 800718a:	9b06      	ldr	r3, [sp, #24]
 800718c:	b1fb      	cbz	r3, 80071ce <_dtoa_r+0x7ce>
 800718e:	9b08      	ldr	r3, [sp, #32]
 8007190:	2b00      	cmp	r3, #0
 8007192:	f000 809f 	beq.w	80072d4 <_dtoa_r+0x8d4>
 8007196:	2e00      	cmp	r6, #0
 8007198:	dd11      	ble.n	80071be <_dtoa_r+0x7be>
 800719a:	4639      	mov	r1, r7
 800719c:	4632      	mov	r2, r6
 800719e:	4620      	mov	r0, r4
 80071a0:	f000 fdfe 	bl	8007da0 <__pow5mult>
 80071a4:	465a      	mov	r2, fp
 80071a6:	4601      	mov	r1, r0
 80071a8:	4607      	mov	r7, r0
 80071aa:	4620      	mov	r0, r4
 80071ac:	f000 fd52 	bl	8007c54 <__multiply>
 80071b0:	4659      	mov	r1, fp
 80071b2:	9007      	str	r0, [sp, #28]
 80071b4:	4620      	mov	r0, r4
 80071b6:	f000 fc7b 	bl	8007ab0 <_Bfree>
 80071ba:	9b07      	ldr	r3, [sp, #28]
 80071bc:	469b      	mov	fp, r3
 80071be:	9b06      	ldr	r3, [sp, #24]
 80071c0:	1b9a      	subs	r2, r3, r6
 80071c2:	d004      	beq.n	80071ce <_dtoa_r+0x7ce>
 80071c4:	4659      	mov	r1, fp
 80071c6:	4620      	mov	r0, r4
 80071c8:	f000 fdea 	bl	8007da0 <__pow5mult>
 80071cc:	4683      	mov	fp, r0
 80071ce:	2101      	movs	r1, #1
 80071d0:	4620      	mov	r0, r4
 80071d2:	f000 fd29 	bl	8007c28 <__i2b>
 80071d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071d8:	2b00      	cmp	r3, #0
 80071da:	4606      	mov	r6, r0
 80071dc:	dd7c      	ble.n	80072d8 <_dtoa_r+0x8d8>
 80071de:	461a      	mov	r2, r3
 80071e0:	4601      	mov	r1, r0
 80071e2:	4620      	mov	r0, r4
 80071e4:	f000 fddc 	bl	8007da0 <__pow5mult>
 80071e8:	9b05      	ldr	r3, [sp, #20]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	4606      	mov	r6, r0
 80071ee:	dd76      	ble.n	80072de <_dtoa_r+0x8de>
 80071f0:	2300      	movs	r3, #0
 80071f2:	9306      	str	r3, [sp, #24]
 80071f4:	6933      	ldr	r3, [r6, #16]
 80071f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80071fa:	6918      	ldr	r0, [r3, #16]
 80071fc:	f000 fcc4 	bl	8007b88 <__hi0bits>
 8007200:	f1c0 0020 	rsb	r0, r0, #32
 8007204:	9b04      	ldr	r3, [sp, #16]
 8007206:	4418      	add	r0, r3
 8007208:	f010 001f 	ands.w	r0, r0, #31
 800720c:	f000 8086 	beq.w	800731c <_dtoa_r+0x91c>
 8007210:	f1c0 0320 	rsb	r3, r0, #32
 8007214:	2b04      	cmp	r3, #4
 8007216:	dd7f      	ble.n	8007318 <_dtoa_r+0x918>
 8007218:	f1c0 001c 	rsb	r0, r0, #28
 800721c:	9b04      	ldr	r3, [sp, #16]
 800721e:	4403      	add	r3, r0
 8007220:	4480      	add	r8, r0
 8007222:	4405      	add	r5, r0
 8007224:	9304      	str	r3, [sp, #16]
 8007226:	f1b8 0f00 	cmp.w	r8, #0
 800722a:	dd05      	ble.n	8007238 <_dtoa_r+0x838>
 800722c:	4659      	mov	r1, fp
 800722e:	4642      	mov	r2, r8
 8007230:	4620      	mov	r0, r4
 8007232:	f000 fe0f 	bl	8007e54 <__lshift>
 8007236:	4683      	mov	fp, r0
 8007238:	9b04      	ldr	r3, [sp, #16]
 800723a:	2b00      	cmp	r3, #0
 800723c:	dd05      	ble.n	800724a <_dtoa_r+0x84a>
 800723e:	4631      	mov	r1, r6
 8007240:	461a      	mov	r2, r3
 8007242:	4620      	mov	r0, r4
 8007244:	f000 fe06 	bl	8007e54 <__lshift>
 8007248:	4606      	mov	r6, r0
 800724a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800724c:	2b00      	cmp	r3, #0
 800724e:	d069      	beq.n	8007324 <_dtoa_r+0x924>
 8007250:	4631      	mov	r1, r6
 8007252:	4658      	mov	r0, fp
 8007254:	f000 fe6a 	bl	8007f2c <__mcmp>
 8007258:	2800      	cmp	r0, #0
 800725a:	da63      	bge.n	8007324 <_dtoa_r+0x924>
 800725c:	2300      	movs	r3, #0
 800725e:	4659      	mov	r1, fp
 8007260:	220a      	movs	r2, #10
 8007262:	4620      	mov	r0, r4
 8007264:	f000 fc46 	bl	8007af4 <__multadd>
 8007268:	9b08      	ldr	r3, [sp, #32]
 800726a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800726e:	4683      	mov	fp, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	f000 818f 	beq.w	8007594 <_dtoa_r+0xb94>
 8007276:	4639      	mov	r1, r7
 8007278:	2300      	movs	r3, #0
 800727a:	220a      	movs	r2, #10
 800727c:	4620      	mov	r0, r4
 800727e:	f000 fc39 	bl	8007af4 <__multadd>
 8007282:	f1b9 0f00 	cmp.w	r9, #0
 8007286:	4607      	mov	r7, r0
 8007288:	f300 808e 	bgt.w	80073a8 <_dtoa_r+0x9a8>
 800728c:	9b05      	ldr	r3, [sp, #20]
 800728e:	2b02      	cmp	r3, #2
 8007290:	dc50      	bgt.n	8007334 <_dtoa_r+0x934>
 8007292:	e089      	b.n	80073a8 <_dtoa_r+0x9a8>
 8007294:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007296:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800729a:	e75d      	b.n	8007158 <_dtoa_r+0x758>
 800729c:	9b01      	ldr	r3, [sp, #4]
 800729e:	1e5e      	subs	r6, r3, #1
 80072a0:	9b06      	ldr	r3, [sp, #24]
 80072a2:	42b3      	cmp	r3, r6
 80072a4:	bfbf      	itttt	lt
 80072a6:	9b06      	ldrlt	r3, [sp, #24]
 80072a8:	9606      	strlt	r6, [sp, #24]
 80072aa:	1af2      	sublt	r2, r6, r3
 80072ac:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80072ae:	bfb6      	itet	lt
 80072b0:	189b      	addlt	r3, r3, r2
 80072b2:	1b9e      	subge	r6, r3, r6
 80072b4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80072b6:	9b01      	ldr	r3, [sp, #4]
 80072b8:	bfb8      	it	lt
 80072ba:	2600      	movlt	r6, #0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	bfb5      	itete	lt
 80072c0:	eba8 0503 	sublt.w	r5, r8, r3
 80072c4:	9b01      	ldrge	r3, [sp, #4]
 80072c6:	2300      	movlt	r3, #0
 80072c8:	4645      	movge	r5, r8
 80072ca:	e747      	b.n	800715c <_dtoa_r+0x75c>
 80072cc:	9e06      	ldr	r6, [sp, #24]
 80072ce:	9f08      	ldr	r7, [sp, #32]
 80072d0:	4645      	mov	r5, r8
 80072d2:	e74c      	b.n	800716e <_dtoa_r+0x76e>
 80072d4:	9a06      	ldr	r2, [sp, #24]
 80072d6:	e775      	b.n	80071c4 <_dtoa_r+0x7c4>
 80072d8:	9b05      	ldr	r3, [sp, #20]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	dc18      	bgt.n	8007310 <_dtoa_r+0x910>
 80072de:	9b02      	ldr	r3, [sp, #8]
 80072e0:	b9b3      	cbnz	r3, 8007310 <_dtoa_r+0x910>
 80072e2:	9b03      	ldr	r3, [sp, #12]
 80072e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072e8:	b9a3      	cbnz	r3, 8007314 <_dtoa_r+0x914>
 80072ea:	9b03      	ldr	r3, [sp, #12]
 80072ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80072f0:	0d1b      	lsrs	r3, r3, #20
 80072f2:	051b      	lsls	r3, r3, #20
 80072f4:	b12b      	cbz	r3, 8007302 <_dtoa_r+0x902>
 80072f6:	9b04      	ldr	r3, [sp, #16]
 80072f8:	3301      	adds	r3, #1
 80072fa:	9304      	str	r3, [sp, #16]
 80072fc:	f108 0801 	add.w	r8, r8, #1
 8007300:	2301      	movs	r3, #1
 8007302:	9306      	str	r3, [sp, #24]
 8007304:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007306:	2b00      	cmp	r3, #0
 8007308:	f47f af74 	bne.w	80071f4 <_dtoa_r+0x7f4>
 800730c:	2001      	movs	r0, #1
 800730e:	e779      	b.n	8007204 <_dtoa_r+0x804>
 8007310:	2300      	movs	r3, #0
 8007312:	e7f6      	b.n	8007302 <_dtoa_r+0x902>
 8007314:	9b02      	ldr	r3, [sp, #8]
 8007316:	e7f4      	b.n	8007302 <_dtoa_r+0x902>
 8007318:	d085      	beq.n	8007226 <_dtoa_r+0x826>
 800731a:	4618      	mov	r0, r3
 800731c:	301c      	adds	r0, #28
 800731e:	e77d      	b.n	800721c <_dtoa_r+0x81c>
 8007320:	40240000 	.word	0x40240000
 8007324:	9b01      	ldr	r3, [sp, #4]
 8007326:	2b00      	cmp	r3, #0
 8007328:	dc38      	bgt.n	800739c <_dtoa_r+0x99c>
 800732a:	9b05      	ldr	r3, [sp, #20]
 800732c:	2b02      	cmp	r3, #2
 800732e:	dd35      	ble.n	800739c <_dtoa_r+0x99c>
 8007330:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007334:	f1b9 0f00 	cmp.w	r9, #0
 8007338:	d10d      	bne.n	8007356 <_dtoa_r+0x956>
 800733a:	4631      	mov	r1, r6
 800733c:	464b      	mov	r3, r9
 800733e:	2205      	movs	r2, #5
 8007340:	4620      	mov	r0, r4
 8007342:	f000 fbd7 	bl	8007af4 <__multadd>
 8007346:	4601      	mov	r1, r0
 8007348:	4606      	mov	r6, r0
 800734a:	4658      	mov	r0, fp
 800734c:	f000 fdee 	bl	8007f2c <__mcmp>
 8007350:	2800      	cmp	r0, #0
 8007352:	f73f adbd 	bgt.w	8006ed0 <_dtoa_r+0x4d0>
 8007356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007358:	9d00      	ldr	r5, [sp, #0]
 800735a:	ea6f 0a03 	mvn.w	sl, r3
 800735e:	f04f 0800 	mov.w	r8, #0
 8007362:	4631      	mov	r1, r6
 8007364:	4620      	mov	r0, r4
 8007366:	f000 fba3 	bl	8007ab0 <_Bfree>
 800736a:	2f00      	cmp	r7, #0
 800736c:	f43f aeb4 	beq.w	80070d8 <_dtoa_r+0x6d8>
 8007370:	f1b8 0f00 	cmp.w	r8, #0
 8007374:	d005      	beq.n	8007382 <_dtoa_r+0x982>
 8007376:	45b8      	cmp	r8, r7
 8007378:	d003      	beq.n	8007382 <_dtoa_r+0x982>
 800737a:	4641      	mov	r1, r8
 800737c:	4620      	mov	r0, r4
 800737e:	f000 fb97 	bl	8007ab0 <_Bfree>
 8007382:	4639      	mov	r1, r7
 8007384:	4620      	mov	r0, r4
 8007386:	f000 fb93 	bl	8007ab0 <_Bfree>
 800738a:	e6a5      	b.n	80070d8 <_dtoa_r+0x6d8>
 800738c:	2600      	movs	r6, #0
 800738e:	4637      	mov	r7, r6
 8007390:	e7e1      	b.n	8007356 <_dtoa_r+0x956>
 8007392:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007394:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007398:	4637      	mov	r7, r6
 800739a:	e599      	b.n	8006ed0 <_dtoa_r+0x4d0>
 800739c:	9b08      	ldr	r3, [sp, #32]
 800739e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 80fd 	beq.w	80075a2 <_dtoa_r+0xba2>
 80073a8:	2d00      	cmp	r5, #0
 80073aa:	dd05      	ble.n	80073b8 <_dtoa_r+0x9b8>
 80073ac:	4639      	mov	r1, r7
 80073ae:	462a      	mov	r2, r5
 80073b0:	4620      	mov	r0, r4
 80073b2:	f000 fd4f 	bl	8007e54 <__lshift>
 80073b6:	4607      	mov	r7, r0
 80073b8:	9b06      	ldr	r3, [sp, #24]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d05c      	beq.n	8007478 <_dtoa_r+0xa78>
 80073be:	6879      	ldr	r1, [r7, #4]
 80073c0:	4620      	mov	r0, r4
 80073c2:	f000 fb35 	bl	8007a30 <_Balloc>
 80073c6:	4605      	mov	r5, r0
 80073c8:	b928      	cbnz	r0, 80073d6 <_dtoa_r+0x9d6>
 80073ca:	4b80      	ldr	r3, [pc, #512]	; (80075cc <_dtoa_r+0xbcc>)
 80073cc:	4602      	mov	r2, r0
 80073ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 80073d2:	f7ff bb2e 	b.w	8006a32 <_dtoa_r+0x32>
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	3202      	adds	r2, #2
 80073da:	0092      	lsls	r2, r2, #2
 80073dc:	f107 010c 	add.w	r1, r7, #12
 80073e0:	300c      	adds	r0, #12
 80073e2:	f7fe fcc9 	bl	8005d78 <memcpy>
 80073e6:	2201      	movs	r2, #1
 80073e8:	4629      	mov	r1, r5
 80073ea:	4620      	mov	r0, r4
 80073ec:	f000 fd32 	bl	8007e54 <__lshift>
 80073f0:	9b00      	ldr	r3, [sp, #0]
 80073f2:	3301      	adds	r3, #1
 80073f4:	9301      	str	r3, [sp, #4]
 80073f6:	9b00      	ldr	r3, [sp, #0]
 80073f8:	444b      	add	r3, r9
 80073fa:	9307      	str	r3, [sp, #28]
 80073fc:	9b02      	ldr	r3, [sp, #8]
 80073fe:	f003 0301 	and.w	r3, r3, #1
 8007402:	46b8      	mov	r8, r7
 8007404:	9306      	str	r3, [sp, #24]
 8007406:	4607      	mov	r7, r0
 8007408:	9b01      	ldr	r3, [sp, #4]
 800740a:	4631      	mov	r1, r6
 800740c:	3b01      	subs	r3, #1
 800740e:	4658      	mov	r0, fp
 8007410:	9302      	str	r3, [sp, #8]
 8007412:	f7ff fa67 	bl	80068e4 <quorem>
 8007416:	4603      	mov	r3, r0
 8007418:	3330      	adds	r3, #48	; 0x30
 800741a:	9004      	str	r0, [sp, #16]
 800741c:	4641      	mov	r1, r8
 800741e:	4658      	mov	r0, fp
 8007420:	9308      	str	r3, [sp, #32]
 8007422:	f000 fd83 	bl	8007f2c <__mcmp>
 8007426:	463a      	mov	r2, r7
 8007428:	4681      	mov	r9, r0
 800742a:	4631      	mov	r1, r6
 800742c:	4620      	mov	r0, r4
 800742e:	f000 fd99 	bl	8007f64 <__mdiff>
 8007432:	68c2      	ldr	r2, [r0, #12]
 8007434:	9b08      	ldr	r3, [sp, #32]
 8007436:	4605      	mov	r5, r0
 8007438:	bb02      	cbnz	r2, 800747c <_dtoa_r+0xa7c>
 800743a:	4601      	mov	r1, r0
 800743c:	4658      	mov	r0, fp
 800743e:	f000 fd75 	bl	8007f2c <__mcmp>
 8007442:	9b08      	ldr	r3, [sp, #32]
 8007444:	4602      	mov	r2, r0
 8007446:	4629      	mov	r1, r5
 8007448:	4620      	mov	r0, r4
 800744a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800744e:	f000 fb2f 	bl	8007ab0 <_Bfree>
 8007452:	9b05      	ldr	r3, [sp, #20]
 8007454:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007456:	9d01      	ldr	r5, [sp, #4]
 8007458:	ea43 0102 	orr.w	r1, r3, r2
 800745c:	9b06      	ldr	r3, [sp, #24]
 800745e:	430b      	orrs	r3, r1
 8007460:	9b08      	ldr	r3, [sp, #32]
 8007462:	d10d      	bne.n	8007480 <_dtoa_r+0xa80>
 8007464:	2b39      	cmp	r3, #57	; 0x39
 8007466:	d029      	beq.n	80074bc <_dtoa_r+0xabc>
 8007468:	f1b9 0f00 	cmp.w	r9, #0
 800746c:	dd01      	ble.n	8007472 <_dtoa_r+0xa72>
 800746e:	9b04      	ldr	r3, [sp, #16]
 8007470:	3331      	adds	r3, #49	; 0x31
 8007472:	9a02      	ldr	r2, [sp, #8]
 8007474:	7013      	strb	r3, [r2, #0]
 8007476:	e774      	b.n	8007362 <_dtoa_r+0x962>
 8007478:	4638      	mov	r0, r7
 800747a:	e7b9      	b.n	80073f0 <_dtoa_r+0x9f0>
 800747c:	2201      	movs	r2, #1
 800747e:	e7e2      	b.n	8007446 <_dtoa_r+0xa46>
 8007480:	f1b9 0f00 	cmp.w	r9, #0
 8007484:	db06      	blt.n	8007494 <_dtoa_r+0xa94>
 8007486:	9905      	ldr	r1, [sp, #20]
 8007488:	ea41 0909 	orr.w	r9, r1, r9
 800748c:	9906      	ldr	r1, [sp, #24]
 800748e:	ea59 0101 	orrs.w	r1, r9, r1
 8007492:	d120      	bne.n	80074d6 <_dtoa_r+0xad6>
 8007494:	2a00      	cmp	r2, #0
 8007496:	ddec      	ble.n	8007472 <_dtoa_r+0xa72>
 8007498:	4659      	mov	r1, fp
 800749a:	2201      	movs	r2, #1
 800749c:	4620      	mov	r0, r4
 800749e:	9301      	str	r3, [sp, #4]
 80074a0:	f000 fcd8 	bl	8007e54 <__lshift>
 80074a4:	4631      	mov	r1, r6
 80074a6:	4683      	mov	fp, r0
 80074a8:	f000 fd40 	bl	8007f2c <__mcmp>
 80074ac:	2800      	cmp	r0, #0
 80074ae:	9b01      	ldr	r3, [sp, #4]
 80074b0:	dc02      	bgt.n	80074b8 <_dtoa_r+0xab8>
 80074b2:	d1de      	bne.n	8007472 <_dtoa_r+0xa72>
 80074b4:	07da      	lsls	r2, r3, #31
 80074b6:	d5dc      	bpl.n	8007472 <_dtoa_r+0xa72>
 80074b8:	2b39      	cmp	r3, #57	; 0x39
 80074ba:	d1d8      	bne.n	800746e <_dtoa_r+0xa6e>
 80074bc:	9a02      	ldr	r2, [sp, #8]
 80074be:	2339      	movs	r3, #57	; 0x39
 80074c0:	7013      	strb	r3, [r2, #0]
 80074c2:	462b      	mov	r3, r5
 80074c4:	461d      	mov	r5, r3
 80074c6:	3b01      	subs	r3, #1
 80074c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80074cc:	2a39      	cmp	r2, #57	; 0x39
 80074ce:	d050      	beq.n	8007572 <_dtoa_r+0xb72>
 80074d0:	3201      	adds	r2, #1
 80074d2:	701a      	strb	r2, [r3, #0]
 80074d4:	e745      	b.n	8007362 <_dtoa_r+0x962>
 80074d6:	2a00      	cmp	r2, #0
 80074d8:	dd03      	ble.n	80074e2 <_dtoa_r+0xae2>
 80074da:	2b39      	cmp	r3, #57	; 0x39
 80074dc:	d0ee      	beq.n	80074bc <_dtoa_r+0xabc>
 80074de:	3301      	adds	r3, #1
 80074e0:	e7c7      	b.n	8007472 <_dtoa_r+0xa72>
 80074e2:	9a01      	ldr	r2, [sp, #4]
 80074e4:	9907      	ldr	r1, [sp, #28]
 80074e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80074ea:	428a      	cmp	r2, r1
 80074ec:	d02a      	beq.n	8007544 <_dtoa_r+0xb44>
 80074ee:	4659      	mov	r1, fp
 80074f0:	2300      	movs	r3, #0
 80074f2:	220a      	movs	r2, #10
 80074f4:	4620      	mov	r0, r4
 80074f6:	f000 fafd 	bl	8007af4 <__multadd>
 80074fa:	45b8      	cmp	r8, r7
 80074fc:	4683      	mov	fp, r0
 80074fe:	f04f 0300 	mov.w	r3, #0
 8007502:	f04f 020a 	mov.w	r2, #10
 8007506:	4641      	mov	r1, r8
 8007508:	4620      	mov	r0, r4
 800750a:	d107      	bne.n	800751c <_dtoa_r+0xb1c>
 800750c:	f000 faf2 	bl	8007af4 <__multadd>
 8007510:	4680      	mov	r8, r0
 8007512:	4607      	mov	r7, r0
 8007514:	9b01      	ldr	r3, [sp, #4]
 8007516:	3301      	adds	r3, #1
 8007518:	9301      	str	r3, [sp, #4]
 800751a:	e775      	b.n	8007408 <_dtoa_r+0xa08>
 800751c:	f000 faea 	bl	8007af4 <__multadd>
 8007520:	4639      	mov	r1, r7
 8007522:	4680      	mov	r8, r0
 8007524:	2300      	movs	r3, #0
 8007526:	220a      	movs	r2, #10
 8007528:	4620      	mov	r0, r4
 800752a:	f000 fae3 	bl	8007af4 <__multadd>
 800752e:	4607      	mov	r7, r0
 8007530:	e7f0      	b.n	8007514 <_dtoa_r+0xb14>
 8007532:	f1b9 0f00 	cmp.w	r9, #0
 8007536:	9a00      	ldr	r2, [sp, #0]
 8007538:	bfcc      	ite	gt
 800753a:	464d      	movgt	r5, r9
 800753c:	2501      	movle	r5, #1
 800753e:	4415      	add	r5, r2
 8007540:	f04f 0800 	mov.w	r8, #0
 8007544:	4659      	mov	r1, fp
 8007546:	2201      	movs	r2, #1
 8007548:	4620      	mov	r0, r4
 800754a:	9301      	str	r3, [sp, #4]
 800754c:	f000 fc82 	bl	8007e54 <__lshift>
 8007550:	4631      	mov	r1, r6
 8007552:	4683      	mov	fp, r0
 8007554:	f000 fcea 	bl	8007f2c <__mcmp>
 8007558:	2800      	cmp	r0, #0
 800755a:	dcb2      	bgt.n	80074c2 <_dtoa_r+0xac2>
 800755c:	d102      	bne.n	8007564 <_dtoa_r+0xb64>
 800755e:	9b01      	ldr	r3, [sp, #4]
 8007560:	07db      	lsls	r3, r3, #31
 8007562:	d4ae      	bmi.n	80074c2 <_dtoa_r+0xac2>
 8007564:	462b      	mov	r3, r5
 8007566:	461d      	mov	r5, r3
 8007568:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800756c:	2a30      	cmp	r2, #48	; 0x30
 800756e:	d0fa      	beq.n	8007566 <_dtoa_r+0xb66>
 8007570:	e6f7      	b.n	8007362 <_dtoa_r+0x962>
 8007572:	9a00      	ldr	r2, [sp, #0]
 8007574:	429a      	cmp	r2, r3
 8007576:	d1a5      	bne.n	80074c4 <_dtoa_r+0xac4>
 8007578:	f10a 0a01 	add.w	sl, sl, #1
 800757c:	2331      	movs	r3, #49	; 0x31
 800757e:	e779      	b.n	8007474 <_dtoa_r+0xa74>
 8007580:	4b13      	ldr	r3, [pc, #76]	; (80075d0 <_dtoa_r+0xbd0>)
 8007582:	f7ff baaf 	b.w	8006ae4 <_dtoa_r+0xe4>
 8007586:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007588:	2b00      	cmp	r3, #0
 800758a:	f47f aa86 	bne.w	8006a9a <_dtoa_r+0x9a>
 800758e:	4b11      	ldr	r3, [pc, #68]	; (80075d4 <_dtoa_r+0xbd4>)
 8007590:	f7ff baa8 	b.w	8006ae4 <_dtoa_r+0xe4>
 8007594:	f1b9 0f00 	cmp.w	r9, #0
 8007598:	dc03      	bgt.n	80075a2 <_dtoa_r+0xba2>
 800759a:	9b05      	ldr	r3, [sp, #20]
 800759c:	2b02      	cmp	r3, #2
 800759e:	f73f aec9 	bgt.w	8007334 <_dtoa_r+0x934>
 80075a2:	9d00      	ldr	r5, [sp, #0]
 80075a4:	4631      	mov	r1, r6
 80075a6:	4658      	mov	r0, fp
 80075a8:	f7ff f99c 	bl	80068e4 <quorem>
 80075ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80075b0:	f805 3b01 	strb.w	r3, [r5], #1
 80075b4:	9a00      	ldr	r2, [sp, #0]
 80075b6:	1aaa      	subs	r2, r5, r2
 80075b8:	4591      	cmp	r9, r2
 80075ba:	ddba      	ble.n	8007532 <_dtoa_r+0xb32>
 80075bc:	4659      	mov	r1, fp
 80075be:	2300      	movs	r3, #0
 80075c0:	220a      	movs	r2, #10
 80075c2:	4620      	mov	r0, r4
 80075c4:	f000 fa96 	bl	8007af4 <__multadd>
 80075c8:	4683      	mov	fp, r0
 80075ca:	e7eb      	b.n	80075a4 <_dtoa_r+0xba4>
 80075cc:	08009577 	.word	0x08009577
 80075d0:	080094d0 	.word	0x080094d0
 80075d4:	080094f4 	.word	0x080094f4

080075d8 <__sflush_r>:
 80075d8:	898a      	ldrh	r2, [r1, #12]
 80075da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075de:	4605      	mov	r5, r0
 80075e0:	0710      	lsls	r0, r2, #28
 80075e2:	460c      	mov	r4, r1
 80075e4:	d458      	bmi.n	8007698 <__sflush_r+0xc0>
 80075e6:	684b      	ldr	r3, [r1, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	dc05      	bgt.n	80075f8 <__sflush_r+0x20>
 80075ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	dc02      	bgt.n	80075f8 <__sflush_r+0x20>
 80075f2:	2000      	movs	r0, #0
 80075f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80075fa:	2e00      	cmp	r6, #0
 80075fc:	d0f9      	beq.n	80075f2 <__sflush_r+0x1a>
 80075fe:	2300      	movs	r3, #0
 8007600:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007604:	682f      	ldr	r7, [r5, #0]
 8007606:	602b      	str	r3, [r5, #0]
 8007608:	d032      	beq.n	8007670 <__sflush_r+0x98>
 800760a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800760c:	89a3      	ldrh	r3, [r4, #12]
 800760e:	075a      	lsls	r2, r3, #29
 8007610:	d505      	bpl.n	800761e <__sflush_r+0x46>
 8007612:	6863      	ldr	r3, [r4, #4]
 8007614:	1ac0      	subs	r0, r0, r3
 8007616:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007618:	b10b      	cbz	r3, 800761e <__sflush_r+0x46>
 800761a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800761c:	1ac0      	subs	r0, r0, r3
 800761e:	2300      	movs	r3, #0
 8007620:	4602      	mov	r2, r0
 8007622:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007624:	6a21      	ldr	r1, [r4, #32]
 8007626:	4628      	mov	r0, r5
 8007628:	47b0      	blx	r6
 800762a:	1c43      	adds	r3, r0, #1
 800762c:	89a3      	ldrh	r3, [r4, #12]
 800762e:	d106      	bne.n	800763e <__sflush_r+0x66>
 8007630:	6829      	ldr	r1, [r5, #0]
 8007632:	291d      	cmp	r1, #29
 8007634:	d82c      	bhi.n	8007690 <__sflush_r+0xb8>
 8007636:	4a2a      	ldr	r2, [pc, #168]	; (80076e0 <__sflush_r+0x108>)
 8007638:	40ca      	lsrs	r2, r1
 800763a:	07d6      	lsls	r6, r2, #31
 800763c:	d528      	bpl.n	8007690 <__sflush_r+0xb8>
 800763e:	2200      	movs	r2, #0
 8007640:	6062      	str	r2, [r4, #4]
 8007642:	04d9      	lsls	r1, r3, #19
 8007644:	6922      	ldr	r2, [r4, #16]
 8007646:	6022      	str	r2, [r4, #0]
 8007648:	d504      	bpl.n	8007654 <__sflush_r+0x7c>
 800764a:	1c42      	adds	r2, r0, #1
 800764c:	d101      	bne.n	8007652 <__sflush_r+0x7a>
 800764e:	682b      	ldr	r3, [r5, #0]
 8007650:	b903      	cbnz	r3, 8007654 <__sflush_r+0x7c>
 8007652:	6560      	str	r0, [r4, #84]	; 0x54
 8007654:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007656:	602f      	str	r7, [r5, #0]
 8007658:	2900      	cmp	r1, #0
 800765a:	d0ca      	beq.n	80075f2 <__sflush_r+0x1a>
 800765c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007660:	4299      	cmp	r1, r3
 8007662:	d002      	beq.n	800766a <__sflush_r+0x92>
 8007664:	4628      	mov	r0, r5
 8007666:	f000 fd71 	bl	800814c <_free_r>
 800766a:	2000      	movs	r0, #0
 800766c:	6360      	str	r0, [r4, #52]	; 0x34
 800766e:	e7c1      	b.n	80075f4 <__sflush_r+0x1c>
 8007670:	6a21      	ldr	r1, [r4, #32]
 8007672:	2301      	movs	r3, #1
 8007674:	4628      	mov	r0, r5
 8007676:	47b0      	blx	r6
 8007678:	1c41      	adds	r1, r0, #1
 800767a:	d1c7      	bne.n	800760c <__sflush_r+0x34>
 800767c:	682b      	ldr	r3, [r5, #0]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d0c4      	beq.n	800760c <__sflush_r+0x34>
 8007682:	2b1d      	cmp	r3, #29
 8007684:	d001      	beq.n	800768a <__sflush_r+0xb2>
 8007686:	2b16      	cmp	r3, #22
 8007688:	d101      	bne.n	800768e <__sflush_r+0xb6>
 800768a:	602f      	str	r7, [r5, #0]
 800768c:	e7b1      	b.n	80075f2 <__sflush_r+0x1a>
 800768e:	89a3      	ldrh	r3, [r4, #12]
 8007690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007694:	81a3      	strh	r3, [r4, #12]
 8007696:	e7ad      	b.n	80075f4 <__sflush_r+0x1c>
 8007698:	690f      	ldr	r7, [r1, #16]
 800769a:	2f00      	cmp	r7, #0
 800769c:	d0a9      	beq.n	80075f2 <__sflush_r+0x1a>
 800769e:	0793      	lsls	r3, r2, #30
 80076a0:	680e      	ldr	r6, [r1, #0]
 80076a2:	bf08      	it	eq
 80076a4:	694b      	ldreq	r3, [r1, #20]
 80076a6:	600f      	str	r7, [r1, #0]
 80076a8:	bf18      	it	ne
 80076aa:	2300      	movne	r3, #0
 80076ac:	eba6 0807 	sub.w	r8, r6, r7
 80076b0:	608b      	str	r3, [r1, #8]
 80076b2:	f1b8 0f00 	cmp.w	r8, #0
 80076b6:	dd9c      	ble.n	80075f2 <__sflush_r+0x1a>
 80076b8:	6a21      	ldr	r1, [r4, #32]
 80076ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80076bc:	4643      	mov	r3, r8
 80076be:	463a      	mov	r2, r7
 80076c0:	4628      	mov	r0, r5
 80076c2:	47b0      	blx	r6
 80076c4:	2800      	cmp	r0, #0
 80076c6:	dc06      	bgt.n	80076d6 <__sflush_r+0xfe>
 80076c8:	89a3      	ldrh	r3, [r4, #12]
 80076ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076ce:	81a3      	strh	r3, [r4, #12]
 80076d0:	f04f 30ff 	mov.w	r0, #4294967295
 80076d4:	e78e      	b.n	80075f4 <__sflush_r+0x1c>
 80076d6:	4407      	add	r7, r0
 80076d8:	eba8 0800 	sub.w	r8, r8, r0
 80076dc:	e7e9      	b.n	80076b2 <__sflush_r+0xda>
 80076de:	bf00      	nop
 80076e0:	20400001 	.word	0x20400001

080076e4 <_fflush_r>:
 80076e4:	b538      	push	{r3, r4, r5, lr}
 80076e6:	690b      	ldr	r3, [r1, #16]
 80076e8:	4605      	mov	r5, r0
 80076ea:	460c      	mov	r4, r1
 80076ec:	b913      	cbnz	r3, 80076f4 <_fflush_r+0x10>
 80076ee:	2500      	movs	r5, #0
 80076f0:	4628      	mov	r0, r5
 80076f2:	bd38      	pop	{r3, r4, r5, pc}
 80076f4:	b118      	cbz	r0, 80076fe <_fflush_r+0x1a>
 80076f6:	6983      	ldr	r3, [r0, #24]
 80076f8:	b90b      	cbnz	r3, 80076fe <_fflush_r+0x1a>
 80076fa:	f000 f887 	bl	800780c <__sinit>
 80076fe:	4b14      	ldr	r3, [pc, #80]	; (8007750 <_fflush_r+0x6c>)
 8007700:	429c      	cmp	r4, r3
 8007702:	d11b      	bne.n	800773c <_fflush_r+0x58>
 8007704:	686c      	ldr	r4, [r5, #4]
 8007706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d0ef      	beq.n	80076ee <_fflush_r+0xa>
 800770e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007710:	07d0      	lsls	r0, r2, #31
 8007712:	d404      	bmi.n	800771e <_fflush_r+0x3a>
 8007714:	0599      	lsls	r1, r3, #22
 8007716:	d402      	bmi.n	800771e <_fflush_r+0x3a>
 8007718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800771a:	f000 f91a 	bl	8007952 <__retarget_lock_acquire_recursive>
 800771e:	4628      	mov	r0, r5
 8007720:	4621      	mov	r1, r4
 8007722:	f7ff ff59 	bl	80075d8 <__sflush_r>
 8007726:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007728:	07da      	lsls	r2, r3, #31
 800772a:	4605      	mov	r5, r0
 800772c:	d4e0      	bmi.n	80076f0 <_fflush_r+0xc>
 800772e:	89a3      	ldrh	r3, [r4, #12]
 8007730:	059b      	lsls	r3, r3, #22
 8007732:	d4dd      	bmi.n	80076f0 <_fflush_r+0xc>
 8007734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007736:	f000 f90d 	bl	8007954 <__retarget_lock_release_recursive>
 800773a:	e7d9      	b.n	80076f0 <_fflush_r+0xc>
 800773c:	4b05      	ldr	r3, [pc, #20]	; (8007754 <_fflush_r+0x70>)
 800773e:	429c      	cmp	r4, r3
 8007740:	d101      	bne.n	8007746 <_fflush_r+0x62>
 8007742:	68ac      	ldr	r4, [r5, #8]
 8007744:	e7df      	b.n	8007706 <_fflush_r+0x22>
 8007746:	4b04      	ldr	r3, [pc, #16]	; (8007758 <_fflush_r+0x74>)
 8007748:	429c      	cmp	r4, r3
 800774a:	bf08      	it	eq
 800774c:	68ec      	ldreq	r4, [r5, #12]
 800774e:	e7da      	b.n	8007706 <_fflush_r+0x22>
 8007750:	080095a8 	.word	0x080095a8
 8007754:	080095c8 	.word	0x080095c8
 8007758:	08009588 	.word	0x08009588

0800775c <std>:
 800775c:	2300      	movs	r3, #0
 800775e:	b510      	push	{r4, lr}
 8007760:	4604      	mov	r4, r0
 8007762:	e9c0 3300 	strd	r3, r3, [r0]
 8007766:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800776a:	6083      	str	r3, [r0, #8]
 800776c:	8181      	strh	r1, [r0, #12]
 800776e:	6643      	str	r3, [r0, #100]	; 0x64
 8007770:	81c2      	strh	r2, [r0, #14]
 8007772:	6183      	str	r3, [r0, #24]
 8007774:	4619      	mov	r1, r3
 8007776:	2208      	movs	r2, #8
 8007778:	305c      	adds	r0, #92	; 0x5c
 800777a:	f7fe fb0b 	bl	8005d94 <memset>
 800777e:	4b05      	ldr	r3, [pc, #20]	; (8007794 <std+0x38>)
 8007780:	6263      	str	r3, [r4, #36]	; 0x24
 8007782:	4b05      	ldr	r3, [pc, #20]	; (8007798 <std+0x3c>)
 8007784:	62a3      	str	r3, [r4, #40]	; 0x28
 8007786:	4b05      	ldr	r3, [pc, #20]	; (800779c <std+0x40>)
 8007788:	62e3      	str	r3, [r4, #44]	; 0x2c
 800778a:	4b05      	ldr	r3, [pc, #20]	; (80077a0 <std+0x44>)
 800778c:	6224      	str	r4, [r4, #32]
 800778e:	6323      	str	r3, [r4, #48]	; 0x30
 8007790:	bd10      	pop	{r4, pc}
 8007792:	bf00      	nop
 8007794:	080082c1 	.word	0x080082c1
 8007798:	080082e3 	.word	0x080082e3
 800779c:	0800831b 	.word	0x0800831b
 80077a0:	0800833f 	.word	0x0800833f

080077a4 <_cleanup_r>:
 80077a4:	4901      	ldr	r1, [pc, #4]	; (80077ac <_cleanup_r+0x8>)
 80077a6:	f000 b8af 	b.w	8007908 <_fwalk_reent>
 80077aa:	bf00      	nop
 80077ac:	080076e5 	.word	0x080076e5

080077b0 <__sfmoreglue>:
 80077b0:	b570      	push	{r4, r5, r6, lr}
 80077b2:	1e4a      	subs	r2, r1, #1
 80077b4:	2568      	movs	r5, #104	; 0x68
 80077b6:	4355      	muls	r5, r2
 80077b8:	460e      	mov	r6, r1
 80077ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80077be:	f000 fd15 	bl	80081ec <_malloc_r>
 80077c2:	4604      	mov	r4, r0
 80077c4:	b140      	cbz	r0, 80077d8 <__sfmoreglue+0x28>
 80077c6:	2100      	movs	r1, #0
 80077c8:	e9c0 1600 	strd	r1, r6, [r0]
 80077cc:	300c      	adds	r0, #12
 80077ce:	60a0      	str	r0, [r4, #8]
 80077d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80077d4:	f7fe fade 	bl	8005d94 <memset>
 80077d8:	4620      	mov	r0, r4
 80077da:	bd70      	pop	{r4, r5, r6, pc}

080077dc <__sfp_lock_acquire>:
 80077dc:	4801      	ldr	r0, [pc, #4]	; (80077e4 <__sfp_lock_acquire+0x8>)
 80077de:	f000 b8b8 	b.w	8007952 <__retarget_lock_acquire_recursive>
 80077e2:	bf00      	nop
 80077e4:	2000077c 	.word	0x2000077c

080077e8 <__sfp_lock_release>:
 80077e8:	4801      	ldr	r0, [pc, #4]	; (80077f0 <__sfp_lock_release+0x8>)
 80077ea:	f000 b8b3 	b.w	8007954 <__retarget_lock_release_recursive>
 80077ee:	bf00      	nop
 80077f0:	2000077c 	.word	0x2000077c

080077f4 <__sinit_lock_acquire>:
 80077f4:	4801      	ldr	r0, [pc, #4]	; (80077fc <__sinit_lock_acquire+0x8>)
 80077f6:	f000 b8ac 	b.w	8007952 <__retarget_lock_acquire_recursive>
 80077fa:	bf00      	nop
 80077fc:	20000777 	.word	0x20000777

08007800 <__sinit_lock_release>:
 8007800:	4801      	ldr	r0, [pc, #4]	; (8007808 <__sinit_lock_release+0x8>)
 8007802:	f000 b8a7 	b.w	8007954 <__retarget_lock_release_recursive>
 8007806:	bf00      	nop
 8007808:	20000777 	.word	0x20000777

0800780c <__sinit>:
 800780c:	b510      	push	{r4, lr}
 800780e:	4604      	mov	r4, r0
 8007810:	f7ff fff0 	bl	80077f4 <__sinit_lock_acquire>
 8007814:	69a3      	ldr	r3, [r4, #24]
 8007816:	b11b      	cbz	r3, 8007820 <__sinit+0x14>
 8007818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800781c:	f7ff bff0 	b.w	8007800 <__sinit_lock_release>
 8007820:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007824:	6523      	str	r3, [r4, #80]	; 0x50
 8007826:	4b13      	ldr	r3, [pc, #76]	; (8007874 <__sinit+0x68>)
 8007828:	4a13      	ldr	r2, [pc, #76]	; (8007878 <__sinit+0x6c>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	62a2      	str	r2, [r4, #40]	; 0x28
 800782e:	42a3      	cmp	r3, r4
 8007830:	bf04      	itt	eq
 8007832:	2301      	moveq	r3, #1
 8007834:	61a3      	streq	r3, [r4, #24]
 8007836:	4620      	mov	r0, r4
 8007838:	f000 f820 	bl	800787c <__sfp>
 800783c:	6060      	str	r0, [r4, #4]
 800783e:	4620      	mov	r0, r4
 8007840:	f000 f81c 	bl	800787c <__sfp>
 8007844:	60a0      	str	r0, [r4, #8]
 8007846:	4620      	mov	r0, r4
 8007848:	f000 f818 	bl	800787c <__sfp>
 800784c:	2200      	movs	r2, #0
 800784e:	60e0      	str	r0, [r4, #12]
 8007850:	2104      	movs	r1, #4
 8007852:	6860      	ldr	r0, [r4, #4]
 8007854:	f7ff ff82 	bl	800775c <std>
 8007858:	68a0      	ldr	r0, [r4, #8]
 800785a:	2201      	movs	r2, #1
 800785c:	2109      	movs	r1, #9
 800785e:	f7ff ff7d 	bl	800775c <std>
 8007862:	68e0      	ldr	r0, [r4, #12]
 8007864:	2202      	movs	r2, #2
 8007866:	2112      	movs	r1, #18
 8007868:	f7ff ff78 	bl	800775c <std>
 800786c:	2301      	movs	r3, #1
 800786e:	61a3      	str	r3, [r4, #24]
 8007870:	e7d2      	b.n	8007818 <__sinit+0xc>
 8007872:	bf00      	nop
 8007874:	080094bc 	.word	0x080094bc
 8007878:	080077a5 	.word	0x080077a5

0800787c <__sfp>:
 800787c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787e:	4607      	mov	r7, r0
 8007880:	f7ff ffac 	bl	80077dc <__sfp_lock_acquire>
 8007884:	4b1e      	ldr	r3, [pc, #120]	; (8007900 <__sfp+0x84>)
 8007886:	681e      	ldr	r6, [r3, #0]
 8007888:	69b3      	ldr	r3, [r6, #24]
 800788a:	b913      	cbnz	r3, 8007892 <__sfp+0x16>
 800788c:	4630      	mov	r0, r6
 800788e:	f7ff ffbd 	bl	800780c <__sinit>
 8007892:	3648      	adds	r6, #72	; 0x48
 8007894:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007898:	3b01      	subs	r3, #1
 800789a:	d503      	bpl.n	80078a4 <__sfp+0x28>
 800789c:	6833      	ldr	r3, [r6, #0]
 800789e:	b30b      	cbz	r3, 80078e4 <__sfp+0x68>
 80078a0:	6836      	ldr	r6, [r6, #0]
 80078a2:	e7f7      	b.n	8007894 <__sfp+0x18>
 80078a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80078a8:	b9d5      	cbnz	r5, 80078e0 <__sfp+0x64>
 80078aa:	4b16      	ldr	r3, [pc, #88]	; (8007904 <__sfp+0x88>)
 80078ac:	60e3      	str	r3, [r4, #12]
 80078ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80078b2:	6665      	str	r5, [r4, #100]	; 0x64
 80078b4:	f000 f84c 	bl	8007950 <__retarget_lock_init_recursive>
 80078b8:	f7ff ff96 	bl	80077e8 <__sfp_lock_release>
 80078bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80078c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80078c4:	6025      	str	r5, [r4, #0]
 80078c6:	61a5      	str	r5, [r4, #24]
 80078c8:	2208      	movs	r2, #8
 80078ca:	4629      	mov	r1, r5
 80078cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80078d0:	f7fe fa60 	bl	8005d94 <memset>
 80078d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80078d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80078dc:	4620      	mov	r0, r4
 80078de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078e0:	3468      	adds	r4, #104	; 0x68
 80078e2:	e7d9      	b.n	8007898 <__sfp+0x1c>
 80078e4:	2104      	movs	r1, #4
 80078e6:	4638      	mov	r0, r7
 80078e8:	f7ff ff62 	bl	80077b0 <__sfmoreglue>
 80078ec:	4604      	mov	r4, r0
 80078ee:	6030      	str	r0, [r6, #0]
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d1d5      	bne.n	80078a0 <__sfp+0x24>
 80078f4:	f7ff ff78 	bl	80077e8 <__sfp_lock_release>
 80078f8:	230c      	movs	r3, #12
 80078fa:	603b      	str	r3, [r7, #0]
 80078fc:	e7ee      	b.n	80078dc <__sfp+0x60>
 80078fe:	bf00      	nop
 8007900:	080094bc 	.word	0x080094bc
 8007904:	ffff0001 	.word	0xffff0001

08007908 <_fwalk_reent>:
 8007908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800790c:	4606      	mov	r6, r0
 800790e:	4688      	mov	r8, r1
 8007910:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007914:	2700      	movs	r7, #0
 8007916:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800791a:	f1b9 0901 	subs.w	r9, r9, #1
 800791e:	d505      	bpl.n	800792c <_fwalk_reent+0x24>
 8007920:	6824      	ldr	r4, [r4, #0]
 8007922:	2c00      	cmp	r4, #0
 8007924:	d1f7      	bne.n	8007916 <_fwalk_reent+0xe>
 8007926:	4638      	mov	r0, r7
 8007928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800792c:	89ab      	ldrh	r3, [r5, #12]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d907      	bls.n	8007942 <_fwalk_reent+0x3a>
 8007932:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007936:	3301      	adds	r3, #1
 8007938:	d003      	beq.n	8007942 <_fwalk_reent+0x3a>
 800793a:	4629      	mov	r1, r5
 800793c:	4630      	mov	r0, r6
 800793e:	47c0      	blx	r8
 8007940:	4307      	orrs	r7, r0
 8007942:	3568      	adds	r5, #104	; 0x68
 8007944:	e7e9      	b.n	800791a <_fwalk_reent+0x12>
	...

08007948 <_localeconv_r>:
 8007948:	4800      	ldr	r0, [pc, #0]	; (800794c <_localeconv_r+0x4>)
 800794a:	4770      	bx	lr
 800794c:	200002e8 	.word	0x200002e8

08007950 <__retarget_lock_init_recursive>:
 8007950:	4770      	bx	lr

08007952 <__retarget_lock_acquire_recursive>:
 8007952:	4770      	bx	lr

08007954 <__retarget_lock_release_recursive>:
 8007954:	4770      	bx	lr

08007956 <__swhatbuf_r>:
 8007956:	b570      	push	{r4, r5, r6, lr}
 8007958:	460e      	mov	r6, r1
 800795a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800795e:	2900      	cmp	r1, #0
 8007960:	b096      	sub	sp, #88	; 0x58
 8007962:	4614      	mov	r4, r2
 8007964:	461d      	mov	r5, r3
 8007966:	da07      	bge.n	8007978 <__swhatbuf_r+0x22>
 8007968:	2300      	movs	r3, #0
 800796a:	602b      	str	r3, [r5, #0]
 800796c:	89b3      	ldrh	r3, [r6, #12]
 800796e:	061a      	lsls	r2, r3, #24
 8007970:	d410      	bmi.n	8007994 <__swhatbuf_r+0x3e>
 8007972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007976:	e00e      	b.n	8007996 <__swhatbuf_r+0x40>
 8007978:	466a      	mov	r2, sp
 800797a:	f000 fd37 	bl	80083ec <_fstat_r>
 800797e:	2800      	cmp	r0, #0
 8007980:	dbf2      	blt.n	8007968 <__swhatbuf_r+0x12>
 8007982:	9a01      	ldr	r2, [sp, #4]
 8007984:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007988:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800798c:	425a      	negs	r2, r3
 800798e:	415a      	adcs	r2, r3
 8007990:	602a      	str	r2, [r5, #0]
 8007992:	e7ee      	b.n	8007972 <__swhatbuf_r+0x1c>
 8007994:	2340      	movs	r3, #64	; 0x40
 8007996:	2000      	movs	r0, #0
 8007998:	6023      	str	r3, [r4, #0]
 800799a:	b016      	add	sp, #88	; 0x58
 800799c:	bd70      	pop	{r4, r5, r6, pc}
	...

080079a0 <__smakebuf_r>:
 80079a0:	898b      	ldrh	r3, [r1, #12]
 80079a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079a4:	079d      	lsls	r5, r3, #30
 80079a6:	4606      	mov	r6, r0
 80079a8:	460c      	mov	r4, r1
 80079aa:	d507      	bpl.n	80079bc <__smakebuf_r+0x1c>
 80079ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	6123      	str	r3, [r4, #16]
 80079b4:	2301      	movs	r3, #1
 80079b6:	6163      	str	r3, [r4, #20]
 80079b8:	b002      	add	sp, #8
 80079ba:	bd70      	pop	{r4, r5, r6, pc}
 80079bc:	ab01      	add	r3, sp, #4
 80079be:	466a      	mov	r2, sp
 80079c0:	f7ff ffc9 	bl	8007956 <__swhatbuf_r>
 80079c4:	9900      	ldr	r1, [sp, #0]
 80079c6:	4605      	mov	r5, r0
 80079c8:	4630      	mov	r0, r6
 80079ca:	f000 fc0f 	bl	80081ec <_malloc_r>
 80079ce:	b948      	cbnz	r0, 80079e4 <__smakebuf_r+0x44>
 80079d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079d4:	059a      	lsls	r2, r3, #22
 80079d6:	d4ef      	bmi.n	80079b8 <__smakebuf_r+0x18>
 80079d8:	f023 0303 	bic.w	r3, r3, #3
 80079dc:	f043 0302 	orr.w	r3, r3, #2
 80079e0:	81a3      	strh	r3, [r4, #12]
 80079e2:	e7e3      	b.n	80079ac <__smakebuf_r+0xc>
 80079e4:	4b0d      	ldr	r3, [pc, #52]	; (8007a1c <__smakebuf_r+0x7c>)
 80079e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80079e8:	89a3      	ldrh	r3, [r4, #12]
 80079ea:	6020      	str	r0, [r4, #0]
 80079ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079f0:	81a3      	strh	r3, [r4, #12]
 80079f2:	9b00      	ldr	r3, [sp, #0]
 80079f4:	6163      	str	r3, [r4, #20]
 80079f6:	9b01      	ldr	r3, [sp, #4]
 80079f8:	6120      	str	r0, [r4, #16]
 80079fa:	b15b      	cbz	r3, 8007a14 <__smakebuf_r+0x74>
 80079fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a00:	4630      	mov	r0, r6
 8007a02:	f000 fd05 	bl	8008410 <_isatty_r>
 8007a06:	b128      	cbz	r0, 8007a14 <__smakebuf_r+0x74>
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	f023 0303 	bic.w	r3, r3, #3
 8007a0e:	f043 0301 	orr.w	r3, r3, #1
 8007a12:	81a3      	strh	r3, [r4, #12]
 8007a14:	89a0      	ldrh	r0, [r4, #12]
 8007a16:	4305      	orrs	r5, r0
 8007a18:	81a5      	strh	r5, [r4, #12]
 8007a1a:	e7cd      	b.n	80079b8 <__smakebuf_r+0x18>
 8007a1c:	080077a5 	.word	0x080077a5

08007a20 <malloc>:
 8007a20:	4b02      	ldr	r3, [pc, #8]	; (8007a2c <malloc+0xc>)
 8007a22:	4601      	mov	r1, r0
 8007a24:	6818      	ldr	r0, [r3, #0]
 8007a26:	f000 bbe1 	b.w	80081ec <_malloc_r>
 8007a2a:	bf00      	nop
 8007a2c:	20000194 	.word	0x20000194

08007a30 <_Balloc>:
 8007a30:	b570      	push	{r4, r5, r6, lr}
 8007a32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a34:	4604      	mov	r4, r0
 8007a36:	460d      	mov	r5, r1
 8007a38:	b976      	cbnz	r6, 8007a58 <_Balloc+0x28>
 8007a3a:	2010      	movs	r0, #16
 8007a3c:	f7ff fff0 	bl	8007a20 <malloc>
 8007a40:	4602      	mov	r2, r0
 8007a42:	6260      	str	r0, [r4, #36]	; 0x24
 8007a44:	b920      	cbnz	r0, 8007a50 <_Balloc+0x20>
 8007a46:	4b18      	ldr	r3, [pc, #96]	; (8007aa8 <_Balloc+0x78>)
 8007a48:	4818      	ldr	r0, [pc, #96]	; (8007aac <_Balloc+0x7c>)
 8007a4a:	2166      	movs	r1, #102	; 0x66
 8007a4c:	f000 fc8e 	bl	800836c <__assert_func>
 8007a50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a54:	6006      	str	r6, [r0, #0]
 8007a56:	60c6      	str	r6, [r0, #12]
 8007a58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007a5a:	68f3      	ldr	r3, [r6, #12]
 8007a5c:	b183      	cbz	r3, 8007a80 <_Balloc+0x50>
 8007a5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a66:	b9b8      	cbnz	r0, 8007a98 <_Balloc+0x68>
 8007a68:	2101      	movs	r1, #1
 8007a6a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a6e:	1d72      	adds	r2, r6, #5
 8007a70:	0092      	lsls	r2, r2, #2
 8007a72:	4620      	mov	r0, r4
 8007a74:	f000 fb5a 	bl	800812c <_calloc_r>
 8007a78:	b160      	cbz	r0, 8007a94 <_Balloc+0x64>
 8007a7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a7e:	e00e      	b.n	8007a9e <_Balloc+0x6e>
 8007a80:	2221      	movs	r2, #33	; 0x21
 8007a82:	2104      	movs	r1, #4
 8007a84:	4620      	mov	r0, r4
 8007a86:	f000 fb51 	bl	800812c <_calloc_r>
 8007a8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a8c:	60f0      	str	r0, [r6, #12]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d1e4      	bne.n	8007a5e <_Balloc+0x2e>
 8007a94:	2000      	movs	r0, #0
 8007a96:	bd70      	pop	{r4, r5, r6, pc}
 8007a98:	6802      	ldr	r2, [r0, #0]
 8007a9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007aa4:	e7f7      	b.n	8007a96 <_Balloc+0x66>
 8007aa6:	bf00      	nop
 8007aa8:	08009501 	.word	0x08009501
 8007aac:	080095e8 	.word	0x080095e8

08007ab0 <_Bfree>:
 8007ab0:	b570      	push	{r4, r5, r6, lr}
 8007ab2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ab4:	4605      	mov	r5, r0
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	b976      	cbnz	r6, 8007ad8 <_Bfree+0x28>
 8007aba:	2010      	movs	r0, #16
 8007abc:	f7ff ffb0 	bl	8007a20 <malloc>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	6268      	str	r0, [r5, #36]	; 0x24
 8007ac4:	b920      	cbnz	r0, 8007ad0 <_Bfree+0x20>
 8007ac6:	4b09      	ldr	r3, [pc, #36]	; (8007aec <_Bfree+0x3c>)
 8007ac8:	4809      	ldr	r0, [pc, #36]	; (8007af0 <_Bfree+0x40>)
 8007aca:	218a      	movs	r1, #138	; 0x8a
 8007acc:	f000 fc4e 	bl	800836c <__assert_func>
 8007ad0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ad4:	6006      	str	r6, [r0, #0]
 8007ad6:	60c6      	str	r6, [r0, #12]
 8007ad8:	b13c      	cbz	r4, 8007aea <_Bfree+0x3a>
 8007ada:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007adc:	6862      	ldr	r2, [r4, #4]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ae4:	6021      	str	r1, [r4, #0]
 8007ae6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007aea:	bd70      	pop	{r4, r5, r6, pc}
 8007aec:	08009501 	.word	0x08009501
 8007af0:	080095e8 	.word	0x080095e8

08007af4 <__multadd>:
 8007af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007af8:	690e      	ldr	r6, [r1, #16]
 8007afa:	4607      	mov	r7, r0
 8007afc:	4698      	mov	r8, r3
 8007afe:	460c      	mov	r4, r1
 8007b00:	f101 0014 	add.w	r0, r1, #20
 8007b04:	2300      	movs	r3, #0
 8007b06:	6805      	ldr	r5, [r0, #0]
 8007b08:	b2a9      	uxth	r1, r5
 8007b0a:	fb02 8101 	mla	r1, r2, r1, r8
 8007b0e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007b12:	0c2d      	lsrs	r5, r5, #16
 8007b14:	fb02 c505 	mla	r5, r2, r5, ip
 8007b18:	b289      	uxth	r1, r1
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007b20:	429e      	cmp	r6, r3
 8007b22:	f840 1b04 	str.w	r1, [r0], #4
 8007b26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007b2a:	dcec      	bgt.n	8007b06 <__multadd+0x12>
 8007b2c:	f1b8 0f00 	cmp.w	r8, #0
 8007b30:	d022      	beq.n	8007b78 <__multadd+0x84>
 8007b32:	68a3      	ldr	r3, [r4, #8]
 8007b34:	42b3      	cmp	r3, r6
 8007b36:	dc19      	bgt.n	8007b6c <__multadd+0x78>
 8007b38:	6861      	ldr	r1, [r4, #4]
 8007b3a:	4638      	mov	r0, r7
 8007b3c:	3101      	adds	r1, #1
 8007b3e:	f7ff ff77 	bl	8007a30 <_Balloc>
 8007b42:	4605      	mov	r5, r0
 8007b44:	b928      	cbnz	r0, 8007b52 <__multadd+0x5e>
 8007b46:	4602      	mov	r2, r0
 8007b48:	4b0d      	ldr	r3, [pc, #52]	; (8007b80 <__multadd+0x8c>)
 8007b4a:	480e      	ldr	r0, [pc, #56]	; (8007b84 <__multadd+0x90>)
 8007b4c:	21b5      	movs	r1, #181	; 0xb5
 8007b4e:	f000 fc0d 	bl	800836c <__assert_func>
 8007b52:	6922      	ldr	r2, [r4, #16]
 8007b54:	3202      	adds	r2, #2
 8007b56:	f104 010c 	add.w	r1, r4, #12
 8007b5a:	0092      	lsls	r2, r2, #2
 8007b5c:	300c      	adds	r0, #12
 8007b5e:	f7fe f90b 	bl	8005d78 <memcpy>
 8007b62:	4621      	mov	r1, r4
 8007b64:	4638      	mov	r0, r7
 8007b66:	f7ff ffa3 	bl	8007ab0 <_Bfree>
 8007b6a:	462c      	mov	r4, r5
 8007b6c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007b70:	3601      	adds	r6, #1
 8007b72:	f8c3 8014 	str.w	r8, [r3, #20]
 8007b76:	6126      	str	r6, [r4, #16]
 8007b78:	4620      	mov	r0, r4
 8007b7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b7e:	bf00      	nop
 8007b80:	08009577 	.word	0x08009577
 8007b84:	080095e8 	.word	0x080095e8

08007b88 <__hi0bits>:
 8007b88:	0c03      	lsrs	r3, r0, #16
 8007b8a:	041b      	lsls	r3, r3, #16
 8007b8c:	b9d3      	cbnz	r3, 8007bc4 <__hi0bits+0x3c>
 8007b8e:	0400      	lsls	r0, r0, #16
 8007b90:	2310      	movs	r3, #16
 8007b92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b96:	bf04      	itt	eq
 8007b98:	0200      	lsleq	r0, r0, #8
 8007b9a:	3308      	addeq	r3, #8
 8007b9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007ba0:	bf04      	itt	eq
 8007ba2:	0100      	lsleq	r0, r0, #4
 8007ba4:	3304      	addeq	r3, #4
 8007ba6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007baa:	bf04      	itt	eq
 8007bac:	0080      	lsleq	r0, r0, #2
 8007bae:	3302      	addeq	r3, #2
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	db05      	blt.n	8007bc0 <__hi0bits+0x38>
 8007bb4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007bb8:	f103 0301 	add.w	r3, r3, #1
 8007bbc:	bf08      	it	eq
 8007bbe:	2320      	moveq	r3, #32
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	4770      	bx	lr
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	e7e4      	b.n	8007b92 <__hi0bits+0xa>

08007bc8 <__lo0bits>:
 8007bc8:	6803      	ldr	r3, [r0, #0]
 8007bca:	f013 0207 	ands.w	r2, r3, #7
 8007bce:	4601      	mov	r1, r0
 8007bd0:	d00b      	beq.n	8007bea <__lo0bits+0x22>
 8007bd2:	07da      	lsls	r2, r3, #31
 8007bd4:	d424      	bmi.n	8007c20 <__lo0bits+0x58>
 8007bd6:	0798      	lsls	r0, r3, #30
 8007bd8:	bf49      	itett	mi
 8007bda:	085b      	lsrmi	r3, r3, #1
 8007bdc:	089b      	lsrpl	r3, r3, #2
 8007bde:	2001      	movmi	r0, #1
 8007be0:	600b      	strmi	r3, [r1, #0]
 8007be2:	bf5c      	itt	pl
 8007be4:	600b      	strpl	r3, [r1, #0]
 8007be6:	2002      	movpl	r0, #2
 8007be8:	4770      	bx	lr
 8007bea:	b298      	uxth	r0, r3
 8007bec:	b9b0      	cbnz	r0, 8007c1c <__lo0bits+0x54>
 8007bee:	0c1b      	lsrs	r3, r3, #16
 8007bf0:	2010      	movs	r0, #16
 8007bf2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007bf6:	bf04      	itt	eq
 8007bf8:	0a1b      	lsreq	r3, r3, #8
 8007bfa:	3008      	addeq	r0, #8
 8007bfc:	071a      	lsls	r2, r3, #28
 8007bfe:	bf04      	itt	eq
 8007c00:	091b      	lsreq	r3, r3, #4
 8007c02:	3004      	addeq	r0, #4
 8007c04:	079a      	lsls	r2, r3, #30
 8007c06:	bf04      	itt	eq
 8007c08:	089b      	lsreq	r3, r3, #2
 8007c0a:	3002      	addeq	r0, #2
 8007c0c:	07da      	lsls	r2, r3, #31
 8007c0e:	d403      	bmi.n	8007c18 <__lo0bits+0x50>
 8007c10:	085b      	lsrs	r3, r3, #1
 8007c12:	f100 0001 	add.w	r0, r0, #1
 8007c16:	d005      	beq.n	8007c24 <__lo0bits+0x5c>
 8007c18:	600b      	str	r3, [r1, #0]
 8007c1a:	4770      	bx	lr
 8007c1c:	4610      	mov	r0, r2
 8007c1e:	e7e8      	b.n	8007bf2 <__lo0bits+0x2a>
 8007c20:	2000      	movs	r0, #0
 8007c22:	4770      	bx	lr
 8007c24:	2020      	movs	r0, #32
 8007c26:	4770      	bx	lr

08007c28 <__i2b>:
 8007c28:	b510      	push	{r4, lr}
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	f7ff feff 	bl	8007a30 <_Balloc>
 8007c32:	4602      	mov	r2, r0
 8007c34:	b928      	cbnz	r0, 8007c42 <__i2b+0x1a>
 8007c36:	4b05      	ldr	r3, [pc, #20]	; (8007c4c <__i2b+0x24>)
 8007c38:	4805      	ldr	r0, [pc, #20]	; (8007c50 <__i2b+0x28>)
 8007c3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007c3e:	f000 fb95 	bl	800836c <__assert_func>
 8007c42:	2301      	movs	r3, #1
 8007c44:	6144      	str	r4, [r0, #20]
 8007c46:	6103      	str	r3, [r0, #16]
 8007c48:	bd10      	pop	{r4, pc}
 8007c4a:	bf00      	nop
 8007c4c:	08009577 	.word	0x08009577
 8007c50:	080095e8 	.word	0x080095e8

08007c54 <__multiply>:
 8007c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c58:	4614      	mov	r4, r2
 8007c5a:	690a      	ldr	r2, [r1, #16]
 8007c5c:	6923      	ldr	r3, [r4, #16]
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	bfb8      	it	lt
 8007c62:	460b      	movlt	r3, r1
 8007c64:	460d      	mov	r5, r1
 8007c66:	bfbc      	itt	lt
 8007c68:	4625      	movlt	r5, r4
 8007c6a:	461c      	movlt	r4, r3
 8007c6c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007c70:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007c74:	68ab      	ldr	r3, [r5, #8]
 8007c76:	6869      	ldr	r1, [r5, #4]
 8007c78:	eb0a 0709 	add.w	r7, sl, r9
 8007c7c:	42bb      	cmp	r3, r7
 8007c7e:	b085      	sub	sp, #20
 8007c80:	bfb8      	it	lt
 8007c82:	3101      	addlt	r1, #1
 8007c84:	f7ff fed4 	bl	8007a30 <_Balloc>
 8007c88:	b930      	cbnz	r0, 8007c98 <__multiply+0x44>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	4b42      	ldr	r3, [pc, #264]	; (8007d98 <__multiply+0x144>)
 8007c8e:	4843      	ldr	r0, [pc, #268]	; (8007d9c <__multiply+0x148>)
 8007c90:	f240 115d 	movw	r1, #349	; 0x15d
 8007c94:	f000 fb6a 	bl	800836c <__assert_func>
 8007c98:	f100 0614 	add.w	r6, r0, #20
 8007c9c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007ca0:	4633      	mov	r3, r6
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	4543      	cmp	r3, r8
 8007ca6:	d31e      	bcc.n	8007ce6 <__multiply+0x92>
 8007ca8:	f105 0c14 	add.w	ip, r5, #20
 8007cac:	f104 0314 	add.w	r3, r4, #20
 8007cb0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007cb4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007cb8:	9202      	str	r2, [sp, #8]
 8007cba:	ebac 0205 	sub.w	r2, ip, r5
 8007cbe:	3a15      	subs	r2, #21
 8007cc0:	f022 0203 	bic.w	r2, r2, #3
 8007cc4:	3204      	adds	r2, #4
 8007cc6:	f105 0115 	add.w	r1, r5, #21
 8007cca:	458c      	cmp	ip, r1
 8007ccc:	bf38      	it	cc
 8007cce:	2204      	movcc	r2, #4
 8007cd0:	9201      	str	r2, [sp, #4]
 8007cd2:	9a02      	ldr	r2, [sp, #8]
 8007cd4:	9303      	str	r3, [sp, #12]
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d808      	bhi.n	8007cec <__multiply+0x98>
 8007cda:	2f00      	cmp	r7, #0
 8007cdc:	dc55      	bgt.n	8007d8a <__multiply+0x136>
 8007cde:	6107      	str	r7, [r0, #16]
 8007ce0:	b005      	add	sp, #20
 8007ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ce6:	f843 2b04 	str.w	r2, [r3], #4
 8007cea:	e7db      	b.n	8007ca4 <__multiply+0x50>
 8007cec:	f8b3 a000 	ldrh.w	sl, [r3]
 8007cf0:	f1ba 0f00 	cmp.w	sl, #0
 8007cf4:	d020      	beq.n	8007d38 <__multiply+0xe4>
 8007cf6:	f105 0e14 	add.w	lr, r5, #20
 8007cfa:	46b1      	mov	r9, r6
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007d02:	f8d9 b000 	ldr.w	fp, [r9]
 8007d06:	b2a1      	uxth	r1, r4
 8007d08:	fa1f fb8b 	uxth.w	fp, fp
 8007d0c:	fb0a b101 	mla	r1, sl, r1, fp
 8007d10:	4411      	add	r1, r2
 8007d12:	f8d9 2000 	ldr.w	r2, [r9]
 8007d16:	0c24      	lsrs	r4, r4, #16
 8007d18:	0c12      	lsrs	r2, r2, #16
 8007d1a:	fb0a 2404 	mla	r4, sl, r4, r2
 8007d1e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007d22:	b289      	uxth	r1, r1
 8007d24:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007d28:	45f4      	cmp	ip, lr
 8007d2a:	f849 1b04 	str.w	r1, [r9], #4
 8007d2e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007d32:	d8e4      	bhi.n	8007cfe <__multiply+0xaa>
 8007d34:	9901      	ldr	r1, [sp, #4]
 8007d36:	5072      	str	r2, [r6, r1]
 8007d38:	9a03      	ldr	r2, [sp, #12]
 8007d3a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007d3e:	3304      	adds	r3, #4
 8007d40:	f1b9 0f00 	cmp.w	r9, #0
 8007d44:	d01f      	beq.n	8007d86 <__multiply+0x132>
 8007d46:	6834      	ldr	r4, [r6, #0]
 8007d48:	f105 0114 	add.w	r1, r5, #20
 8007d4c:	46b6      	mov	lr, r6
 8007d4e:	f04f 0a00 	mov.w	sl, #0
 8007d52:	880a      	ldrh	r2, [r1, #0]
 8007d54:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007d58:	fb09 b202 	mla	r2, r9, r2, fp
 8007d5c:	4492      	add	sl, r2
 8007d5e:	b2a4      	uxth	r4, r4
 8007d60:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007d64:	f84e 4b04 	str.w	r4, [lr], #4
 8007d68:	f851 4b04 	ldr.w	r4, [r1], #4
 8007d6c:	f8be 2000 	ldrh.w	r2, [lr]
 8007d70:	0c24      	lsrs	r4, r4, #16
 8007d72:	fb09 2404 	mla	r4, r9, r4, r2
 8007d76:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007d7a:	458c      	cmp	ip, r1
 8007d7c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007d80:	d8e7      	bhi.n	8007d52 <__multiply+0xfe>
 8007d82:	9a01      	ldr	r2, [sp, #4]
 8007d84:	50b4      	str	r4, [r6, r2]
 8007d86:	3604      	adds	r6, #4
 8007d88:	e7a3      	b.n	8007cd2 <__multiply+0x7e>
 8007d8a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d1a5      	bne.n	8007cde <__multiply+0x8a>
 8007d92:	3f01      	subs	r7, #1
 8007d94:	e7a1      	b.n	8007cda <__multiply+0x86>
 8007d96:	bf00      	nop
 8007d98:	08009577 	.word	0x08009577
 8007d9c:	080095e8 	.word	0x080095e8

08007da0 <__pow5mult>:
 8007da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007da4:	4615      	mov	r5, r2
 8007da6:	f012 0203 	ands.w	r2, r2, #3
 8007daa:	4606      	mov	r6, r0
 8007dac:	460f      	mov	r7, r1
 8007dae:	d007      	beq.n	8007dc0 <__pow5mult+0x20>
 8007db0:	4c25      	ldr	r4, [pc, #148]	; (8007e48 <__pow5mult+0xa8>)
 8007db2:	3a01      	subs	r2, #1
 8007db4:	2300      	movs	r3, #0
 8007db6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007dba:	f7ff fe9b 	bl	8007af4 <__multadd>
 8007dbe:	4607      	mov	r7, r0
 8007dc0:	10ad      	asrs	r5, r5, #2
 8007dc2:	d03d      	beq.n	8007e40 <__pow5mult+0xa0>
 8007dc4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007dc6:	b97c      	cbnz	r4, 8007de8 <__pow5mult+0x48>
 8007dc8:	2010      	movs	r0, #16
 8007dca:	f7ff fe29 	bl	8007a20 <malloc>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	6270      	str	r0, [r6, #36]	; 0x24
 8007dd2:	b928      	cbnz	r0, 8007de0 <__pow5mult+0x40>
 8007dd4:	4b1d      	ldr	r3, [pc, #116]	; (8007e4c <__pow5mult+0xac>)
 8007dd6:	481e      	ldr	r0, [pc, #120]	; (8007e50 <__pow5mult+0xb0>)
 8007dd8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007ddc:	f000 fac6 	bl	800836c <__assert_func>
 8007de0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007de4:	6004      	str	r4, [r0, #0]
 8007de6:	60c4      	str	r4, [r0, #12]
 8007de8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007dec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007df0:	b94c      	cbnz	r4, 8007e06 <__pow5mult+0x66>
 8007df2:	f240 2171 	movw	r1, #625	; 0x271
 8007df6:	4630      	mov	r0, r6
 8007df8:	f7ff ff16 	bl	8007c28 <__i2b>
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e02:	4604      	mov	r4, r0
 8007e04:	6003      	str	r3, [r0, #0]
 8007e06:	f04f 0900 	mov.w	r9, #0
 8007e0a:	07eb      	lsls	r3, r5, #31
 8007e0c:	d50a      	bpl.n	8007e24 <__pow5mult+0x84>
 8007e0e:	4639      	mov	r1, r7
 8007e10:	4622      	mov	r2, r4
 8007e12:	4630      	mov	r0, r6
 8007e14:	f7ff ff1e 	bl	8007c54 <__multiply>
 8007e18:	4639      	mov	r1, r7
 8007e1a:	4680      	mov	r8, r0
 8007e1c:	4630      	mov	r0, r6
 8007e1e:	f7ff fe47 	bl	8007ab0 <_Bfree>
 8007e22:	4647      	mov	r7, r8
 8007e24:	106d      	asrs	r5, r5, #1
 8007e26:	d00b      	beq.n	8007e40 <__pow5mult+0xa0>
 8007e28:	6820      	ldr	r0, [r4, #0]
 8007e2a:	b938      	cbnz	r0, 8007e3c <__pow5mult+0x9c>
 8007e2c:	4622      	mov	r2, r4
 8007e2e:	4621      	mov	r1, r4
 8007e30:	4630      	mov	r0, r6
 8007e32:	f7ff ff0f 	bl	8007c54 <__multiply>
 8007e36:	6020      	str	r0, [r4, #0]
 8007e38:	f8c0 9000 	str.w	r9, [r0]
 8007e3c:	4604      	mov	r4, r0
 8007e3e:	e7e4      	b.n	8007e0a <__pow5mult+0x6a>
 8007e40:	4638      	mov	r0, r7
 8007e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e46:	bf00      	nop
 8007e48:	08009738 	.word	0x08009738
 8007e4c:	08009501 	.word	0x08009501
 8007e50:	080095e8 	.word	0x080095e8

08007e54 <__lshift>:
 8007e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e58:	460c      	mov	r4, r1
 8007e5a:	6849      	ldr	r1, [r1, #4]
 8007e5c:	6923      	ldr	r3, [r4, #16]
 8007e5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e62:	68a3      	ldr	r3, [r4, #8]
 8007e64:	4607      	mov	r7, r0
 8007e66:	4691      	mov	r9, r2
 8007e68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e6c:	f108 0601 	add.w	r6, r8, #1
 8007e70:	42b3      	cmp	r3, r6
 8007e72:	db0b      	blt.n	8007e8c <__lshift+0x38>
 8007e74:	4638      	mov	r0, r7
 8007e76:	f7ff fddb 	bl	8007a30 <_Balloc>
 8007e7a:	4605      	mov	r5, r0
 8007e7c:	b948      	cbnz	r0, 8007e92 <__lshift+0x3e>
 8007e7e:	4602      	mov	r2, r0
 8007e80:	4b28      	ldr	r3, [pc, #160]	; (8007f24 <__lshift+0xd0>)
 8007e82:	4829      	ldr	r0, [pc, #164]	; (8007f28 <__lshift+0xd4>)
 8007e84:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007e88:	f000 fa70 	bl	800836c <__assert_func>
 8007e8c:	3101      	adds	r1, #1
 8007e8e:	005b      	lsls	r3, r3, #1
 8007e90:	e7ee      	b.n	8007e70 <__lshift+0x1c>
 8007e92:	2300      	movs	r3, #0
 8007e94:	f100 0114 	add.w	r1, r0, #20
 8007e98:	f100 0210 	add.w	r2, r0, #16
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	4553      	cmp	r3, sl
 8007ea0:	db33      	blt.n	8007f0a <__lshift+0xb6>
 8007ea2:	6920      	ldr	r0, [r4, #16]
 8007ea4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ea8:	f104 0314 	add.w	r3, r4, #20
 8007eac:	f019 091f 	ands.w	r9, r9, #31
 8007eb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007eb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007eb8:	d02b      	beq.n	8007f12 <__lshift+0xbe>
 8007eba:	f1c9 0e20 	rsb	lr, r9, #32
 8007ebe:	468a      	mov	sl, r1
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	6818      	ldr	r0, [r3, #0]
 8007ec4:	fa00 f009 	lsl.w	r0, r0, r9
 8007ec8:	4302      	orrs	r2, r0
 8007eca:	f84a 2b04 	str.w	r2, [sl], #4
 8007ece:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ed2:	459c      	cmp	ip, r3
 8007ed4:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ed8:	d8f3      	bhi.n	8007ec2 <__lshift+0x6e>
 8007eda:	ebac 0304 	sub.w	r3, ip, r4
 8007ede:	3b15      	subs	r3, #21
 8007ee0:	f023 0303 	bic.w	r3, r3, #3
 8007ee4:	3304      	adds	r3, #4
 8007ee6:	f104 0015 	add.w	r0, r4, #21
 8007eea:	4584      	cmp	ip, r0
 8007eec:	bf38      	it	cc
 8007eee:	2304      	movcc	r3, #4
 8007ef0:	50ca      	str	r2, [r1, r3]
 8007ef2:	b10a      	cbz	r2, 8007ef8 <__lshift+0xa4>
 8007ef4:	f108 0602 	add.w	r6, r8, #2
 8007ef8:	3e01      	subs	r6, #1
 8007efa:	4638      	mov	r0, r7
 8007efc:	612e      	str	r6, [r5, #16]
 8007efe:	4621      	mov	r1, r4
 8007f00:	f7ff fdd6 	bl	8007ab0 <_Bfree>
 8007f04:	4628      	mov	r0, r5
 8007f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f0e:	3301      	adds	r3, #1
 8007f10:	e7c5      	b.n	8007e9e <__lshift+0x4a>
 8007f12:	3904      	subs	r1, #4
 8007f14:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f18:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f1c:	459c      	cmp	ip, r3
 8007f1e:	d8f9      	bhi.n	8007f14 <__lshift+0xc0>
 8007f20:	e7ea      	b.n	8007ef8 <__lshift+0xa4>
 8007f22:	bf00      	nop
 8007f24:	08009577 	.word	0x08009577
 8007f28:	080095e8 	.word	0x080095e8

08007f2c <__mcmp>:
 8007f2c:	b530      	push	{r4, r5, lr}
 8007f2e:	6902      	ldr	r2, [r0, #16]
 8007f30:	690c      	ldr	r4, [r1, #16]
 8007f32:	1b12      	subs	r2, r2, r4
 8007f34:	d10e      	bne.n	8007f54 <__mcmp+0x28>
 8007f36:	f100 0314 	add.w	r3, r0, #20
 8007f3a:	3114      	adds	r1, #20
 8007f3c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007f40:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007f44:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f48:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f4c:	42a5      	cmp	r5, r4
 8007f4e:	d003      	beq.n	8007f58 <__mcmp+0x2c>
 8007f50:	d305      	bcc.n	8007f5e <__mcmp+0x32>
 8007f52:	2201      	movs	r2, #1
 8007f54:	4610      	mov	r0, r2
 8007f56:	bd30      	pop	{r4, r5, pc}
 8007f58:	4283      	cmp	r3, r0
 8007f5a:	d3f3      	bcc.n	8007f44 <__mcmp+0x18>
 8007f5c:	e7fa      	b.n	8007f54 <__mcmp+0x28>
 8007f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f62:	e7f7      	b.n	8007f54 <__mcmp+0x28>

08007f64 <__mdiff>:
 8007f64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f68:	460c      	mov	r4, r1
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	4611      	mov	r1, r2
 8007f6e:	4620      	mov	r0, r4
 8007f70:	4617      	mov	r7, r2
 8007f72:	f7ff ffdb 	bl	8007f2c <__mcmp>
 8007f76:	1e05      	subs	r5, r0, #0
 8007f78:	d110      	bne.n	8007f9c <__mdiff+0x38>
 8007f7a:	4629      	mov	r1, r5
 8007f7c:	4630      	mov	r0, r6
 8007f7e:	f7ff fd57 	bl	8007a30 <_Balloc>
 8007f82:	b930      	cbnz	r0, 8007f92 <__mdiff+0x2e>
 8007f84:	4b39      	ldr	r3, [pc, #228]	; (800806c <__mdiff+0x108>)
 8007f86:	4602      	mov	r2, r0
 8007f88:	f240 2132 	movw	r1, #562	; 0x232
 8007f8c:	4838      	ldr	r0, [pc, #224]	; (8008070 <__mdiff+0x10c>)
 8007f8e:	f000 f9ed 	bl	800836c <__assert_func>
 8007f92:	2301      	movs	r3, #1
 8007f94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f9c:	bfa4      	itt	ge
 8007f9e:	463b      	movge	r3, r7
 8007fa0:	4627      	movge	r7, r4
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	6879      	ldr	r1, [r7, #4]
 8007fa6:	bfa6      	itte	ge
 8007fa8:	461c      	movge	r4, r3
 8007faa:	2500      	movge	r5, #0
 8007fac:	2501      	movlt	r5, #1
 8007fae:	f7ff fd3f 	bl	8007a30 <_Balloc>
 8007fb2:	b920      	cbnz	r0, 8007fbe <__mdiff+0x5a>
 8007fb4:	4b2d      	ldr	r3, [pc, #180]	; (800806c <__mdiff+0x108>)
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007fbc:	e7e6      	b.n	8007f8c <__mdiff+0x28>
 8007fbe:	693e      	ldr	r6, [r7, #16]
 8007fc0:	60c5      	str	r5, [r0, #12]
 8007fc2:	6925      	ldr	r5, [r4, #16]
 8007fc4:	f107 0114 	add.w	r1, r7, #20
 8007fc8:	f104 0914 	add.w	r9, r4, #20
 8007fcc:	f100 0e14 	add.w	lr, r0, #20
 8007fd0:	f107 0210 	add.w	r2, r7, #16
 8007fd4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007fd8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007fdc:	46f2      	mov	sl, lr
 8007fde:	2700      	movs	r7, #0
 8007fe0:	f859 3b04 	ldr.w	r3, [r9], #4
 8007fe4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007fe8:	fa1f f883 	uxth.w	r8, r3
 8007fec:	fa17 f78b 	uxtah	r7, r7, fp
 8007ff0:	0c1b      	lsrs	r3, r3, #16
 8007ff2:	eba7 0808 	sub.w	r8, r7, r8
 8007ff6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007ffa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007ffe:	fa1f f888 	uxth.w	r8, r8
 8008002:	141f      	asrs	r7, r3, #16
 8008004:	454d      	cmp	r5, r9
 8008006:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800800a:	f84a 3b04 	str.w	r3, [sl], #4
 800800e:	d8e7      	bhi.n	8007fe0 <__mdiff+0x7c>
 8008010:	1b2b      	subs	r3, r5, r4
 8008012:	3b15      	subs	r3, #21
 8008014:	f023 0303 	bic.w	r3, r3, #3
 8008018:	3304      	adds	r3, #4
 800801a:	3415      	adds	r4, #21
 800801c:	42a5      	cmp	r5, r4
 800801e:	bf38      	it	cc
 8008020:	2304      	movcc	r3, #4
 8008022:	4419      	add	r1, r3
 8008024:	4473      	add	r3, lr
 8008026:	469e      	mov	lr, r3
 8008028:	460d      	mov	r5, r1
 800802a:	4565      	cmp	r5, ip
 800802c:	d30e      	bcc.n	800804c <__mdiff+0xe8>
 800802e:	f10c 0203 	add.w	r2, ip, #3
 8008032:	1a52      	subs	r2, r2, r1
 8008034:	f022 0203 	bic.w	r2, r2, #3
 8008038:	3903      	subs	r1, #3
 800803a:	458c      	cmp	ip, r1
 800803c:	bf38      	it	cc
 800803e:	2200      	movcc	r2, #0
 8008040:	441a      	add	r2, r3
 8008042:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008046:	b17b      	cbz	r3, 8008068 <__mdiff+0x104>
 8008048:	6106      	str	r6, [r0, #16]
 800804a:	e7a5      	b.n	8007f98 <__mdiff+0x34>
 800804c:	f855 8b04 	ldr.w	r8, [r5], #4
 8008050:	fa17 f488 	uxtah	r4, r7, r8
 8008054:	1422      	asrs	r2, r4, #16
 8008056:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800805a:	b2a4      	uxth	r4, r4
 800805c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008060:	f84e 4b04 	str.w	r4, [lr], #4
 8008064:	1417      	asrs	r7, r2, #16
 8008066:	e7e0      	b.n	800802a <__mdiff+0xc6>
 8008068:	3e01      	subs	r6, #1
 800806a:	e7ea      	b.n	8008042 <__mdiff+0xde>
 800806c:	08009577 	.word	0x08009577
 8008070:	080095e8 	.word	0x080095e8

08008074 <__d2b>:
 8008074:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008078:	4689      	mov	r9, r1
 800807a:	2101      	movs	r1, #1
 800807c:	ec57 6b10 	vmov	r6, r7, d0
 8008080:	4690      	mov	r8, r2
 8008082:	f7ff fcd5 	bl	8007a30 <_Balloc>
 8008086:	4604      	mov	r4, r0
 8008088:	b930      	cbnz	r0, 8008098 <__d2b+0x24>
 800808a:	4602      	mov	r2, r0
 800808c:	4b25      	ldr	r3, [pc, #148]	; (8008124 <__d2b+0xb0>)
 800808e:	4826      	ldr	r0, [pc, #152]	; (8008128 <__d2b+0xb4>)
 8008090:	f240 310a 	movw	r1, #778	; 0x30a
 8008094:	f000 f96a 	bl	800836c <__assert_func>
 8008098:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800809c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80080a0:	bb35      	cbnz	r5, 80080f0 <__d2b+0x7c>
 80080a2:	2e00      	cmp	r6, #0
 80080a4:	9301      	str	r3, [sp, #4]
 80080a6:	d028      	beq.n	80080fa <__d2b+0x86>
 80080a8:	4668      	mov	r0, sp
 80080aa:	9600      	str	r6, [sp, #0]
 80080ac:	f7ff fd8c 	bl	8007bc8 <__lo0bits>
 80080b0:	9900      	ldr	r1, [sp, #0]
 80080b2:	b300      	cbz	r0, 80080f6 <__d2b+0x82>
 80080b4:	9a01      	ldr	r2, [sp, #4]
 80080b6:	f1c0 0320 	rsb	r3, r0, #32
 80080ba:	fa02 f303 	lsl.w	r3, r2, r3
 80080be:	430b      	orrs	r3, r1
 80080c0:	40c2      	lsrs	r2, r0
 80080c2:	6163      	str	r3, [r4, #20]
 80080c4:	9201      	str	r2, [sp, #4]
 80080c6:	9b01      	ldr	r3, [sp, #4]
 80080c8:	61a3      	str	r3, [r4, #24]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	bf14      	ite	ne
 80080ce:	2202      	movne	r2, #2
 80080d0:	2201      	moveq	r2, #1
 80080d2:	6122      	str	r2, [r4, #16]
 80080d4:	b1d5      	cbz	r5, 800810c <__d2b+0x98>
 80080d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80080da:	4405      	add	r5, r0
 80080dc:	f8c9 5000 	str.w	r5, [r9]
 80080e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80080e4:	f8c8 0000 	str.w	r0, [r8]
 80080e8:	4620      	mov	r0, r4
 80080ea:	b003      	add	sp, #12
 80080ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080f4:	e7d5      	b.n	80080a2 <__d2b+0x2e>
 80080f6:	6161      	str	r1, [r4, #20]
 80080f8:	e7e5      	b.n	80080c6 <__d2b+0x52>
 80080fa:	a801      	add	r0, sp, #4
 80080fc:	f7ff fd64 	bl	8007bc8 <__lo0bits>
 8008100:	9b01      	ldr	r3, [sp, #4]
 8008102:	6163      	str	r3, [r4, #20]
 8008104:	2201      	movs	r2, #1
 8008106:	6122      	str	r2, [r4, #16]
 8008108:	3020      	adds	r0, #32
 800810a:	e7e3      	b.n	80080d4 <__d2b+0x60>
 800810c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008110:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008114:	f8c9 0000 	str.w	r0, [r9]
 8008118:	6918      	ldr	r0, [r3, #16]
 800811a:	f7ff fd35 	bl	8007b88 <__hi0bits>
 800811e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008122:	e7df      	b.n	80080e4 <__d2b+0x70>
 8008124:	08009577 	.word	0x08009577
 8008128:	080095e8 	.word	0x080095e8

0800812c <_calloc_r>:
 800812c:	b513      	push	{r0, r1, r4, lr}
 800812e:	434a      	muls	r2, r1
 8008130:	4611      	mov	r1, r2
 8008132:	9201      	str	r2, [sp, #4]
 8008134:	f000 f85a 	bl	80081ec <_malloc_r>
 8008138:	4604      	mov	r4, r0
 800813a:	b118      	cbz	r0, 8008144 <_calloc_r+0x18>
 800813c:	9a01      	ldr	r2, [sp, #4]
 800813e:	2100      	movs	r1, #0
 8008140:	f7fd fe28 	bl	8005d94 <memset>
 8008144:	4620      	mov	r0, r4
 8008146:	b002      	add	sp, #8
 8008148:	bd10      	pop	{r4, pc}
	...

0800814c <_free_r>:
 800814c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800814e:	2900      	cmp	r1, #0
 8008150:	d048      	beq.n	80081e4 <_free_r+0x98>
 8008152:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008156:	9001      	str	r0, [sp, #4]
 8008158:	2b00      	cmp	r3, #0
 800815a:	f1a1 0404 	sub.w	r4, r1, #4
 800815e:	bfb8      	it	lt
 8008160:	18e4      	addlt	r4, r4, r3
 8008162:	f000 f989 	bl	8008478 <__malloc_lock>
 8008166:	4a20      	ldr	r2, [pc, #128]	; (80081e8 <_free_r+0x9c>)
 8008168:	9801      	ldr	r0, [sp, #4]
 800816a:	6813      	ldr	r3, [r2, #0]
 800816c:	4615      	mov	r5, r2
 800816e:	b933      	cbnz	r3, 800817e <_free_r+0x32>
 8008170:	6063      	str	r3, [r4, #4]
 8008172:	6014      	str	r4, [r2, #0]
 8008174:	b003      	add	sp, #12
 8008176:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800817a:	f000 b983 	b.w	8008484 <__malloc_unlock>
 800817e:	42a3      	cmp	r3, r4
 8008180:	d90b      	bls.n	800819a <_free_r+0x4e>
 8008182:	6821      	ldr	r1, [r4, #0]
 8008184:	1862      	adds	r2, r4, r1
 8008186:	4293      	cmp	r3, r2
 8008188:	bf04      	itt	eq
 800818a:	681a      	ldreq	r2, [r3, #0]
 800818c:	685b      	ldreq	r3, [r3, #4]
 800818e:	6063      	str	r3, [r4, #4]
 8008190:	bf04      	itt	eq
 8008192:	1852      	addeq	r2, r2, r1
 8008194:	6022      	streq	r2, [r4, #0]
 8008196:	602c      	str	r4, [r5, #0]
 8008198:	e7ec      	b.n	8008174 <_free_r+0x28>
 800819a:	461a      	mov	r2, r3
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	b10b      	cbz	r3, 80081a4 <_free_r+0x58>
 80081a0:	42a3      	cmp	r3, r4
 80081a2:	d9fa      	bls.n	800819a <_free_r+0x4e>
 80081a4:	6811      	ldr	r1, [r2, #0]
 80081a6:	1855      	adds	r5, r2, r1
 80081a8:	42a5      	cmp	r5, r4
 80081aa:	d10b      	bne.n	80081c4 <_free_r+0x78>
 80081ac:	6824      	ldr	r4, [r4, #0]
 80081ae:	4421      	add	r1, r4
 80081b0:	1854      	adds	r4, r2, r1
 80081b2:	42a3      	cmp	r3, r4
 80081b4:	6011      	str	r1, [r2, #0]
 80081b6:	d1dd      	bne.n	8008174 <_free_r+0x28>
 80081b8:	681c      	ldr	r4, [r3, #0]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	6053      	str	r3, [r2, #4]
 80081be:	4421      	add	r1, r4
 80081c0:	6011      	str	r1, [r2, #0]
 80081c2:	e7d7      	b.n	8008174 <_free_r+0x28>
 80081c4:	d902      	bls.n	80081cc <_free_r+0x80>
 80081c6:	230c      	movs	r3, #12
 80081c8:	6003      	str	r3, [r0, #0]
 80081ca:	e7d3      	b.n	8008174 <_free_r+0x28>
 80081cc:	6825      	ldr	r5, [r4, #0]
 80081ce:	1961      	adds	r1, r4, r5
 80081d0:	428b      	cmp	r3, r1
 80081d2:	bf04      	itt	eq
 80081d4:	6819      	ldreq	r1, [r3, #0]
 80081d6:	685b      	ldreq	r3, [r3, #4]
 80081d8:	6063      	str	r3, [r4, #4]
 80081da:	bf04      	itt	eq
 80081dc:	1949      	addeq	r1, r1, r5
 80081de:	6021      	streq	r1, [r4, #0]
 80081e0:	6054      	str	r4, [r2, #4]
 80081e2:	e7c7      	b.n	8008174 <_free_r+0x28>
 80081e4:	b003      	add	sp, #12
 80081e6:	bd30      	pop	{r4, r5, pc}
 80081e8:	20000590 	.word	0x20000590

080081ec <_malloc_r>:
 80081ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ee:	1ccd      	adds	r5, r1, #3
 80081f0:	f025 0503 	bic.w	r5, r5, #3
 80081f4:	3508      	adds	r5, #8
 80081f6:	2d0c      	cmp	r5, #12
 80081f8:	bf38      	it	cc
 80081fa:	250c      	movcc	r5, #12
 80081fc:	2d00      	cmp	r5, #0
 80081fe:	4606      	mov	r6, r0
 8008200:	db01      	blt.n	8008206 <_malloc_r+0x1a>
 8008202:	42a9      	cmp	r1, r5
 8008204:	d903      	bls.n	800820e <_malloc_r+0x22>
 8008206:	230c      	movs	r3, #12
 8008208:	6033      	str	r3, [r6, #0]
 800820a:	2000      	movs	r0, #0
 800820c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800820e:	f000 f933 	bl	8008478 <__malloc_lock>
 8008212:	4921      	ldr	r1, [pc, #132]	; (8008298 <_malloc_r+0xac>)
 8008214:	680a      	ldr	r2, [r1, #0]
 8008216:	4614      	mov	r4, r2
 8008218:	b99c      	cbnz	r4, 8008242 <_malloc_r+0x56>
 800821a:	4f20      	ldr	r7, [pc, #128]	; (800829c <_malloc_r+0xb0>)
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	b923      	cbnz	r3, 800822a <_malloc_r+0x3e>
 8008220:	4621      	mov	r1, r4
 8008222:	4630      	mov	r0, r6
 8008224:	f000 f83c 	bl	80082a0 <_sbrk_r>
 8008228:	6038      	str	r0, [r7, #0]
 800822a:	4629      	mov	r1, r5
 800822c:	4630      	mov	r0, r6
 800822e:	f000 f837 	bl	80082a0 <_sbrk_r>
 8008232:	1c43      	adds	r3, r0, #1
 8008234:	d123      	bne.n	800827e <_malloc_r+0x92>
 8008236:	230c      	movs	r3, #12
 8008238:	6033      	str	r3, [r6, #0]
 800823a:	4630      	mov	r0, r6
 800823c:	f000 f922 	bl	8008484 <__malloc_unlock>
 8008240:	e7e3      	b.n	800820a <_malloc_r+0x1e>
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	1b5b      	subs	r3, r3, r5
 8008246:	d417      	bmi.n	8008278 <_malloc_r+0x8c>
 8008248:	2b0b      	cmp	r3, #11
 800824a:	d903      	bls.n	8008254 <_malloc_r+0x68>
 800824c:	6023      	str	r3, [r4, #0]
 800824e:	441c      	add	r4, r3
 8008250:	6025      	str	r5, [r4, #0]
 8008252:	e004      	b.n	800825e <_malloc_r+0x72>
 8008254:	6863      	ldr	r3, [r4, #4]
 8008256:	42a2      	cmp	r2, r4
 8008258:	bf0c      	ite	eq
 800825a:	600b      	streq	r3, [r1, #0]
 800825c:	6053      	strne	r3, [r2, #4]
 800825e:	4630      	mov	r0, r6
 8008260:	f000 f910 	bl	8008484 <__malloc_unlock>
 8008264:	f104 000b 	add.w	r0, r4, #11
 8008268:	1d23      	adds	r3, r4, #4
 800826a:	f020 0007 	bic.w	r0, r0, #7
 800826e:	1ac2      	subs	r2, r0, r3
 8008270:	d0cc      	beq.n	800820c <_malloc_r+0x20>
 8008272:	1a1b      	subs	r3, r3, r0
 8008274:	50a3      	str	r3, [r4, r2]
 8008276:	e7c9      	b.n	800820c <_malloc_r+0x20>
 8008278:	4622      	mov	r2, r4
 800827a:	6864      	ldr	r4, [r4, #4]
 800827c:	e7cc      	b.n	8008218 <_malloc_r+0x2c>
 800827e:	1cc4      	adds	r4, r0, #3
 8008280:	f024 0403 	bic.w	r4, r4, #3
 8008284:	42a0      	cmp	r0, r4
 8008286:	d0e3      	beq.n	8008250 <_malloc_r+0x64>
 8008288:	1a21      	subs	r1, r4, r0
 800828a:	4630      	mov	r0, r6
 800828c:	f000 f808 	bl	80082a0 <_sbrk_r>
 8008290:	3001      	adds	r0, #1
 8008292:	d1dd      	bne.n	8008250 <_malloc_r+0x64>
 8008294:	e7cf      	b.n	8008236 <_malloc_r+0x4a>
 8008296:	bf00      	nop
 8008298:	20000590 	.word	0x20000590
 800829c:	20000594 	.word	0x20000594

080082a0 <_sbrk_r>:
 80082a0:	b538      	push	{r3, r4, r5, lr}
 80082a2:	4d06      	ldr	r5, [pc, #24]	; (80082bc <_sbrk_r+0x1c>)
 80082a4:	2300      	movs	r3, #0
 80082a6:	4604      	mov	r4, r0
 80082a8:	4608      	mov	r0, r1
 80082aa:	602b      	str	r3, [r5, #0]
 80082ac:	f7f9 fb14 	bl	80018d8 <_sbrk>
 80082b0:	1c43      	adds	r3, r0, #1
 80082b2:	d102      	bne.n	80082ba <_sbrk_r+0x1a>
 80082b4:	682b      	ldr	r3, [r5, #0]
 80082b6:	b103      	cbz	r3, 80082ba <_sbrk_r+0x1a>
 80082b8:	6023      	str	r3, [r4, #0]
 80082ba:	bd38      	pop	{r3, r4, r5, pc}
 80082bc:	20000780 	.word	0x20000780

080082c0 <__sread>:
 80082c0:	b510      	push	{r4, lr}
 80082c2:	460c      	mov	r4, r1
 80082c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082c8:	f000 fa3c 	bl	8008744 <_read_r>
 80082cc:	2800      	cmp	r0, #0
 80082ce:	bfab      	itete	ge
 80082d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80082d2:	89a3      	ldrhlt	r3, [r4, #12]
 80082d4:	181b      	addge	r3, r3, r0
 80082d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80082da:	bfac      	ite	ge
 80082dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80082de:	81a3      	strhlt	r3, [r4, #12]
 80082e0:	bd10      	pop	{r4, pc}

080082e2 <__swrite>:
 80082e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082e6:	461f      	mov	r7, r3
 80082e8:	898b      	ldrh	r3, [r1, #12]
 80082ea:	05db      	lsls	r3, r3, #23
 80082ec:	4605      	mov	r5, r0
 80082ee:	460c      	mov	r4, r1
 80082f0:	4616      	mov	r6, r2
 80082f2:	d505      	bpl.n	8008300 <__swrite+0x1e>
 80082f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082f8:	2302      	movs	r3, #2
 80082fa:	2200      	movs	r2, #0
 80082fc:	f000 f898 	bl	8008430 <_lseek_r>
 8008300:	89a3      	ldrh	r3, [r4, #12]
 8008302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008306:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800830a:	81a3      	strh	r3, [r4, #12]
 800830c:	4632      	mov	r2, r6
 800830e:	463b      	mov	r3, r7
 8008310:	4628      	mov	r0, r5
 8008312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008316:	f000 b817 	b.w	8008348 <_write_r>

0800831a <__sseek>:
 800831a:	b510      	push	{r4, lr}
 800831c:	460c      	mov	r4, r1
 800831e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008322:	f000 f885 	bl	8008430 <_lseek_r>
 8008326:	1c43      	adds	r3, r0, #1
 8008328:	89a3      	ldrh	r3, [r4, #12]
 800832a:	bf15      	itete	ne
 800832c:	6560      	strne	r0, [r4, #84]	; 0x54
 800832e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008332:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008336:	81a3      	strheq	r3, [r4, #12]
 8008338:	bf18      	it	ne
 800833a:	81a3      	strhne	r3, [r4, #12]
 800833c:	bd10      	pop	{r4, pc}

0800833e <__sclose>:
 800833e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008342:	f000 b831 	b.w	80083a8 <_close_r>
	...

08008348 <_write_r>:
 8008348:	b538      	push	{r3, r4, r5, lr}
 800834a:	4d07      	ldr	r5, [pc, #28]	; (8008368 <_write_r+0x20>)
 800834c:	4604      	mov	r4, r0
 800834e:	4608      	mov	r0, r1
 8008350:	4611      	mov	r1, r2
 8008352:	2200      	movs	r2, #0
 8008354:	602a      	str	r2, [r5, #0]
 8008356:	461a      	mov	r2, r3
 8008358:	f7f9 fa6d 	bl	8001836 <_write>
 800835c:	1c43      	adds	r3, r0, #1
 800835e:	d102      	bne.n	8008366 <_write_r+0x1e>
 8008360:	682b      	ldr	r3, [r5, #0]
 8008362:	b103      	cbz	r3, 8008366 <_write_r+0x1e>
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	bd38      	pop	{r3, r4, r5, pc}
 8008368:	20000780 	.word	0x20000780

0800836c <__assert_func>:
 800836c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800836e:	4614      	mov	r4, r2
 8008370:	461a      	mov	r2, r3
 8008372:	4b09      	ldr	r3, [pc, #36]	; (8008398 <__assert_func+0x2c>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4605      	mov	r5, r0
 8008378:	68d8      	ldr	r0, [r3, #12]
 800837a:	b14c      	cbz	r4, 8008390 <__assert_func+0x24>
 800837c:	4b07      	ldr	r3, [pc, #28]	; (800839c <__assert_func+0x30>)
 800837e:	9100      	str	r1, [sp, #0]
 8008380:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008384:	4906      	ldr	r1, [pc, #24]	; (80083a0 <__assert_func+0x34>)
 8008386:	462b      	mov	r3, r5
 8008388:	f000 f81e 	bl	80083c8 <fiprintf>
 800838c:	f000 f9f9 	bl	8008782 <abort>
 8008390:	4b04      	ldr	r3, [pc, #16]	; (80083a4 <__assert_func+0x38>)
 8008392:	461c      	mov	r4, r3
 8008394:	e7f3      	b.n	800837e <__assert_func+0x12>
 8008396:	bf00      	nop
 8008398:	20000194 	.word	0x20000194
 800839c:	08009744 	.word	0x08009744
 80083a0:	08009751 	.word	0x08009751
 80083a4:	0800977f 	.word	0x0800977f

080083a8 <_close_r>:
 80083a8:	b538      	push	{r3, r4, r5, lr}
 80083aa:	4d06      	ldr	r5, [pc, #24]	; (80083c4 <_close_r+0x1c>)
 80083ac:	2300      	movs	r3, #0
 80083ae:	4604      	mov	r4, r0
 80083b0:	4608      	mov	r0, r1
 80083b2:	602b      	str	r3, [r5, #0]
 80083b4:	f7f9 fa5b 	bl	800186e <_close>
 80083b8:	1c43      	adds	r3, r0, #1
 80083ba:	d102      	bne.n	80083c2 <_close_r+0x1a>
 80083bc:	682b      	ldr	r3, [r5, #0]
 80083be:	b103      	cbz	r3, 80083c2 <_close_r+0x1a>
 80083c0:	6023      	str	r3, [r4, #0]
 80083c2:	bd38      	pop	{r3, r4, r5, pc}
 80083c4:	20000780 	.word	0x20000780

080083c8 <fiprintf>:
 80083c8:	b40e      	push	{r1, r2, r3}
 80083ca:	b503      	push	{r0, r1, lr}
 80083cc:	4601      	mov	r1, r0
 80083ce:	ab03      	add	r3, sp, #12
 80083d0:	4805      	ldr	r0, [pc, #20]	; (80083e8 <fiprintf+0x20>)
 80083d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80083d6:	6800      	ldr	r0, [r0, #0]
 80083d8:	9301      	str	r3, [sp, #4]
 80083da:	f000 f883 	bl	80084e4 <_vfiprintf_r>
 80083de:	b002      	add	sp, #8
 80083e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80083e4:	b003      	add	sp, #12
 80083e6:	4770      	bx	lr
 80083e8:	20000194 	.word	0x20000194

080083ec <_fstat_r>:
 80083ec:	b538      	push	{r3, r4, r5, lr}
 80083ee:	4d07      	ldr	r5, [pc, #28]	; (800840c <_fstat_r+0x20>)
 80083f0:	2300      	movs	r3, #0
 80083f2:	4604      	mov	r4, r0
 80083f4:	4608      	mov	r0, r1
 80083f6:	4611      	mov	r1, r2
 80083f8:	602b      	str	r3, [r5, #0]
 80083fa:	f7f9 fa44 	bl	8001886 <_fstat>
 80083fe:	1c43      	adds	r3, r0, #1
 8008400:	d102      	bne.n	8008408 <_fstat_r+0x1c>
 8008402:	682b      	ldr	r3, [r5, #0]
 8008404:	b103      	cbz	r3, 8008408 <_fstat_r+0x1c>
 8008406:	6023      	str	r3, [r4, #0]
 8008408:	bd38      	pop	{r3, r4, r5, pc}
 800840a:	bf00      	nop
 800840c:	20000780 	.word	0x20000780

08008410 <_isatty_r>:
 8008410:	b538      	push	{r3, r4, r5, lr}
 8008412:	4d06      	ldr	r5, [pc, #24]	; (800842c <_isatty_r+0x1c>)
 8008414:	2300      	movs	r3, #0
 8008416:	4604      	mov	r4, r0
 8008418:	4608      	mov	r0, r1
 800841a:	602b      	str	r3, [r5, #0]
 800841c:	f7f9 fa43 	bl	80018a6 <_isatty>
 8008420:	1c43      	adds	r3, r0, #1
 8008422:	d102      	bne.n	800842a <_isatty_r+0x1a>
 8008424:	682b      	ldr	r3, [r5, #0]
 8008426:	b103      	cbz	r3, 800842a <_isatty_r+0x1a>
 8008428:	6023      	str	r3, [r4, #0]
 800842a:	bd38      	pop	{r3, r4, r5, pc}
 800842c:	20000780 	.word	0x20000780

08008430 <_lseek_r>:
 8008430:	b538      	push	{r3, r4, r5, lr}
 8008432:	4d07      	ldr	r5, [pc, #28]	; (8008450 <_lseek_r+0x20>)
 8008434:	4604      	mov	r4, r0
 8008436:	4608      	mov	r0, r1
 8008438:	4611      	mov	r1, r2
 800843a:	2200      	movs	r2, #0
 800843c:	602a      	str	r2, [r5, #0]
 800843e:	461a      	mov	r2, r3
 8008440:	f7f9 fa3c 	bl	80018bc <_lseek>
 8008444:	1c43      	adds	r3, r0, #1
 8008446:	d102      	bne.n	800844e <_lseek_r+0x1e>
 8008448:	682b      	ldr	r3, [r5, #0]
 800844a:	b103      	cbz	r3, 800844e <_lseek_r+0x1e>
 800844c:	6023      	str	r3, [r4, #0]
 800844e:	bd38      	pop	{r3, r4, r5, pc}
 8008450:	20000780 	.word	0x20000780

08008454 <__ascii_mbtowc>:
 8008454:	b082      	sub	sp, #8
 8008456:	b901      	cbnz	r1, 800845a <__ascii_mbtowc+0x6>
 8008458:	a901      	add	r1, sp, #4
 800845a:	b142      	cbz	r2, 800846e <__ascii_mbtowc+0x1a>
 800845c:	b14b      	cbz	r3, 8008472 <__ascii_mbtowc+0x1e>
 800845e:	7813      	ldrb	r3, [r2, #0]
 8008460:	600b      	str	r3, [r1, #0]
 8008462:	7812      	ldrb	r2, [r2, #0]
 8008464:	1e10      	subs	r0, r2, #0
 8008466:	bf18      	it	ne
 8008468:	2001      	movne	r0, #1
 800846a:	b002      	add	sp, #8
 800846c:	4770      	bx	lr
 800846e:	4610      	mov	r0, r2
 8008470:	e7fb      	b.n	800846a <__ascii_mbtowc+0x16>
 8008472:	f06f 0001 	mvn.w	r0, #1
 8008476:	e7f8      	b.n	800846a <__ascii_mbtowc+0x16>

08008478 <__malloc_lock>:
 8008478:	4801      	ldr	r0, [pc, #4]	; (8008480 <__malloc_lock+0x8>)
 800847a:	f7ff ba6a 	b.w	8007952 <__retarget_lock_acquire_recursive>
 800847e:	bf00      	nop
 8008480:	20000778 	.word	0x20000778

08008484 <__malloc_unlock>:
 8008484:	4801      	ldr	r0, [pc, #4]	; (800848c <__malloc_unlock+0x8>)
 8008486:	f7ff ba65 	b.w	8007954 <__retarget_lock_release_recursive>
 800848a:	bf00      	nop
 800848c:	20000778 	.word	0x20000778

08008490 <__sfputc_r>:
 8008490:	6893      	ldr	r3, [r2, #8]
 8008492:	3b01      	subs	r3, #1
 8008494:	2b00      	cmp	r3, #0
 8008496:	b410      	push	{r4}
 8008498:	6093      	str	r3, [r2, #8]
 800849a:	da08      	bge.n	80084ae <__sfputc_r+0x1e>
 800849c:	6994      	ldr	r4, [r2, #24]
 800849e:	42a3      	cmp	r3, r4
 80084a0:	db01      	blt.n	80084a6 <__sfputc_r+0x16>
 80084a2:	290a      	cmp	r1, #10
 80084a4:	d103      	bne.n	80084ae <__sfputc_r+0x1e>
 80084a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084aa:	f7fe b95b 	b.w	8006764 <__swbuf_r>
 80084ae:	6813      	ldr	r3, [r2, #0]
 80084b0:	1c58      	adds	r0, r3, #1
 80084b2:	6010      	str	r0, [r2, #0]
 80084b4:	7019      	strb	r1, [r3, #0]
 80084b6:	4608      	mov	r0, r1
 80084b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084bc:	4770      	bx	lr

080084be <__sfputs_r>:
 80084be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084c0:	4606      	mov	r6, r0
 80084c2:	460f      	mov	r7, r1
 80084c4:	4614      	mov	r4, r2
 80084c6:	18d5      	adds	r5, r2, r3
 80084c8:	42ac      	cmp	r4, r5
 80084ca:	d101      	bne.n	80084d0 <__sfputs_r+0x12>
 80084cc:	2000      	movs	r0, #0
 80084ce:	e007      	b.n	80084e0 <__sfputs_r+0x22>
 80084d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084d4:	463a      	mov	r2, r7
 80084d6:	4630      	mov	r0, r6
 80084d8:	f7ff ffda 	bl	8008490 <__sfputc_r>
 80084dc:	1c43      	adds	r3, r0, #1
 80084de:	d1f3      	bne.n	80084c8 <__sfputs_r+0xa>
 80084e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080084e4 <_vfiprintf_r>:
 80084e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e8:	460d      	mov	r5, r1
 80084ea:	b09d      	sub	sp, #116	; 0x74
 80084ec:	4614      	mov	r4, r2
 80084ee:	4698      	mov	r8, r3
 80084f0:	4606      	mov	r6, r0
 80084f2:	b118      	cbz	r0, 80084fc <_vfiprintf_r+0x18>
 80084f4:	6983      	ldr	r3, [r0, #24]
 80084f6:	b90b      	cbnz	r3, 80084fc <_vfiprintf_r+0x18>
 80084f8:	f7ff f988 	bl	800780c <__sinit>
 80084fc:	4b89      	ldr	r3, [pc, #548]	; (8008724 <_vfiprintf_r+0x240>)
 80084fe:	429d      	cmp	r5, r3
 8008500:	d11b      	bne.n	800853a <_vfiprintf_r+0x56>
 8008502:	6875      	ldr	r5, [r6, #4]
 8008504:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008506:	07d9      	lsls	r1, r3, #31
 8008508:	d405      	bmi.n	8008516 <_vfiprintf_r+0x32>
 800850a:	89ab      	ldrh	r3, [r5, #12]
 800850c:	059a      	lsls	r2, r3, #22
 800850e:	d402      	bmi.n	8008516 <_vfiprintf_r+0x32>
 8008510:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008512:	f7ff fa1e 	bl	8007952 <__retarget_lock_acquire_recursive>
 8008516:	89ab      	ldrh	r3, [r5, #12]
 8008518:	071b      	lsls	r3, r3, #28
 800851a:	d501      	bpl.n	8008520 <_vfiprintf_r+0x3c>
 800851c:	692b      	ldr	r3, [r5, #16]
 800851e:	b9eb      	cbnz	r3, 800855c <_vfiprintf_r+0x78>
 8008520:	4629      	mov	r1, r5
 8008522:	4630      	mov	r0, r6
 8008524:	f7fe f970 	bl	8006808 <__swsetup_r>
 8008528:	b1c0      	cbz	r0, 800855c <_vfiprintf_r+0x78>
 800852a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800852c:	07dc      	lsls	r4, r3, #31
 800852e:	d50e      	bpl.n	800854e <_vfiprintf_r+0x6a>
 8008530:	f04f 30ff 	mov.w	r0, #4294967295
 8008534:	b01d      	add	sp, #116	; 0x74
 8008536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800853a:	4b7b      	ldr	r3, [pc, #492]	; (8008728 <_vfiprintf_r+0x244>)
 800853c:	429d      	cmp	r5, r3
 800853e:	d101      	bne.n	8008544 <_vfiprintf_r+0x60>
 8008540:	68b5      	ldr	r5, [r6, #8]
 8008542:	e7df      	b.n	8008504 <_vfiprintf_r+0x20>
 8008544:	4b79      	ldr	r3, [pc, #484]	; (800872c <_vfiprintf_r+0x248>)
 8008546:	429d      	cmp	r5, r3
 8008548:	bf08      	it	eq
 800854a:	68f5      	ldreq	r5, [r6, #12]
 800854c:	e7da      	b.n	8008504 <_vfiprintf_r+0x20>
 800854e:	89ab      	ldrh	r3, [r5, #12]
 8008550:	0598      	lsls	r0, r3, #22
 8008552:	d4ed      	bmi.n	8008530 <_vfiprintf_r+0x4c>
 8008554:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008556:	f7ff f9fd 	bl	8007954 <__retarget_lock_release_recursive>
 800855a:	e7e9      	b.n	8008530 <_vfiprintf_r+0x4c>
 800855c:	2300      	movs	r3, #0
 800855e:	9309      	str	r3, [sp, #36]	; 0x24
 8008560:	2320      	movs	r3, #32
 8008562:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008566:	f8cd 800c 	str.w	r8, [sp, #12]
 800856a:	2330      	movs	r3, #48	; 0x30
 800856c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008730 <_vfiprintf_r+0x24c>
 8008570:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008574:	f04f 0901 	mov.w	r9, #1
 8008578:	4623      	mov	r3, r4
 800857a:	469a      	mov	sl, r3
 800857c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008580:	b10a      	cbz	r2, 8008586 <_vfiprintf_r+0xa2>
 8008582:	2a25      	cmp	r2, #37	; 0x25
 8008584:	d1f9      	bne.n	800857a <_vfiprintf_r+0x96>
 8008586:	ebba 0b04 	subs.w	fp, sl, r4
 800858a:	d00b      	beq.n	80085a4 <_vfiprintf_r+0xc0>
 800858c:	465b      	mov	r3, fp
 800858e:	4622      	mov	r2, r4
 8008590:	4629      	mov	r1, r5
 8008592:	4630      	mov	r0, r6
 8008594:	f7ff ff93 	bl	80084be <__sfputs_r>
 8008598:	3001      	adds	r0, #1
 800859a:	f000 80aa 	beq.w	80086f2 <_vfiprintf_r+0x20e>
 800859e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085a0:	445a      	add	r2, fp
 80085a2:	9209      	str	r2, [sp, #36]	; 0x24
 80085a4:	f89a 3000 	ldrb.w	r3, [sl]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f000 80a2 	beq.w	80086f2 <_vfiprintf_r+0x20e>
 80085ae:	2300      	movs	r3, #0
 80085b0:	f04f 32ff 	mov.w	r2, #4294967295
 80085b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085b8:	f10a 0a01 	add.w	sl, sl, #1
 80085bc:	9304      	str	r3, [sp, #16]
 80085be:	9307      	str	r3, [sp, #28]
 80085c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085c4:	931a      	str	r3, [sp, #104]	; 0x68
 80085c6:	4654      	mov	r4, sl
 80085c8:	2205      	movs	r2, #5
 80085ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085ce:	4858      	ldr	r0, [pc, #352]	; (8008730 <_vfiprintf_r+0x24c>)
 80085d0:	f7f7 fe06 	bl	80001e0 <memchr>
 80085d4:	9a04      	ldr	r2, [sp, #16]
 80085d6:	b9d8      	cbnz	r0, 8008610 <_vfiprintf_r+0x12c>
 80085d8:	06d1      	lsls	r1, r2, #27
 80085da:	bf44      	itt	mi
 80085dc:	2320      	movmi	r3, #32
 80085de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085e2:	0713      	lsls	r3, r2, #28
 80085e4:	bf44      	itt	mi
 80085e6:	232b      	movmi	r3, #43	; 0x2b
 80085e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085ec:	f89a 3000 	ldrb.w	r3, [sl]
 80085f0:	2b2a      	cmp	r3, #42	; 0x2a
 80085f2:	d015      	beq.n	8008620 <_vfiprintf_r+0x13c>
 80085f4:	9a07      	ldr	r2, [sp, #28]
 80085f6:	4654      	mov	r4, sl
 80085f8:	2000      	movs	r0, #0
 80085fa:	f04f 0c0a 	mov.w	ip, #10
 80085fe:	4621      	mov	r1, r4
 8008600:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008604:	3b30      	subs	r3, #48	; 0x30
 8008606:	2b09      	cmp	r3, #9
 8008608:	d94e      	bls.n	80086a8 <_vfiprintf_r+0x1c4>
 800860a:	b1b0      	cbz	r0, 800863a <_vfiprintf_r+0x156>
 800860c:	9207      	str	r2, [sp, #28]
 800860e:	e014      	b.n	800863a <_vfiprintf_r+0x156>
 8008610:	eba0 0308 	sub.w	r3, r0, r8
 8008614:	fa09 f303 	lsl.w	r3, r9, r3
 8008618:	4313      	orrs	r3, r2
 800861a:	9304      	str	r3, [sp, #16]
 800861c:	46a2      	mov	sl, r4
 800861e:	e7d2      	b.n	80085c6 <_vfiprintf_r+0xe2>
 8008620:	9b03      	ldr	r3, [sp, #12]
 8008622:	1d19      	adds	r1, r3, #4
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	9103      	str	r1, [sp, #12]
 8008628:	2b00      	cmp	r3, #0
 800862a:	bfbb      	ittet	lt
 800862c:	425b      	neglt	r3, r3
 800862e:	f042 0202 	orrlt.w	r2, r2, #2
 8008632:	9307      	strge	r3, [sp, #28]
 8008634:	9307      	strlt	r3, [sp, #28]
 8008636:	bfb8      	it	lt
 8008638:	9204      	strlt	r2, [sp, #16]
 800863a:	7823      	ldrb	r3, [r4, #0]
 800863c:	2b2e      	cmp	r3, #46	; 0x2e
 800863e:	d10c      	bne.n	800865a <_vfiprintf_r+0x176>
 8008640:	7863      	ldrb	r3, [r4, #1]
 8008642:	2b2a      	cmp	r3, #42	; 0x2a
 8008644:	d135      	bne.n	80086b2 <_vfiprintf_r+0x1ce>
 8008646:	9b03      	ldr	r3, [sp, #12]
 8008648:	1d1a      	adds	r2, r3, #4
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	9203      	str	r2, [sp, #12]
 800864e:	2b00      	cmp	r3, #0
 8008650:	bfb8      	it	lt
 8008652:	f04f 33ff 	movlt.w	r3, #4294967295
 8008656:	3402      	adds	r4, #2
 8008658:	9305      	str	r3, [sp, #20]
 800865a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008740 <_vfiprintf_r+0x25c>
 800865e:	7821      	ldrb	r1, [r4, #0]
 8008660:	2203      	movs	r2, #3
 8008662:	4650      	mov	r0, sl
 8008664:	f7f7 fdbc 	bl	80001e0 <memchr>
 8008668:	b140      	cbz	r0, 800867c <_vfiprintf_r+0x198>
 800866a:	2340      	movs	r3, #64	; 0x40
 800866c:	eba0 000a 	sub.w	r0, r0, sl
 8008670:	fa03 f000 	lsl.w	r0, r3, r0
 8008674:	9b04      	ldr	r3, [sp, #16]
 8008676:	4303      	orrs	r3, r0
 8008678:	3401      	adds	r4, #1
 800867a:	9304      	str	r3, [sp, #16]
 800867c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008680:	482c      	ldr	r0, [pc, #176]	; (8008734 <_vfiprintf_r+0x250>)
 8008682:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008686:	2206      	movs	r2, #6
 8008688:	f7f7 fdaa 	bl	80001e0 <memchr>
 800868c:	2800      	cmp	r0, #0
 800868e:	d03f      	beq.n	8008710 <_vfiprintf_r+0x22c>
 8008690:	4b29      	ldr	r3, [pc, #164]	; (8008738 <_vfiprintf_r+0x254>)
 8008692:	bb1b      	cbnz	r3, 80086dc <_vfiprintf_r+0x1f8>
 8008694:	9b03      	ldr	r3, [sp, #12]
 8008696:	3307      	adds	r3, #7
 8008698:	f023 0307 	bic.w	r3, r3, #7
 800869c:	3308      	adds	r3, #8
 800869e:	9303      	str	r3, [sp, #12]
 80086a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086a2:	443b      	add	r3, r7
 80086a4:	9309      	str	r3, [sp, #36]	; 0x24
 80086a6:	e767      	b.n	8008578 <_vfiprintf_r+0x94>
 80086a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80086ac:	460c      	mov	r4, r1
 80086ae:	2001      	movs	r0, #1
 80086b0:	e7a5      	b.n	80085fe <_vfiprintf_r+0x11a>
 80086b2:	2300      	movs	r3, #0
 80086b4:	3401      	adds	r4, #1
 80086b6:	9305      	str	r3, [sp, #20]
 80086b8:	4619      	mov	r1, r3
 80086ba:	f04f 0c0a 	mov.w	ip, #10
 80086be:	4620      	mov	r0, r4
 80086c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086c4:	3a30      	subs	r2, #48	; 0x30
 80086c6:	2a09      	cmp	r2, #9
 80086c8:	d903      	bls.n	80086d2 <_vfiprintf_r+0x1ee>
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d0c5      	beq.n	800865a <_vfiprintf_r+0x176>
 80086ce:	9105      	str	r1, [sp, #20]
 80086d0:	e7c3      	b.n	800865a <_vfiprintf_r+0x176>
 80086d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80086d6:	4604      	mov	r4, r0
 80086d8:	2301      	movs	r3, #1
 80086da:	e7f0      	b.n	80086be <_vfiprintf_r+0x1da>
 80086dc:	ab03      	add	r3, sp, #12
 80086de:	9300      	str	r3, [sp, #0]
 80086e0:	462a      	mov	r2, r5
 80086e2:	4b16      	ldr	r3, [pc, #88]	; (800873c <_vfiprintf_r+0x258>)
 80086e4:	a904      	add	r1, sp, #16
 80086e6:	4630      	mov	r0, r6
 80086e8:	f7fd fbfc 	bl	8005ee4 <_printf_float>
 80086ec:	4607      	mov	r7, r0
 80086ee:	1c78      	adds	r0, r7, #1
 80086f0:	d1d6      	bne.n	80086a0 <_vfiprintf_r+0x1bc>
 80086f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086f4:	07d9      	lsls	r1, r3, #31
 80086f6:	d405      	bmi.n	8008704 <_vfiprintf_r+0x220>
 80086f8:	89ab      	ldrh	r3, [r5, #12]
 80086fa:	059a      	lsls	r2, r3, #22
 80086fc:	d402      	bmi.n	8008704 <_vfiprintf_r+0x220>
 80086fe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008700:	f7ff f928 	bl	8007954 <__retarget_lock_release_recursive>
 8008704:	89ab      	ldrh	r3, [r5, #12]
 8008706:	065b      	lsls	r3, r3, #25
 8008708:	f53f af12 	bmi.w	8008530 <_vfiprintf_r+0x4c>
 800870c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800870e:	e711      	b.n	8008534 <_vfiprintf_r+0x50>
 8008710:	ab03      	add	r3, sp, #12
 8008712:	9300      	str	r3, [sp, #0]
 8008714:	462a      	mov	r2, r5
 8008716:	4b09      	ldr	r3, [pc, #36]	; (800873c <_vfiprintf_r+0x258>)
 8008718:	a904      	add	r1, sp, #16
 800871a:	4630      	mov	r0, r6
 800871c:	f7fd fe86 	bl	800642c <_printf_i>
 8008720:	e7e4      	b.n	80086ec <_vfiprintf_r+0x208>
 8008722:	bf00      	nop
 8008724:	080095a8 	.word	0x080095a8
 8008728:	080095c8 	.word	0x080095c8
 800872c:	08009588 	.word	0x08009588
 8008730:	0800978a 	.word	0x0800978a
 8008734:	08009794 	.word	0x08009794
 8008738:	08005ee5 	.word	0x08005ee5
 800873c:	080084bf 	.word	0x080084bf
 8008740:	08009790 	.word	0x08009790

08008744 <_read_r>:
 8008744:	b538      	push	{r3, r4, r5, lr}
 8008746:	4d07      	ldr	r5, [pc, #28]	; (8008764 <_read_r+0x20>)
 8008748:	4604      	mov	r4, r0
 800874a:	4608      	mov	r0, r1
 800874c:	4611      	mov	r1, r2
 800874e:	2200      	movs	r2, #0
 8008750:	602a      	str	r2, [r5, #0]
 8008752:	461a      	mov	r2, r3
 8008754:	f7f9 f852 	bl	80017fc <_read>
 8008758:	1c43      	adds	r3, r0, #1
 800875a:	d102      	bne.n	8008762 <_read_r+0x1e>
 800875c:	682b      	ldr	r3, [r5, #0]
 800875e:	b103      	cbz	r3, 8008762 <_read_r+0x1e>
 8008760:	6023      	str	r3, [r4, #0]
 8008762:	bd38      	pop	{r3, r4, r5, pc}
 8008764:	20000780 	.word	0x20000780

08008768 <__ascii_wctomb>:
 8008768:	b149      	cbz	r1, 800877e <__ascii_wctomb+0x16>
 800876a:	2aff      	cmp	r2, #255	; 0xff
 800876c:	bf85      	ittet	hi
 800876e:	238a      	movhi	r3, #138	; 0x8a
 8008770:	6003      	strhi	r3, [r0, #0]
 8008772:	700a      	strbls	r2, [r1, #0]
 8008774:	f04f 30ff 	movhi.w	r0, #4294967295
 8008778:	bf98      	it	ls
 800877a:	2001      	movls	r0, #1
 800877c:	4770      	bx	lr
 800877e:	4608      	mov	r0, r1
 8008780:	4770      	bx	lr

08008782 <abort>:
 8008782:	b508      	push	{r3, lr}
 8008784:	2006      	movs	r0, #6
 8008786:	f000 f82b 	bl	80087e0 <raise>
 800878a:	2001      	movs	r0, #1
 800878c:	f7f9 f82c 	bl	80017e8 <_exit>

08008790 <_raise_r>:
 8008790:	291f      	cmp	r1, #31
 8008792:	b538      	push	{r3, r4, r5, lr}
 8008794:	4604      	mov	r4, r0
 8008796:	460d      	mov	r5, r1
 8008798:	d904      	bls.n	80087a4 <_raise_r+0x14>
 800879a:	2316      	movs	r3, #22
 800879c:	6003      	str	r3, [r0, #0]
 800879e:	f04f 30ff 	mov.w	r0, #4294967295
 80087a2:	bd38      	pop	{r3, r4, r5, pc}
 80087a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80087a6:	b112      	cbz	r2, 80087ae <_raise_r+0x1e>
 80087a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087ac:	b94b      	cbnz	r3, 80087c2 <_raise_r+0x32>
 80087ae:	4620      	mov	r0, r4
 80087b0:	f000 f830 	bl	8008814 <_getpid_r>
 80087b4:	462a      	mov	r2, r5
 80087b6:	4601      	mov	r1, r0
 80087b8:	4620      	mov	r0, r4
 80087ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087be:	f000 b817 	b.w	80087f0 <_kill_r>
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d00a      	beq.n	80087dc <_raise_r+0x4c>
 80087c6:	1c59      	adds	r1, r3, #1
 80087c8:	d103      	bne.n	80087d2 <_raise_r+0x42>
 80087ca:	2316      	movs	r3, #22
 80087cc:	6003      	str	r3, [r0, #0]
 80087ce:	2001      	movs	r0, #1
 80087d0:	e7e7      	b.n	80087a2 <_raise_r+0x12>
 80087d2:	2400      	movs	r4, #0
 80087d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80087d8:	4628      	mov	r0, r5
 80087da:	4798      	blx	r3
 80087dc:	2000      	movs	r0, #0
 80087de:	e7e0      	b.n	80087a2 <_raise_r+0x12>

080087e0 <raise>:
 80087e0:	4b02      	ldr	r3, [pc, #8]	; (80087ec <raise+0xc>)
 80087e2:	4601      	mov	r1, r0
 80087e4:	6818      	ldr	r0, [r3, #0]
 80087e6:	f7ff bfd3 	b.w	8008790 <_raise_r>
 80087ea:	bf00      	nop
 80087ec:	20000194 	.word	0x20000194

080087f0 <_kill_r>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4d07      	ldr	r5, [pc, #28]	; (8008810 <_kill_r+0x20>)
 80087f4:	2300      	movs	r3, #0
 80087f6:	4604      	mov	r4, r0
 80087f8:	4608      	mov	r0, r1
 80087fa:	4611      	mov	r1, r2
 80087fc:	602b      	str	r3, [r5, #0]
 80087fe:	f7f8 ffe3 	bl	80017c8 <_kill>
 8008802:	1c43      	adds	r3, r0, #1
 8008804:	d102      	bne.n	800880c <_kill_r+0x1c>
 8008806:	682b      	ldr	r3, [r5, #0]
 8008808:	b103      	cbz	r3, 800880c <_kill_r+0x1c>
 800880a:	6023      	str	r3, [r4, #0]
 800880c:	bd38      	pop	{r3, r4, r5, pc}
 800880e:	bf00      	nop
 8008810:	20000780 	.word	0x20000780

08008814 <_getpid_r>:
 8008814:	f7f8 bfd0 	b.w	80017b8 <_getpid>

08008818 <_init>:
 8008818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800881a:	bf00      	nop
 800881c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800881e:	bc08      	pop	{r3}
 8008820:	469e      	mov	lr, r3
 8008822:	4770      	bx	lr

08008824 <_fini>:
 8008824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008826:	bf00      	nop
 8008828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800882a:	bc08      	pop	{r3}
 800882c:	469e      	mov	lr, r3
 800882e:	4770      	bx	lr
