[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   6007       tick       3009418       1392674       1344119       3009418 
      2   6007       tick       4354415       2126164       2104741       4354415 
      3   6007       tick       4354638       2126885       2108851       4354638 
      4   6007       tick       4353415       2126418       2111289       4353415 
      5   6007       tick       4362148       2130935       2112084       4362148 
      6   6007       tick       4359860       2128655       2113527       4359860 
      7   6007       tick       4358407       2128023       2108309       4358407 
      8   6007       tick       4351520       2125289       2110047       4351520 
      9   6007       tick       4356388       2127408       2107654       4356388 
     10   6007       tick       4352663       2125931       2111079       4352663 
     11   6007       tick       4355443       2127289       2105809       4355443 
     12   6007       tick       4373561       2136445       2094139       4373561 
     13   6007       tick       4358939       2128980       2095380       4358939 
     14   6007       tick       4355006       2127578       2111887       4355006 
     15   6007       tick       4365819       2132281       2110106       4365819 
     16   6007       tick       4351718       2125887       2109352       4351718 
     17   6007       tick       4353041       2127233       2109025       4353041 
     18   6007       tick       4354556       2126236       2110890       4354556 
     19   6007       tick       4354051       2126430       2106644       4354051 
     20   6007       exit        471941        230546        226547        471941 
