============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 10:16:29 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.329732s wall, 0.812500s user + 0.062500s system = 0.875000s CPU (65.8%)

RUN-1004 : used memory is 269 MB, reserved memory is 246 MB, peak memory is 274 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95545842466816"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95545842466816"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84928683311104"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 69 trigger nets, 69 data nets.
KIT-1004 : Chipwatcher code = 1101010010010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=176) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=176) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=176)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=176)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13887/20 useful/useless nets, 11637/9 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 13476/2 useful/useless nets, 12207/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13460/16 useful/useless nets, 12195/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 552 better
SYN-1014 : Optimize round 2
SYN-1032 : 13039/45 useful/useless nets, 11774/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.087958s wall, 0.781250s user + 0.078125s system = 0.859375s CPU (79.0%)

RUN-1004 : used memory is 281 MB, reserved memory is 255 MB, peak memory is 283 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13669/2 useful/useless nets, 12411/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 55508, tnet num: 13669, tinst num: 12410, tnode num: 68240, tedge num: 89915.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13669 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 312 (3.21), #lev = 7 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 312 (3.21), #lev = 7 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 649 instances into 312 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 517 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.006660s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (72.4%)

RUN-1004 : used memory is 307 MB, reserved memory is 295 MB, peak memory is 429 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.219693s wall, 2.312500s user + 0.125000s system = 2.437500s CPU (75.7%)

RUN-1004 : used memory is 307 MB, reserved memory is 295 MB, peak memory is 429 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (372 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11104 instances
RUN-0007 : 6655 luts, 3464 seqs, 559 mslices, 286 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 12395 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7265 nets have 2 pins
RUN-1001 : 3754 nets have [3 - 5] pins
RUN-1001 : 806 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1485     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     947     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  61   |     16     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 82
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11102 instances, 6655 luts, 3464 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52774, tnet num: 12393, tinst num: 11102, tnode num: 64459, tedge num: 86282.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.034233s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (66.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.95909e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11102.
PHY-3001 : Level 1 #clusters 1644.
PHY-3001 : End clustering;  0.089371s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (69.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 905454, overlap = 319.969
PHY-3002 : Step(2): len = 802290, overlap = 332.469
PHY-3002 : Step(3): len = 576048, overlap = 480.75
PHY-3002 : Step(4): len = 496613, overlap = 568.156
PHY-3002 : Step(5): len = 398838, overlap = 630.562
PHY-3002 : Step(6): len = 350173, overlap = 676.938
PHY-3002 : Step(7): len = 281443, overlap = 750.344
PHY-3002 : Step(8): len = 246097, overlap = 790.812
PHY-3002 : Step(9): len = 216413, overlap = 824.594
PHY-3002 : Step(10): len = 192489, overlap = 846.625
PHY-3002 : Step(11): len = 175163, overlap = 858.5
PHY-3002 : Step(12): len = 158767, overlap = 863.344
PHY-3002 : Step(13): len = 147116, overlap = 875.656
PHY-3002 : Step(14): len = 135219, overlap = 870.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84147e-06
PHY-3002 : Step(15): len = 152892, overlap = 837.281
PHY-3002 : Step(16): len = 190151, overlap = 758.969
PHY-3002 : Step(17): len = 199940, overlap = 693.844
PHY-3002 : Step(18): len = 203430, overlap = 673
PHY-3002 : Step(19): len = 195351, overlap = 671.875
PHY-3002 : Step(20): len = 190861, overlap = 663.094
PHY-3002 : Step(21): len = 185596, overlap = 669.625
PHY-3002 : Step(22): len = 183061, overlap = 685
PHY-3002 : Step(23): len = 180641, overlap = 677.094
PHY-3002 : Step(24): len = 180332, overlap = 686.219
PHY-3002 : Step(25): len = 178045, overlap = 689.969
PHY-3002 : Step(26): len = 177029, overlap = 696.188
PHY-3002 : Step(27): len = 174839, overlap = 687.281
PHY-3002 : Step(28): len = 174145, overlap = 689.781
PHY-3002 : Step(29): len = 172743, overlap = 672.125
PHY-3002 : Step(30): len = 172328, overlap = 662.281
PHY-3002 : Step(31): len = 171745, overlap = 665.031
PHY-3002 : Step(32): len = 171168, overlap = 674.031
PHY-3002 : Step(33): len = 170803, overlap = 667.75
PHY-3002 : Step(34): len = 171534, overlap = 666.281
PHY-3002 : Step(35): len = 171008, overlap = 685.406
PHY-3002 : Step(36): len = 170613, overlap = 700.25
PHY-3002 : Step(37): len = 169865, overlap = 710.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68295e-06
PHY-3002 : Step(38): len = 176465, overlap = 686.25
PHY-3002 : Step(39): len = 189135, overlap = 659.188
PHY-3002 : Step(40): len = 194158, overlap = 650.188
PHY-3002 : Step(41): len = 197281, overlap = 618.875
PHY-3002 : Step(42): len = 197172, overlap = 610.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.36589e-06
PHY-3002 : Step(43): len = 210012, overlap = 593.719
PHY-3002 : Step(44): len = 229260, overlap = 510.312
PHY-3002 : Step(45): len = 237655, overlap = 488.75
PHY-3002 : Step(46): len = 240478, overlap = 472.375
PHY-3002 : Step(47): len = 239056, overlap = 436.656
PHY-3002 : Step(48): len = 238330, overlap = 447.312
PHY-3002 : Step(49): len = 237474, overlap = 450.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.47318e-05
PHY-3002 : Step(50): len = 250384, overlap = 409.125
PHY-3002 : Step(51): len = 266084, overlap = 359.5
PHY-3002 : Step(52): len = 275650, overlap = 348
PHY-3002 : Step(53): len = 280672, overlap = 333.844
PHY-3002 : Step(54): len = 283202, overlap = 351.062
PHY-3002 : Step(55): len = 283901, overlap = 344.5
PHY-3002 : Step(56): len = 283240, overlap = 356.125
PHY-3002 : Step(57): len = 281632, overlap = 375.156
PHY-3002 : Step(58): len = 279738, overlap = 382.844
PHY-3002 : Step(59): len = 278598, overlap = 387.125
PHY-3002 : Step(60): len = 278994, overlap = 393.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.94636e-05
PHY-3002 : Step(61): len = 296024, overlap = 339.75
PHY-3002 : Step(62): len = 311144, overlap = 311.562
PHY-3002 : Step(63): len = 321083, overlap = 304.438
PHY-3002 : Step(64): len = 324623, overlap = 321.219
PHY-3002 : Step(65): len = 325505, overlap = 312.656
PHY-3002 : Step(66): len = 325463, overlap = 299.312
PHY-3002 : Step(67): len = 322959, overlap = 305.531
PHY-3002 : Step(68): len = 320131, overlap = 301.156
PHY-3002 : Step(69): len = 318565, overlap = 292.531
PHY-3002 : Step(70): len = 319131, overlap = 291.375
PHY-3002 : Step(71): len = 319872, overlap = 282.188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.89272e-05
PHY-3002 : Step(72): len = 336482, overlap = 241.906
PHY-3002 : Step(73): len = 348522, overlap = 227.844
PHY-3002 : Step(74): len = 351608, overlap = 228.562
PHY-3002 : Step(75): len = 354300, overlap = 224.219
PHY-3002 : Step(76): len = 357310, overlap = 212.5
PHY-3002 : Step(77): len = 359325, overlap = 207.188
PHY-3002 : Step(78): len = 357984, overlap = 207.594
PHY-3002 : Step(79): len = 356565, overlap = 200.875
PHY-3002 : Step(80): len = 356176, overlap = 207.844
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000117854
PHY-3002 : Step(81): len = 369155, overlap = 191.406
PHY-3002 : Step(82): len = 380256, overlap = 157.906
PHY-3002 : Step(83): len = 383793, overlap = 148.469
PHY-3002 : Step(84): len = 386065, overlap = 155.625
PHY-3002 : Step(85): len = 387971, overlap = 146.125
PHY-3002 : Step(86): len = 389779, overlap = 154.156
PHY-3002 : Step(87): len = 388839, overlap = 160.75
PHY-3002 : Step(88): len = 387187, overlap = 162.594
PHY-3002 : Step(89): len = 386253, overlap = 156.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000235709
PHY-3002 : Step(90): len = 395302, overlap = 149.875
PHY-3002 : Step(91): len = 400917, overlap = 146.5
PHY-3002 : Step(92): len = 402337, overlap = 141.562
PHY-3002 : Step(93): len = 404784, overlap = 139.219
PHY-3002 : Step(94): len = 408339, overlap = 143.656
PHY-3002 : Step(95): len = 410632, overlap = 136.531
PHY-3002 : Step(96): len = 409873, overlap = 128.156
PHY-3002 : Step(97): len = 409692, overlap = 123.281
PHY-3002 : Step(98): len = 410508, overlap = 123.562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000471417
PHY-3002 : Step(99): len = 416925, overlap = 113.844
PHY-3002 : Step(100): len = 422653, overlap = 107.969
PHY-3002 : Step(101): len = 424704, overlap = 108.906
PHY-3002 : Step(102): len = 426984, overlap = 111.219
PHY-3002 : Step(103): len = 429345, overlap = 114.938
PHY-3002 : Step(104): len = 430029, overlap = 115.844
PHY-3002 : Step(105): len = 429201, overlap = 114.438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000842944
PHY-3002 : Step(106): len = 432292, overlap = 112.219
PHY-3002 : Step(107): len = 435331, overlap = 102.406
PHY-3002 : Step(108): len = 436804, overlap = 101.906
PHY-3002 : Step(109): len = 438897, overlap = 94.25
PHY-3002 : Step(110): len = 440655, overlap = 97.6875
PHY-3002 : Step(111): len = 441937, overlap = 104.656
PHY-3002 : Step(112): len = 440711, overlap = 100.812
PHY-3002 : Step(113): len = 440740, overlap = 100.062
PHY-3002 : Step(114): len = 442042, overlap = 100.562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00156438
PHY-3002 : Step(115): len = 445018, overlap = 96.875
PHY-3002 : Step(116): len = 449402, overlap = 94.25
PHY-3002 : Step(117): len = 450265, overlap = 89.875
PHY-3002 : Step(118): len = 451540, overlap = 87.8438
PHY-3002 : Step(119): len = 453115, overlap = 81.3438
PHY-3002 : Step(120): len = 454273, overlap = 80.75
PHY-3002 : Step(121): len = 453798, overlap = 79.375
PHY-3002 : Step(122): len = 454062, overlap = 76.6875
PHY-3002 : Step(123): len = 455748, overlap = 73.625
PHY-3002 : Step(124): len = 457306, overlap = 74.7812
PHY-3002 : Step(125): len = 457907, overlap = 75.5938
PHY-3002 : Step(126): len = 458852, overlap = 79.9062
PHY-3002 : Step(127): len = 460089, overlap = 85.4375
PHY-3002 : Step(128): len = 460246, overlap = 83.7188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.002646
PHY-3002 : Step(129): len = 461301, overlap = 83.5
PHY-3002 : Step(130): len = 462794, overlap = 81.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019257s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12395.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600816, over cnt = 1419(4%), over = 7492, worst = 28
PHY-1001 : End global iterations;  0.318166s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (14.7%)

PHY-1001 : Congestion index: top1 = 89.55, top5 = 65.78, top10 = 54.74, top15 = 47.92.
PHY-3001 : End congestion estimation;  0.442620s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (24.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439601s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (35.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0001504
PHY-3002 : Step(131): len = 499850, overlap = 51.4062
PHY-3002 : Step(132): len = 503559, overlap = 49.0938
PHY-3002 : Step(133): len = 503248, overlap = 47.4688
PHY-3002 : Step(134): len = 501484, overlap = 42.625
PHY-3002 : Step(135): len = 502384, overlap = 35.4375
PHY-3002 : Step(136): len = 504819, overlap = 36.5938
PHY-3002 : Step(137): len = 505670, overlap = 35.5312
PHY-3002 : Step(138): len = 503524, overlap = 36.0312
PHY-3002 : Step(139): len = 502158, overlap = 34.3125
PHY-3002 : Step(140): len = 500423, overlap = 35.9688
PHY-3002 : Step(141): len = 497964, overlap = 35.5625
PHY-3002 : Step(142): len = 495377, overlap = 34.7812
PHY-3002 : Step(143): len = 493564, overlap = 34.0625
PHY-3002 : Step(144): len = 492050, overlap = 37.5938
PHY-3002 : Step(145): len = 491058, overlap = 38.5312
PHY-3002 : Step(146): len = 490618, overlap = 38.4062
PHY-3002 : Step(147): len = 489963, overlap = 38.3125
PHY-3002 : Step(148): len = 488553, overlap = 37.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0003008
PHY-3002 : Step(149): len = 490102, overlap = 38
PHY-3002 : Step(150): len = 496276, overlap = 37.0938
PHY-3002 : Step(151): len = 499425, overlap = 36.9375
PHY-3002 : Step(152): len = 498835, overlap = 36.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000601599
PHY-3002 : Step(153): len = 503776, overlap = 35.0312
PHY-3002 : Step(154): len = 517422, overlap = 31.9062
PHY-3002 : Step(155): len = 518295, overlap = 33.8438
PHY-3002 : Step(156): len = 517624, overlap = 33.2812
PHY-3002 : Step(157): len = 517460, overlap = 32.9688
PHY-3002 : Step(158): len = 517850, overlap = 31.9062
PHY-3002 : Step(159): len = 518658, overlap = 29.6875
PHY-3002 : Step(160): len = 520368, overlap = 27.8125
PHY-3002 : Step(161): len = 522387, overlap = 26.4375
PHY-3002 : Step(162): len = 523044, overlap = 24.0938
PHY-3002 : Step(163): len = 522215, overlap = 22.2188
PHY-3002 : Step(164): len = 521531, overlap = 18.5625
PHY-3002 : Step(165): len = 520023, overlap = 15.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0012032
PHY-3002 : Step(166): len = 522665, overlap = 12.2188
PHY-3002 : Step(167): len = 527659, overlap = 11.0312
PHY-3002 : Step(168): len = 530840, overlap = 10.75
PHY-3002 : Step(169): len = 532870, overlap = 8.75
PHY-3002 : Step(170): len = 533815, overlap = 8.8125
PHY-3002 : Step(171): len = 533918, overlap = 8.09375
PHY-3002 : Step(172): len = 533827, overlap = 8.34375
PHY-3002 : Step(173): len = 533495, overlap = 8.90625
PHY-3002 : Step(174): len = 533320, overlap = 10.0938
PHY-3002 : Step(175): len = 532679, overlap = 9.71875
PHY-3002 : Step(176): len = 532305, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022578
PHY-3002 : Step(177): len = 533713, overlap = 9.6875
PHY-3002 : Step(178): len = 535382, overlap = 9.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/12395.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634760, over cnt = 1918(5%), over = 8957, worst = 47
PHY-1001 : End global iterations;  0.376416s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (29.1%)

PHY-1001 : Congestion index: top1 = 84.70, top5 = 64.68, top10 = 55.10, top15 = 49.27.
PHY-3001 : End congestion estimation;  0.511064s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (30.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.446524s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000163359
PHY-3002 : Step(179): len = 534455, overlap = 141.062
PHY-3002 : Step(180): len = 530994, overlap = 119.906
PHY-3002 : Step(181): len = 525937, overlap = 113.656
PHY-3002 : Step(182): len = 518995, overlap = 101.062
PHY-3002 : Step(183): len = 513589, overlap = 96.1562
PHY-3002 : Step(184): len = 507969, overlap = 93.6562
PHY-3002 : Step(185): len = 503540, overlap = 93.1875
PHY-3002 : Step(186): len = 499039, overlap = 96.125
PHY-3002 : Step(187): len = 494679, overlap = 94.6562
PHY-3002 : Step(188): len = 491185, overlap = 86.0625
PHY-3002 : Step(189): len = 485830, overlap = 90.0625
PHY-3002 : Step(190): len = 481891, overlap = 91.4062
PHY-3002 : Step(191): len = 477734, overlap = 86.3438
PHY-3002 : Step(192): len = 474623, overlap = 88.0625
PHY-3002 : Step(193): len = 471788, overlap = 88.7812
PHY-3002 : Step(194): len = 468269, overlap = 88.9375
PHY-3002 : Step(195): len = 466442, overlap = 92.5312
PHY-3002 : Step(196): len = 464254, overlap = 94.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000326717
PHY-3002 : Step(197): len = 466865, overlap = 86.2812
PHY-3002 : Step(198): len = 470180, overlap = 79.9062
PHY-3002 : Step(199): len = 472114, overlap = 79.5938
PHY-3002 : Step(200): len = 473776, overlap = 81.2188
PHY-3002 : Step(201): len = 475448, overlap = 76.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000653435
PHY-3002 : Step(202): len = 478188, overlap = 69.1875
PHY-3002 : Step(203): len = 485134, overlap = 55.0938
PHY-3002 : Step(204): len = 493346, overlap = 51.4375
PHY-3002 : Step(205): len = 493814, overlap = 51.2812
PHY-3002 : Step(206): len = 493036, overlap = 51.8125
PHY-3002 : Step(207): len = 492529, overlap = 52.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52774, tnet num: 12393, tinst num: 11102, tnode num: 64459, tedge num: 86282.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 303.53 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 156/12395.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 606224, over cnt = 2148(6%), over = 7638, worst = 36
PHY-1001 : End global iterations;  0.451387s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.5%)

PHY-1001 : Congestion index: top1 = 67.84, top5 = 54.80, top10 = 48.25, top15 = 44.14.
PHY-1001 : End incremental global routing;  0.583852s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (42.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.447502s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.9%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10992 has valid locations, 83 needs to be replaced
PHY-3001 : design contains 11178 instances, 6701 luts, 3494 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 498015
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10392/12471.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 613208, over cnt = 2150(6%), over = 7665, worst = 36
PHY-1001 : End global iterations;  0.084946s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 67.56, top5 = 54.81, top10 = 48.25, top15 = 44.18.
PHY-3001 : End congestion estimation;  0.235760s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (46.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 53063, tnet num: 12469, tinst num: 11178, tnode num: 64838, tedge num: 86708.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.276659s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (45.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(208): len = 497795, overlap = 0
PHY-3002 : Step(209): len = 497822, overlap = 0
PHY-3002 : Step(210): len = 497948, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10415/12471.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612560, over cnt = 2150(6%), over = 7689, worst = 36
PHY-1001 : End global iterations;  0.086308s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (72.4%)

PHY-1001 : Congestion index: top1 = 67.72, top5 = 55.01, top10 = 48.44, top15 = 44.32.
PHY-3001 : End congestion estimation;  0.247928s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (69.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.487481s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (35.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000812518
PHY-3002 : Step(211): len = 497878, overlap = 53.0938
PHY-3002 : Step(212): len = 498034, overlap = 52.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00162504
PHY-3002 : Step(213): len = 498201, overlap = 52.5625
PHY-3002 : Step(214): len = 498343, overlap = 52.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00325007
PHY-3002 : Step(215): len = 498407, overlap = 52.5
PHY-3002 : Step(216): len = 498501, overlap = 52.3438
PHY-3001 : Final: Len = 498501, Over = 52.3438
PHY-3001 : End incremental placement;  2.650266s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (42.4%)

OPT-1001 : Total overflow 304.66 peak overflow 2.53
OPT-1001 : End high-fanout net optimization;  3.944049s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (43.2%)

OPT-1001 : Current memory(MB): used = 534, reserve = 517, peak = 545.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10407/12471.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612680, over cnt = 2147(6%), over = 7545, worst = 36
PHY-1002 : len = 651872, over cnt = 1239(3%), over = 3176, worst = 20
PHY-1002 : len = 667352, over cnt = 663(1%), over = 1527, worst = 20
PHY-1002 : len = 676064, over cnt = 416(1%), over = 874, worst = 17
PHY-1002 : len = 685832, over cnt = 56(0%), over = 95, worst = 6
PHY-1001 : End global iterations;  0.842030s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (44.5%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 47.74, top10 = 43.72, top15 = 41.11.
OPT-1001 : End congestion update;  1.078536s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (44.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.381021s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (57.4%)

OPT-0007 : Start: WNS -3495 TNS -547370 NUM_FEPS 548
OPT-0007 : Iter 1: improved WNS -3495 TNS -476320 NUM_FEPS 548 with 62 cells processed and 3966 slack improved
OPT-0007 : Iter 2: improved WNS -3495 TNS -476220 NUM_FEPS 548 with 7 cells processed and 100 slack improved
OPT-1001 : End global optimization;  1.480696s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (47.5%)

OPT-1001 : Current memory(MB): used = 533, reserve = 516, peak = 545.
OPT-1001 : End physical optimization;  6.507326s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (48.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6701 LUT to BLE ...
SYN-4008 : Packed 6701 LUT and 1248 SEQ to BLE.
SYN-4003 : Packing 2246 remaining SEQ's ...
SYN-4005 : Packed 1702 SEQ with LUT/SLICE
SYN-4006 : 3894 single LUT's are left
SYN-4006 : 544 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7245/8816 primitive instances ...
PHY-3001 : End packing;  0.496423s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (40.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4993 instances
RUN-1001 : 2427 mslices, 2426 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11419 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5981 nets have 2 pins
RUN-1001 : 3872 nets have [3 - 5] pins
RUN-1001 : 912 nets have [6 - 10] pins
RUN-1001 : 382 nets have [11 - 20] pins
RUN-1001 : 256 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4991 instances, 4853 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 513088, Over = 120.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5845/11419.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 672224, over cnt = 1353(3%), over = 2086, worst = 10
PHY-1002 : len = 678224, over cnt = 694(1%), over = 884, worst = 6
PHY-1002 : len = 685464, over cnt = 160(0%), over = 185, worst = 4
PHY-1002 : len = 686896, over cnt = 94(0%), over = 106, worst = 3
PHY-1002 : len = 688432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.858468s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (32.8%)

PHY-1001 : Congestion index: top1 = 54.85, top5 = 47.47, top10 = 43.58, top15 = 41.02.
PHY-3001 : End congestion estimation;  1.080662s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (40.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49732, tnet num: 11417, tinst num: 4991, tnode num: 58828, tedge num: 83889.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.420946s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (48.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.80205e-05
PHY-3002 : Step(217): len = 504828, overlap = 126.25
PHY-3002 : Step(218): len = 498569, overlap = 140
PHY-3002 : Step(219): len = 495144, overlap = 140.5
PHY-3002 : Step(220): len = 492765, overlap = 143
PHY-3002 : Step(221): len = 491678, overlap = 148
PHY-3002 : Step(222): len = 490029, overlap = 148.25
PHY-3002 : Step(223): len = 489078, overlap = 147.25
PHY-3002 : Step(224): len = 488239, overlap = 145.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136041
PHY-3002 : Step(225): len = 494001, overlap = 132.5
PHY-3002 : Step(226): len = 500211, overlap = 123.75
PHY-3002 : Step(227): len = 500871, overlap = 120.75
PHY-3002 : Step(228): len = 502339, overlap = 121.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000260993
PHY-3002 : Step(229): len = 509773, overlap = 114
PHY-3002 : Step(230): len = 519603, overlap = 96
PHY-3002 : Step(231): len = 525634, overlap = 87.75
PHY-3002 : Step(232): len = 526282, overlap = 86.25
PHY-3002 : Step(233): len = 525763, overlap = 83.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.864093s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 569261
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 671/11419.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702200, over cnt = 1767(5%), over = 2934, worst = 7
PHY-1002 : len = 716648, over cnt = 940(2%), over = 1276, worst = 7
PHY-1002 : len = 725440, over cnt = 434(1%), over = 563, worst = 6
PHY-1002 : len = 731208, over cnt = 136(0%), over = 164, worst = 3
PHY-1002 : len = 733896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.050744s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (46.1%)

PHY-1001 : Congestion index: top1 = 56.16, top5 = 48.34, top10 = 44.21, top15 = 41.77.
PHY-3001 : End congestion estimation;  1.296490s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (47.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.489372s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (38.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161244
PHY-3002 : Step(234): len = 553514, overlap = 14
PHY-3002 : Step(235): len = 543882, overlap = 24.75
PHY-3002 : Step(236): len = 535418, overlap = 39.5
PHY-3002 : Step(237): len = 529255, overlap = 53.25
PHY-3002 : Step(238): len = 525996, overlap = 59.25
PHY-3002 : Step(239): len = 523865, overlap = 64.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000322488
PHY-3002 : Step(240): len = 530434, overlap = 58
PHY-3002 : Step(241): len = 534736, overlap = 55.75
PHY-3002 : Step(242): len = 538165, overlap = 56.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000644975
PHY-3002 : Step(243): len = 543058, overlap = 55.5
PHY-3002 : Step(244): len = 551595, overlap = 44.5
PHY-3002 : Step(245): len = 555093, overlap = 44.25
PHY-3002 : Step(246): len = 557158, overlap = 42.25
PHY-3002 : Step(247): len = 560617, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011420s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 573656, Over = 0
PHY-3001 : Spreading special nets. 49 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031650s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.7%)

PHY-3001 : 70 instances has been re-located, deltaX = 12, deltaY = 31, maxDist = 1.
PHY-3001 : Final: Len = 574734, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49732, tnet num: 11417, tinst num: 4991, tnode num: 58828, tedge num: 83889.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.077171s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (40.6%)

RUN-1004 : used memory is 493 MB, reserved memory is 479 MB, peak memory is 558 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2603/11419.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719352, over cnt = 1702(4%), over = 2642, worst = 7
PHY-1002 : len = 728680, over cnt = 930(2%), over = 1271, worst = 6
PHY-1002 : len = 739856, over cnt = 246(0%), over = 303, worst = 4
PHY-1002 : len = 741536, over cnt = 155(0%), over = 192, worst = 3
PHY-1002 : len = 744000, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End global iterations;  1.077435s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (33.4%)

PHY-1001 : Congestion index: top1 = 52.84, top5 = 46.06, top10 = 42.64, top15 = 40.32.
PHY-1001 : End incremental global routing;  1.304144s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (35.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.485284s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (32.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4887 has valid locations, 3 needs to be replaced
PHY-3001 : design contains 4993 instances, 4855 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 575326
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10533/11421.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 744528, over cnt = 23(0%), over = 25, worst = 3
PHY-1002 : len = 744584, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 744616, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 744680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.402943s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (54.3%)

PHY-1001 : Congestion index: top1 = 52.84, top5 = 46.06, top10 = 42.64, top15 = 40.30.
PHY-3001 : End congestion estimation;  0.642097s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (60.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49754, tnet num: 11419, tinst num: 4993, tnode num: 58856, tedge num: 83923.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.071630s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (59.8%)

RUN-1004 : used memory is 517 MB, reserved memory is 502 MB, peak memory is 564 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11419 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.554443s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (60.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(248): len = 574928, overlap = 0
PHY-3002 : Step(249): len = 574928, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10529/11421.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 744304, over cnt = 13(0%), over = 19, worst = 4
PHY-1002 : len = 744344, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 744384, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 744448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.377728s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (45.5%)

PHY-1001 : Congestion index: top1 = 52.84, top5 = 46.08, top10 = 42.64, top15 = 40.32.
PHY-3001 : End congestion estimation;  0.593494s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (63.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11419 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.487227s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (60.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000486059
PHY-3002 : Step(250): len = 575066, overlap = 0
PHY-3002 : Step(251): len = 575195, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003959s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 575190, Over = 0
PHY-3001 : End spreading;  0.030312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 575190, Over = 0
PHY-3001 : End incremental placement;  3.582993s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (58.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.668457s wall, 2.859375s user + 0.015625s system = 2.875000s CPU (50.7%)

OPT-1001 : Current memory(MB): used = 569, reserve = 556, peak = 571.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10529/11421.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 744672, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 744688, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 744720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.285044s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (21.9%)

PHY-1001 : Congestion index: top1 = 52.84, top5 = 46.06, top10 = 42.61, top15 = 40.29.
OPT-1001 : End congestion update;  0.508141s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (40.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11419 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397405s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (51.1%)

OPT-0007 : Start: WNS -3527 TNS -218679 NUM_FEPS 311
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4890 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4993 instances, 4855 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 592018, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 27 instances has been re-located, deltaX = 11, deltaY = 12, maxDist = 2.
PHY-3001 : Final: Len = 592448, Over = 0
PHY-3001 : End incremental legalization;  0.225752s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (41.5%)

OPT-0007 : Iter 1: improved WNS -3477 TNS -150027 NUM_FEPS 262 with 147 cells processed and 35264 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4890 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4993 instances, 4855 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 596088, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028998s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.9%)

PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 596150, Over = 0
PHY-3001 : End incremental legalization;  0.213332s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (65.9%)

OPT-0007 : Iter 2: improved WNS -3427 TNS -181309 NUM_FEPS 313 with 31 cells processed and 5623 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4890 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4993 instances, 4855 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 596828, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028368s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.1%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 596916, Over = 0
PHY-3001 : End incremental legalization;  0.228091s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (61.7%)

OPT-0007 : Iter 3: improved WNS -1527 TNS -178909 NUM_FEPS 313 with 21 cells processed and 4732 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4890 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4993 instances, 4855 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 597386, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030277s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 597414, Over = 0
PHY-3001 : End incremental legalization;  0.235816s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (39.8%)

OPT-0007 : Iter 4: improved WNS -1527 TNS -178959 NUM_FEPS 313 with 8 cells processed and 1307 slack improved
OPT-1001 : End path based optimization;  2.273176s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (58.4%)

OPT-1001 : Current memory(MB): used = 568, reserve = 556, peak = 571.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11419 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.384661s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (77.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9957/11421.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 766368, over cnt = 182(0%), over = 253, worst = 5
PHY-1002 : len = 767000, over cnt = 86(0%), over = 99, worst = 4
PHY-1002 : len = 767472, over cnt = 45(0%), over = 51, worst = 3
PHY-1002 : len = 768232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.451669s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (55.4%)

PHY-1001 : Congestion index: top1 = 52.87, top5 = 46.28, top10 = 42.87, top15 = 40.61.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11419 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.385648s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -1527 TNS -181231 NUM_FEPS 313
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -1527ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11421 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11421 nets
OPT-1001 : End physical optimization;  10.674442s wall, 5.468750s user + 0.031250s system = 5.500000s CPU (51.5%)

RUN-1003 : finish command "place" in  32.644807s wall, 13.406250s user + 0.531250s system = 13.937500s CPU (42.7%)

RUN-1004 : used memory is 477 MB, reserved memory is 457 MB, peak memory is 571 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.165463s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (68.4%)

RUN-1004 : used memory is 483 MB, reserved memory is 467 MB, peak memory is 571 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4995 instances
RUN-1001 : 2427 mslices, 2428 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11421 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5979 nets have 2 pins
RUN-1001 : 3875 nets have [3 - 5] pins
RUN-1001 : 912 nets have [6 - 10] pins
RUN-1001 : 382 nets have [11 - 20] pins
RUN-1001 : 257 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49754, tnet num: 11419, tinst num: 4993, tnode num: 58856, tedge num: 83923.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2427 mslices, 2428 lslices, 100 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11419 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 727104, over cnt = 1688(4%), over = 2805, worst = 8
PHY-1002 : len = 740024, over cnt = 875(2%), over = 1208, worst = 7
PHY-1002 : len = 750072, over cnt = 312(0%), over = 421, worst = 5
PHY-1002 : len = 755544, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 755720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.908602s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (32.7%)

PHY-1001 : Congestion index: top1 = 52.39, top5 = 45.73, top10 = 42.47, top15 = 40.24.
PHY-1001 : End global routing;  1.107290s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (40.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 570, reserve = 558, peak = 571.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 823, reserve = 814, peak = 823.
PHY-1001 : End build detailed router design. 2.827395s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (49.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 142664, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.466602s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (56.5%)

PHY-1001 : Current memory(MB): used = 859, reserve = 850, peak = 859.
PHY-1001 : End phase 1; 1.472295s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (56.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.00123e+06, over cnt = 922(0%), over = 925, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 866, reserve = 856, peak = 866.
PHY-1001 : End initial routed; 27.260609s wall, 12.109375s user + 0.093750s system = 12.203125s CPU (44.8%)

PHY-1001 : Update timing.....
PHY-1001 : 362/10675(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -3.677   |  -1143.776  |  494  
RUN-1001 :   Hold   |   0.111   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.756618s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (31.1%)

PHY-1001 : Current memory(MB): used = 866, reserve = 861, peak = 870.
PHY-1001 : End phase 2; 29.017289s wall, 12.656250s user + 0.093750s system = 12.750000s CPU (43.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 34 pins with SWNS -3.542ns STNS -1141.128ns FEP 492.
PHY-1001 : End OPT Iter 1; 0.286670s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (38.2%)

PHY-1022 : len = 2.00149e+06, over cnt = 945(0%), over = 948, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.428339s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (51.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.97698e+06, over cnt = 264(0%), over = 264, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.072883s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (90.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.97251e+06, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.298457s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (73.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.97224e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.183729s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.97239e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.122071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.97235e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.121611s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (64.2%)

PHY-1001 : Update timing.....
PHY-1001 : 347/10675(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -3.542   |  -1142.230  |  492  
RUN-1001 :   Hold   |   0.111   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.771346s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (60.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 304 feed throughs used by 215 nets
PHY-1001 : End commit to database; 1.366531s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (69.7%)

PHY-1001 : Current memory(MB): used = 946, reserve = 943, peak = 946.
PHY-1001 : End phase 3; 5.571673s wall, 3.609375s user + 0.062500s system = 3.671875s CPU (65.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -3.397ns STNS -1140.326ns FEP 492.
PHY-1001 : End OPT Iter 1; 0.284112s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (77.0%)

PHY-1022 : len = 1.9723e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.427843s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (73.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.397ns, -1140.326ns, 492}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.97223e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.116080s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.97226e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.110650s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (56.5%)

PHY-1001 : Update timing.....
PHY-1001 : 347/10675(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -3.523   |  -1141.525  |  492  
RUN-1001 :   Hold   |   0.111   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.784972s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (52.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 305 feed throughs used by 216 nets
PHY-1001 : End commit to database; 1.317441s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (62.9%)

PHY-1001 : Current memory(MB): used = 952, reserve = 949, peak = 952.
PHY-1001 : End phase 4; 3.793161s wall, 2.187500s user + 0.046875s system = 2.234375s CPU (58.9%)

PHY-1003 : Routed, final wirelength = 1.97226e+06
PHY-1001 : Current memory(MB): used = 955, reserve = 952, peak = 955.
PHY-1001 : End export database. 0.073064s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.9%)

PHY-1001 : End detail routing;  43.008239s wall, 20.921875s user + 0.250000s system = 21.171875s CPU (49.2%)

RUN-1003 : finish command "route" in  45.630842s wall, 22.046875s user + 0.296875s system = 22.343750s CPU (49.0%)

RUN-1004 : used memory is 847 MB, reserved memory is 848 MB, peak memory is 955 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8806   out of  19600   44.93%
#reg                     3625   out of  19600   18.49%
#le                      9345
  #lut only              5720   out of   9345   61.21%
  #reg only               539   out of   9345    5.77%
  #lut&reg               3086   out of   9345   33.02%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1708
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    261
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    233
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               214
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 72
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9345   |7961    |845     |3637    |32      |3       |
|  ISP                               |AHBISP                                        |1392   |761     |339     |772     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |593    |260     |145     |338     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |73     |25      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |0       |0       |6       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |71     |24      |18      |46      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |11     |0       |0       |11      |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |65     |28      |18      |38      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |3      |3       |0       |3       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |67     |32      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|    u_bypass                        |bypass                                        |140    |100     |40      |34      |0       |0       |
|    u_demosaic                      |demosaic                                      |449    |226     |142     |280     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |110    |37      |31      |81      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |70     |34      |27      |41      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |77     |40      |27      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |87     |45      |33      |68      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |12     |8       |4       |3       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |4      |4       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |12     |12      |0       |9       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |34     |34      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |5      |5       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |32     |29      |0       |30      |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |15     |15      |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |136    |93      |18      |111     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |14     |14      |0       |14      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |22      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |26     |26      |0       |26      |0       |0       |
|  kb                                |Keyboard                                      |102    |86      |16      |51      |0       |0       |
|  sd_reader                         |sd_reader                                     |683    |585     |94      |319     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |303    |265     |34      |162     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |825    |638     |121     |400     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |414    |276     |75      |274     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |155    |99      |21      |121     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |18     |18      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |23      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |33     |23      |0       |33      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |166    |108     |30      |124     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |29     |23      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |26      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |41     |29      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |411    |362     |46      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |62     |50      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |84     |84      |0       |16      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |53     |46      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |133    |115     |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |79     |67      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5141   |5080    |51      |1382    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |153    |88      |65      |24      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |767    |498     |131     |496     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |767    |498     |131     |496     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |366    |235     |0       |348     |0       |0       |
|        reg_inst                    |register                                      |364    |233     |0       |346     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |401    |263     |131     |148     |0       |0       |
|        bus_inst                    |bus_top                                       |200    |126     |74      |61      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |17     |11      |6       |7       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |97     |63      |34      |33      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |86     |52      |34      |21      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |107    |78      |29      |57      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5934  
    #2          2       2285  
    #3          3       977   
    #4          4       613   
    #5        5-10      992   
    #6        11-50     530   
    #7       51-100      27   
    #8       101-500     2    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.488008s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (79.8%)

RUN-1004 : used memory is 848 MB, reserved memory is 850 MB, peak memory is 955 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49754, tnet num: 11419, tinst num: 4993, tnode num: 58856, tedge num: 83923.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11419 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 39939740245f355450bed382ef7391234e3ab0b3b1c0fc01bf21b8bc7c800d50 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4993
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11421, pip num: 130663
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 305
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3195 valid insts, and 353253 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101001101010010010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.773192s wall, 102.031250s user + 0.843750s system = 102.875000s CPU (578.8%)

RUN-1004 : used memory is 963 MB, reserved memory is 964 MB, peak memory is 1133 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_101629.log"
