
---------- Begin Simulation Statistics ----------
final_tick                                16418865000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283855                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692900                       # Number of bytes of host memory used
host_op_rate                                   283958                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.23                       # Real time elapsed on the host
host_tick_rate                              466051786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016419                       # Number of seconds simulated
sim_ticks                                 16418865000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.286263                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61230                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64259                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               865                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             64396                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             412                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              245                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66592                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10003706                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.641887                       # CPI: cycles per instruction
system.cpu.discardedOps                          2697                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4947828                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3686751                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1308780                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5055322                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.609055                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         16418865                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5007137     50.05%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                3686523     36.85%     86.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1309937     13.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10003706                       # Class of committed instruction
system.cpu.tickCycles                        11363543                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         58370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        37008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        74641                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            116                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20775                       # Transaction distribution
system.membus.trans_dist::CleanEvict              160                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37149                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        95805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  95805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14901760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14901760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37435                       # Request fanout histogram
system.membus.respLayer1.occupancy          650018500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           390770000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               485                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        57424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          289                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           404                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       111178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                112275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       177408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18913024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19090432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21051                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5318400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            58685                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002897                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054061                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  58516     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    168      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              58685                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          370145000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         335071998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3636999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   22                       # number of demand (read+write) hits
system.l2.demand_hits::total                      196                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 174                       # number of overall hits
system.l2.overall_hits::.cpu.data                  22                       # number of overall hits
system.l2.overall_hits::total                     196                       # number of overall hits
system.l2.demand_misses::.cpu.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37208                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37438                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               230                       # number of overall misses
system.l2.overall_misses::.cpu.data             37208                       # number of overall misses
system.l2.overall_misses::total                 37438                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4318251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4344877000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26626000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4318251000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4344877000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37230                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37634                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37230                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37634                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.569307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994792                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.569307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994792                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115765.217391                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 116057.057622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116055.264704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115765.217391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 116057.057622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116055.264704                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               20775                       # number of writebacks
system.l2.writebacks::total                     20775                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37435                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21947000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3573932000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3595879000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21947000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3573932000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3595879000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.566832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994712                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.566832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994712                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95838.427948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96057.947643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96056.604782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95838.427948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96057.947643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96056.604782                       # average overall mshr miss latency
system.l2.replacements                          21051                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36649                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          251                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              251                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          251                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          251                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           37149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37149                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4311243000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4311243000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116052.733586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116052.733586                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3568263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3568263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96052.733586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96052.733586                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.569307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.569307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115765.217391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115765.217391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21947000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21947000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.566832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.566832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95838.427948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95838.427948                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            22                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                22                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           81                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            81                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.728395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118779.661017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118779.661017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.703704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.703704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99456.140351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99456.140351                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12886.208558                       # Cycle average of tags in use
system.l2.tags.total_refs                       74586                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37435                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.992414                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        89.945083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12796.263475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.005490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.781022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.786512                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14136                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    335791                       # Number of tag accesses
system.l2.tags.data_accesses                   335791                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9524736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9583360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5318400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5318400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           37206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        20775                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3570527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         580109283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             583679810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3570527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3570527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323920076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323920076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323920076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3570527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        580109283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            907599886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     83100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    148824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001354690750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              212143                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78922                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20775                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149740                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5132                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2757883250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  748700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5565508250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18417.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37167.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136508                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74726                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149740                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83100                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   37401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   37407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    690.471521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   567.849526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.446127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          186      0.86%      0.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          190      0.88%      1.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7724     35.80%     37.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          132      0.61%     38.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1287      5.96%     44.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          129      0.60%     44.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          658      3.05%     47.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          204      0.95%     48.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11067     51.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21577                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.044295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.091345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    998.180763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         4153     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.998315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.998146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.077569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.05%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4150     99.90%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4154                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9583360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5316672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9583360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5318400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       583.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       323.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    583.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    323.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16418552000                       # Total gap between requests
system.mem_ctrls.avgGap                     282057.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9524736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5316672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3570526.951771635562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 580109282.828015208244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 323814831.293149650097                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       148824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        83100                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33858000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5531650250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 226570177250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36962.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37169.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2726476.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             76919220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             40875945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           534557520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          216092340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1295661120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3503976960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3354126720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9022209825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.502650                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8610657750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    548080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7260127250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             77154840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             41008770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           534586080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          217548720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1295661120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3511612110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3347697120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9025268760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.688956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8593223250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    548080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7277561750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     16418865000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       304310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           304310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       304310                       # number of overall hits
system.cpu.icache.overall_hits::total          304310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            404                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           404                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32979000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32979000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32979000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32979000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       304714                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       304714                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       304714                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       304714                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001326                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001326                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001326                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001326                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81631.188119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81631.188119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81631.188119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81631.188119                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          289                       # number of writebacks
system.cpu.icache.writebacks::total               289                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32171000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32171000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001326                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001326                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001326                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001326                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79631.188119                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79631.188119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79631.188119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79631.188119                       # average overall mshr miss latency
system.cpu.icache.replacements                    289                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       304310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          304310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           404                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32979000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32979000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       304714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       304714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81631.188119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81631.188119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79631.188119                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79631.188119                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           114.875374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              304714                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               404                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            754.242574                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   114.875374                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            609832                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           609832                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4803525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4803525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4803571                       # number of overall hits
system.cpu.dcache.overall_hits::total         4803571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        74369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          74369                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        74380                       # number of overall misses
system.cpu.dcache.overall_misses::total         74380                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8829268000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8829268000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8829268000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8829268000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4877894                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4877894                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4877951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4877951                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015246                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015246                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015248                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 118722.424666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 118722.424666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 118704.866900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 118704.866900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36649                       # number of writebacks
system.cpu.dcache.writebacks::total             36649                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        37144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        37144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37144                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        37225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37230                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4429868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4429868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4430456000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4430456000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007632                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 119002.498321                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119002.498321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 119002.309965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119002.309965                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36718                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3567986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3567986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           84                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            84                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8191000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8191000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3568070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3568070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97511.904762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97511.904762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           76                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 94421.052632                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94421.052632                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1235539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1235539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        74285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        74285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8821077000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8821077000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1309824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 118746.409100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 118746.409100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        37136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        37136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4422692000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4422692000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119052.787424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119052.787424                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.192982                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.192982                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       588000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       588000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.087719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.087719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       117600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       117600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.640295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4840829                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.024953                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.640295                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9793188                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9793188                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16418865000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
