m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/simulation/modelsim
Esamplemixer
Z1 w1649085506
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer.vhd
Z6 FC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer.vhd
l0
L9
VGVU8l`hR<KIf]]ecG8;jF0
!s100 g@PMAflHfHe=mP9I>=0^_2
Z7 OV;C;10.5b;63
31
Z8 !s110 1650063447
!i10b 1
Z9 !s108 1650063447.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer.vhd|
Z11 !s107 C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Afrom_verilog
R2
R3
R4
Z14 DEx4 work 11 samplemixer 0 22 GVU8l`hR<KIf]]ecG8;jF0
l25
L20
VI6;G[LoA4DTN@<zdMRFW;3
!s100 T7cOLI>@UCH6FHjH4P6SC2
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Esamplemixer_tb
Z15 w1650063435
R2
R3
R4
R0
Z16 8C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer_tb.vhd
Z17 FC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer_tb.vhd
l0
L5
V]KAMPS]CPziJZg;UKZGh^2
!s100 ;19=Y0KIKCFWA]Qf9X4XR1
R7
31
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer_tb.vhd|
Z19 !s107 C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer_tb.vhd|
!i113 1
R12
R13
Atb
R14
R2
R3
R4
DEx4 work 14 samplemixer_tb 0 22 ]KAMPS]CPziJZg;UKZGh^2
l16
L8
V9N5o27LMZ2V6`fd3`YGSB1
!s100 G;9[ZIOI@YLn09LQ`TAHe3
R7
31
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
