{
  "83bd03af": {
    "file_id": "83bd03af",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754191439/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "563907012551672816",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T11:25:08.208068",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "220d0dcb": {
    "file_id": "220d0dcb",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754191439/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "-3320754544878796605",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T11:25:20.972677",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}