% !TeX root = ../summary-syssec.tex

\section{Intel SGX}
\subsection{Basics}
\begin{itemize}
  \item Security enhancements in Intel CPUs
  \item Main goal:
    \begin{itemize}
      \item Enable secure execution in otherwise untrusted platforms (OS, ...)
      \item Enclave data confidentiality and execution integrity
    \end{itemize}
  \item Enclave = security-critical part of the application
\end{itemize}

\subsection{Attacks}
\subsubsection{Cache-timing attack}
\begin{itemize}
  \item  PMC
    \begin{itemize}
      \item Use Performance Monitoring Counters (PMC) to count cache misses
	(instead of timing L1 vs. L2)
      \item Enabled by privileged adversary
      \end{itemize}
  \item  isolate victim
    \begin{itemize}
      \item Assign the attack process and victim enclave to separate core
      \item Reduces noise
      \end{itemize}
  \item  hyper-threading
    \begin{itemize}
      \item Run uninterrupted victim enclave and attacker in parallel
      \item Complicates attack detection
      \end{itemize}
  \item Attack target
    \begin{itemize}
      \item Attack non-cryptographic computations
      \end{itemize}
\end{itemize}
Generic and efficient defenses  are an open problem.
