
PowerSupply.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000127e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00800060  0000127e  00001312  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000004c  00800074  00800074  00001326  2**0
                  ALLOC
  3 .stab         00001c98  00000000  00000000  00001328  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000653  00000000  00000000  00002fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001e0  00000000  00000000  00003618  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000166d  00000000  00000000  000037f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000769  00000000  00000000  00004e65  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000e9d  00000000  00000000  000055ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000364  00000000  00000000  0000646c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004c1  00000000  00000000  000067d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000dca  00000000  00000000  00006c91  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000098  00000000  00000000  00007a5b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 e9 03 	jmp	0x7d2	; 0x7d2 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 3d 03 	jmp	0x67a	; 0x67a <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 2c 04 	jmp	0x858	; 0x858 <__vector_11>
      30:	0c 94 59 04 	jmp	0x8b2	; 0x8b2 <__vector_12>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e7       	ldi	r30, 0x7E	; 126
      68:	f2 e1       	ldi	r31, 0x12	; 18
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a4 37       	cpi	r26, 0x74	; 116
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a4 e7       	ldi	r26, 0x74	; 116
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 3c       	cpi	r26, 0xC0	; 192
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 63 01 	call	0x2c6	; 0x2c6 <main>
      8a:	0c 94 3d 09 	jmp	0x127a	; 0x127a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
  TWSR = 0;                         /* no prescaler */
      92:	11 b8       	out	0x01, r1	; 1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
      94:	8c e0       	ldi	r24, 0x0C	; 12
      96:	80 b9       	out	0x00, r24	; 0

}/* i2c_init */
      98:	08 95       	ret

0000009a <i2c_start>:
unsigned char i2c_start(unsigned char address)
{
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
      9a:	94 ea       	ldi	r25, 0xA4	; 164
      9c:	96 bf       	out	0x36, r25	; 54

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
      9e:	06 b6       	in	r0, 0x36	; 54
      a0:	07 fe       	sbrs	r0, 7
      a2:	fd cf       	rjmp	.-6      	; 0x9e <i2c_start+0x4>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
      a4:	91 b1       	in	r25, 0x01	; 1
      a6:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
      a8:	98 30       	cpi	r25, 0x08	; 8
      aa:	11 f0       	breq	.+4      	; 0xb0 <i2c_start+0x16>
      ac:	90 31       	cpi	r25, 0x10	; 16
      ae:	79 f4       	brne	.+30     	; 0xce <i2c_start+0x34>

	// send device address
	TWDR = address;
      b0:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWINT) | (1<<TWEN);
      b2:	84 e8       	ldi	r24, 0x84	; 132
      b4:	86 bf       	out	0x36, r24	; 54

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
      b6:	06 b6       	in	r0, 0x36	; 54
      b8:	07 fe       	sbrs	r0, 7
      ba:	fd cf       	rjmp	.-6      	; 0xb6 <i2c_start+0x1c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
      bc:	91 b1       	in	r25, 0x01	; 1
      be:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
      c0:	98 31       	cpi	r25, 0x18	; 24
      c2:	39 f0       	breq	.+14     	; 0xd2 <i2c_start+0x38>

/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
      c4:	81 e0       	ldi	r24, 0x01	; 1
      c6:	90 34       	cpi	r25, 0x40	; 64
      c8:	29 f4       	brne	.+10     	; 0xd4 <i2c_start+0x3a>
      ca:	80 e0       	ldi	r24, 0x00	; 0
      cc:	08 95       	ret
	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
	if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
      ce:	81 e0       	ldi	r24, 0x01	; 1
      d0:	08 95       	ret

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;

	return 0;
      d2:	80 e0       	ldi	r24, 0x00	; 0

}/* i2c_start */
      d4:	08 95       	ret

000000d6 <i2c_start_wait>:


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
      d6:	24 ea       	ldi	r18, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
      d8:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
      da:	44 e9       	ldi	r20, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
      dc:	26 bf       	out	0x36, r18	; 54
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
      de:	06 b6       	in	r0, 0x36	; 54
      e0:	07 fe       	sbrs	r0, 7
      e2:	fd cf       	rjmp	.-6      	; 0xde <i2c_start_wait+0x8>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
      e4:	91 b1       	in	r25, 0x01	; 1
      e6:	98 7f       	andi	r25, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
      e8:	98 30       	cpi	r25, 0x08	; 8
      ea:	11 f0       	breq	.+4      	; 0xf0 <i2c_start_wait+0x1a>
      ec:	90 31       	cpi	r25, 0x10	; 16
      ee:	b1 f7       	brne	.-20     	; 0xdc <i2c_start_wait+0x6>
    
    	// send device address
    	TWDR = address;
      f0:	83 b9       	out	0x03, r24	; 3
    	TWCR = (1<<TWINT) | (1<<TWEN);
      f2:	36 bf       	out	0x36, r19	; 54
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
      f4:	06 b6       	in	r0, 0x36	; 54
      f6:	07 fe       	sbrs	r0, 7
      f8:	fd cf       	rjmp	.-6      	; 0xf4 <i2c_start_wait+0x1e>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
      fa:	91 b1       	in	r25, 0x01	; 1
      fc:	98 7f       	andi	r25, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
      fe:	90 32       	cpi	r25, 0x20	; 32
     100:	11 f0       	breq	.+4      	; 0x106 <i2c_start_wait+0x30>
     102:	98 35       	cpi	r25, 0x58	; 88
     104:	29 f4       	brne	.+10     	; 0x110 <i2c_start_wait+0x3a>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     106:	46 bf       	out	0x36, r20	; 54
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
     108:	06 b6       	in	r0, 0x36	; 54
     10a:	04 fc       	sbrc	r0, 4
     10c:	fd cf       	rjmp	.-6      	; 0x108 <i2c_start_wait+0x32>
     10e:	e6 cf       	rjmp	.-52     	; 0xdc <i2c_start_wait+0x6>
     110:	08 95       	ret

00000112 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
     112:	0e 94 4d 00 	call	0x9a	; 0x9a <i2c_start>

}/* i2c_rep_start */
     116:	08 95       	ret

00000118 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     118:	84 e9       	ldi	r24, 0x94	; 148
     11a:	86 bf       	out	0x36, r24	; 54
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     11c:	06 b6       	in	r0, 0x36	; 54
     11e:	04 fc       	sbrc	r0, 4
     120:	fd cf       	rjmp	.-6      	; 0x11c <i2c_stop+0x4>

}/* i2c_stop */
     122:	08 95       	ret

00000124 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     124:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWINT) | (1<<TWEN);
     126:	84 e8       	ldi	r24, 0x84	; 132
     128:	86 bf       	out	0x36, r24	; 54

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     12a:	06 b6       	in	r0, 0x36	; 54
     12c:	07 fe       	sbrs	r0, 7
     12e:	fd cf       	rjmp	.-6      	; 0x12a <i2c_write+0x6>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     130:	91 b1       	in	r25, 0x01	; 1
     132:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
     134:	81 e0       	ldi	r24, 0x01	; 1
     136:	98 32       	cpi	r25, 0x28	; 40
     138:	09 f4       	brne	.+2      	; 0x13c <i2c_write+0x18>
     13a:	80 e0       	ldi	r24, 0x00	; 0
	return 0;

}/* i2c_write */
     13c:	08 95       	ret

0000013e <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     13e:	84 ec       	ldi	r24, 0xC4	; 196
     140:	86 bf       	out	0x36, r24	; 54
	while(!(TWCR & (1<<TWINT)));    
     142:	06 b6       	in	r0, 0x36	; 54
     144:	07 fe       	sbrs	r0, 7
     146:	fd cf       	rjmp	.-6      	; 0x142 <i2c_readAck+0x4>

    return TWDR;
     148:	83 b1       	in	r24, 0x03	; 3

}/* i2c_readAck */
     14a:	08 95       	ret

0000014c <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
     14c:	84 e8       	ldi	r24, 0x84	; 132
     14e:	86 bf       	out	0x36, r24	; 54
	while(!(TWCR & (1<<TWINT)));
     150:	06 b6       	in	r0, 0x36	; 54
     152:	07 fe       	sbrs	r0, 7
     154:	fd cf       	rjmp	.-6      	; 0x150 <i2c_readNak+0x4>
	
    return TWDR;
     156:	83 b1       	in	r24, 0x03	; 3

}/* i2c_readNak */
     158:	08 95       	ret

0000015a <read_i2c>:
volatile uint16_t actualVoltage=0;
volatile uint16_t AddingNumber=1; //liczba ktora dodajemy co przesuniecie enkodera

#define DAC_ADDRESS  0xC0

unsigned char read_i2c(unsigned char address){
     15a:	cf 93       	push	r28
     15c:	c8 2f       	mov	r28, r24
	unsigned char data=0;
	if (i2c_start(DAC_ADDRESS+I2C_WRITE))  {i2c_stop();	return 0;} 				// set device address and write mode
     15e:	80 ec       	ldi	r24, 0xC0	; 192
     160:	0e 94 4d 00 	call	0x9a	; 0x9a <i2c_start>
     164:	88 23       	and	r24, r24
     166:	21 f0       	breq	.+8      	; 0x170 <read_i2c+0x16>
     168:	0e 94 8c 00 	call	0x118	; 0x118 <i2c_stop>
     16c:	c0 e0       	ldi	r28, 0x00	; 0
     16e:	0b c0       	rjmp	.+22     	; 0x186 <read_i2c+0x2c>
	i2c_write(address);						// write address = i_address
     170:	8c 2f       	mov	r24, r28
     172:	0e 94 92 00 	call	0x124	; 0x124 <i2c_write>
	i2c_rep_start(DAC_ADDRESS+I2C_READ);				// set device address and read mode
     176:	81 ec       	ldi	r24, 0xC1	; 193
     178:	0e 94 89 00 	call	0x112	; 0x112 <i2c_rep_start>
	data = i2c_readNak();								// read one byte form address 0
     17c:	0e 94 a6 00 	call	0x14c	; 0x14c <i2c_readNak>
     180:	c8 2f       	mov	r28, r24
	i2c_stop();
     182:	0e 94 8c 00 	call	0x118	; 0x118 <i2c_stop>
	return data;
}
     186:	8c 2f       	mov	r24, r28
     188:	cf 91       	pop	r28
     18a:	08 95       	ret

0000018c <write_i2c>:

unsigned char write_i2c(unsigned int dataV, unsigned int dataI){
     18c:	cf 93       	push	r28
     18e:	df 93       	push	r29
     190:	c8 2f       	mov	r28, r24
     192:	d9 2f       	mov	r29, r25
	
	if(i2c_start(DAC_ADDRESS+I2C_WRITE)) {i2c_stop();	return 0;}     // set device address and write mode
     194:	80 ec       	ldi	r24, 0xC0	; 192
     196:	0e 94 4d 00 	call	0x9a	; 0x9a <i2c_start>
     19a:	88 23       	and	r24, r24
     19c:	21 f0       	breq	.+8      	; 0x1a6 <write_i2c+0x1a>
     19e:	0e 94 8c 00 	call	0x118	; 0x118 <i2c_stop>
     1a2:	80 e0       	ldi	r24, 0x00	; 0
     1a4:	1c c0       	rjmp	.+56     	; 0x1de <write_i2c+0x52>
	i2c_write(0x0A);
     1a6:	8a e0       	ldi	r24, 0x0A	; 10
     1a8:	0e 94 92 00 	call	0x124	; 0x124 <i2c_write>
	i2c_write(0xFF);                        //channel A
     1ac:	8f ef       	ldi	r24, 0xFF	; 255
     1ae:	0e 94 92 00 	call	0x124	; 0x124 <i2c_write>
	
	i2c_write(0x30);	//power down mode
     1b2:	80 e3       	ldi	r24, 0x30	; 48
     1b4:	0e 94 92 00 	call	0x124	; 0x124 <i2c_write>
	i2c_write(0x00);                        //channel B
     1b8:	80 e0       	ldi	r24, 0x00	; 0
     1ba:	0e 94 92 00 	call	0x124	; 0x124 <i2c_write>
	
	i2c_write(0x0F&((uint8_t)(dataV/256)));
     1be:	8d 2f       	mov	r24, r29
     1c0:	8f 70       	andi	r24, 0x0F	; 15
     1c2:	0e 94 92 00 	call	0x124	; 0x124 <i2c_write>
	i2c_write(dataV%256);                   //channel C
     1c6:	8c 2f       	mov	r24, r28
     1c8:	0e 94 92 00 	call	0x124	; 0x124 <i2c_write>
	
	i2c_write(0x30);	//power down mode
     1cc:	80 e3       	ldi	r24, 0x30	; 48
     1ce:	0e 94 92 00 	call	0x124	; 0x124 <i2c_write>
	i2c_write(0x00);                        //channel D
     1d2:	80 e0       	ldi	r24, 0x00	; 0
     1d4:	0e 94 92 00 	call	0x124	; 0x124 <i2c_write>
	i2c_stop();
     1d8:	0e 94 8c 00 	call	0x118	; 0x118 <i2c_stop>
	
	return 1;				//success
     1dc:	81 e0       	ldi	r24, 0x01	; 1
}
     1de:	df 91       	pop	r29
     1e0:	cf 91       	pop	r28
     1e2:	08 95       	ret

000001e4 <initPowerSupply>:

void initPowerSupply(){
	//ustawienie portów jako wyjœæ do sterowania wyœwietlaczem 7seg.
	DDRC |= _BV(3);
     1e4:	a3 9a       	sbi	0x14, 3	; 20
	DDRC |= _BV(4);
     1e6:	a4 9a       	sbi	0x14, 4	; 20
	DDRC |= _BV(5);
     1e8:	a5 9a       	sbi	0x14, 5	; 20
	DDRC |= _BV(6);
     1ea:	a6 9a       	sbi	0x14, 6	; 20
	//ustawienie portów jako wyjœæ do wyboru wyœwietlacza 7seg. stan wysoki oznacza ze wyswietlacz jest aktywny
	DDRB |= _BV(0);
     1ec:	b8 9a       	sbi	0x17, 0	; 23
	DDRB |= _BV(1);
     1ee:	b9 9a       	sbi	0x17, 1	; 23
	DDRB |= _BV(2);
     1f0:	ba 9a       	sbi	0x17, 2	; 23
	DDRB |= _BV(3);
     1f2:	bb 9a       	sbi	0x17, 3	; 23
	
	//wejscia na przyciski steruj¹ce
	DDRB &= ~_BV(4);
     1f4:	bc 98       	cbi	0x17, 4	; 23
	DDRB &= ~_BV(5);
     1f6:	bd 98       	cbi	0x17, 5	; 23
	//pulups
	PORTB |= _BV(4);
     1f8:	c4 9a       	sbi	0x18, 4	; 24
	PORTB |= _BV(5);
     1fa:	c5 9a       	sbi	0x18, 5	; 24
	
	uart_init(UART_BAUD_SELECT(UART_BAUD_RATE,F_CPU));
     1fc:	87 e6       	ldi	r24, 0x67	; 103
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	0e 94 7f 04 	call	0x8fe	; 0x8fe <uart_init>
	
	//Timer ktory pisze na 7seg kolejne liczby
	TCCR0 |= (1<<CS00) | (1<<CS01); //ustawienie preskalera na 1024
     204:	83 b7       	in	r24, 0x33	; 51
     206:	83 60       	ori	r24, 0x03	; 3
     208:	83 bf       	out	0x33, r24	; 51
	TIMSK |= 1<<TOIE0; //w³¹czenie przerwania od przepe³nienia licznika
     20a:	89 b7       	in	r24, 0x39	; 57
     20c:	81 60       	ori	r24, 0x01	; 1
     20e:	89 bf       	out	0x39, r24	; 57
	TCNT0 = 0; //ustawienie wartoœci pocz¹tkowej
     210:	12 be       	out	0x32, r1	; 50
	
	//przerwania od enkodera napiecia
	//MCUCR |=  (1<<ISC00)|(1<<ISC01);			//wlaczenie przerwania od INT0 zboczem narastaj¹cym
	MCUCR |= (1<<ISC01); MCUCR &= ~(1<<ISC00);	//przerwanie zboczem opadajacym
     212:	85 b7       	in	r24, 0x35	; 53
     214:	82 60       	ori	r24, 0x02	; 2
     216:	85 bf       	out	0x35, r24	; 53
     218:	85 b7       	in	r24, 0x35	; 53
     21a:	8e 7f       	andi	r24, 0xFE	; 254
     21c:	85 bf       	out	0x35, r24	; 53
	GICR |= (1<<INT0);							//przerwanie od INT0
     21e:	8b b7       	in	r24, 0x3b	; 59
     220:	80 64       	ori	r24, 0x40	; 64
     222:	8b bf       	out	0x3b, r24	; 59
	
	//ustawnienie jako wejsc portów z dodatkowa informacja z enkoder
	DDRD &= ~_BV(4);
     224:	8c 98       	cbi	0x11, 4	; 17
	DDRD &= ~_BV(3);
     226:	8b 98       	cbi	0x11, 3	; 17
	
	/* http://www.voytek.evbox.pl/programy/adc/Przetwornik_AC.html */
	// Wybranie wewnetrznego ¿ród³a napiêcia odniesienia 5V
	ADMUX |= _BV(REFS0);
     228:	3e 9a       	sbi	0x07, 6	; 7
	ADMUX &= ~_BV(REFS1);
     22a:	3f 98       	cbi	0x07, 7	; 7
	//  Wybranie PA5
	ADMUX |= _BV(MUX0);
     22c:	38 9a       	sbi	0x07, 0	; 7
	ADMUX &= ~_BV(MUX1);
     22e:	39 98       	cbi	0x07, 1	; 7
	ADMUX |= _BV(MUX2);
     230:	3a 9a       	sbi	0x07, 2	; 7
	//	Wybranie sposobu zapisu wyniku z wyrównaniem do lewej (osiem starszych bitów wyniku w rejestrze ADCH)
	//ADMUX |= _BV(ADLAR);
	// Zezwolenie na konwersjê
	ADCSRA |= _BV(ADEN);
     232:	37 9a       	sbi	0x06, 7	; 6
	// Wybranie czêstotliwoœci dla taktowania przetwornika
	ADCSRA |= _BV(ADPS0);		//wybranie prescalera 128
     234:	30 9a       	sbi	0x06, 0	; 6
	ADCSRA |= _BV(ADPS1);
     236:	31 9a       	sbi	0x06, 1	; 6
	ADCSRA |= _BV(ADPS2);
     238:	32 9a       	sbi	0x06, 2	; 6
	
	sei();
     23a:	78 94       	sei
	
	i2c_init();
     23c:	0e 94 49 00 	call	0x92	; 0x92 <i2c_init>
	if(i2c_start(DAC_ADDRESS+I2C_WRITE)) {i2c_stop(); uart_putc('n');}			//warunek prawdziwy nie ma eepromu
     240:	80 ec       	ldi	r24, 0xC0	; 192
     242:	0e 94 4d 00 	call	0x9a	; 0x9a <i2c_start>
     246:	88 23       	and	r24, r24
     248:	29 f0       	breq	.+10     	; 0x254 <initPowerSupply+0x70>
     24a:	0e 94 8c 00 	call	0x118	; 0x118 <i2c_stop>
     24e:	8e e6       	ldi	r24, 0x6E	; 110
     250:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_putc>
     254:	08 95       	ret

00000256 <writeNumberOn7Seg>:
Display means which 7segment (digit) you want to turn on. Numers are from 0 to 3.
Number is a value which will be display on 7seg.
*/
void writeNumberOn7Seg(uint8_t display, uint8_t number){
	for(uint8_t i=0;i<4;i++) {
		if((display)==i) PORTB |= _BV(display);
     256:	21 e0       	ldi	r18, 0x01	; 1
     258:	30 e0       	ldi	r19, 0x00	; 0
     25a:	08 2e       	mov	r0, r24
     25c:	02 c0       	rjmp	.+4      	; 0x262 <writeNumberOn7Seg+0xc>
     25e:	22 0f       	add	r18, r18
     260:	33 1f       	adc	r19, r19
     262:	0a 94       	dec	r0
     264:	e2 f7       	brpl	.-8      	; 0x25e <writeNumberOn7Seg+0x8>
     266:	72 2f       	mov	r23, r18
     268:	20 e0       	ldi	r18, 0x00	; 0
     26a:	30 e0       	ldi	r19, 0x00	; 0
		else PORTB &= ~_BV(i);
     26c:	e1 e0       	ldi	r30, 0x01	; 1
     26e:	f0 e0       	ldi	r31, 0x00	; 0
Display means which 7segment (digit) you want to turn on. Numers are from 0 to 3.
Number is a value which will be display on 7seg.
*/
void writeNumberOn7Seg(uint8_t display, uint8_t number){
	for(uint8_t i=0;i<4;i++) {
		if((display)==i) PORTB |= _BV(display);
     270:	82 17       	cp	r24, r18
     272:	21 f4       	brne	.+8      	; 0x27c <writeNumberOn7Seg+0x26>
     274:	98 b3       	in	r25, 0x18	; 24
     276:	97 2b       	or	r25, r23
     278:	98 bb       	out	0x18, r25	; 24
     27a:	0b c0       	rjmp	.+22     	; 0x292 <writeNumberOn7Seg+0x3c>
		else PORTB &= ~_BV(i);
     27c:	98 b3       	in	r25, 0x18	; 24
     27e:	af 01       	movw	r20, r30
     280:	02 2e       	mov	r0, r18
     282:	02 c0       	rjmp	.+4      	; 0x288 <writeNumberOn7Seg+0x32>
     284:	44 0f       	add	r20, r20
     286:	55 1f       	adc	r21, r21
     288:	0a 94       	dec	r0
     28a:	e2 f7       	brpl	.-8      	; 0x284 <writeNumberOn7Seg+0x2e>
     28c:	40 95       	com	r20
     28e:	49 23       	and	r20, r25
     290:	48 bb       	out	0x18, r20	; 24
     292:	2f 5f       	subi	r18, 0xFF	; 255
     294:	3f 4f       	sbci	r19, 0xFF	; 255
/*
Display means which 7segment (digit) you want to turn on. Numers are from 0 to 3.
Number is a value which will be display on 7seg.
*/
void writeNumberOn7Seg(uint8_t display, uint8_t number){
	for(uint8_t i=0;i<4;i++) {
     296:	24 30       	cpi	r18, 0x04	; 4
     298:	31 05       	cpc	r19, r1
     29a:	51 f7       	brne	.-44     	; 0x270 <writeNumberOn7Seg+0x1a>
		if((display)==i) PORTB |= _BV(display);
		else PORTB &= ~_BV(i);
	}	
	
	if(number&(1<<0)) PORTC |= _BV(6);
     29c:	60 ff       	sbrs	r22, 0
     29e:	02 c0       	rjmp	.+4      	; 0x2a4 <writeNumberOn7Seg+0x4e>
     2a0:	ae 9a       	sbi	0x15, 6	; 21
     2a2:	01 c0       	rjmp	.+2      	; 0x2a6 <writeNumberOn7Seg+0x50>
	else PORTC &= ~_BV(6);
     2a4:	ae 98       	cbi	0x15, 6	; 21
	
	if(number&(1<<1)) PORTC |= _BV(4);
     2a6:	61 ff       	sbrs	r22, 1
     2a8:	02 c0       	rjmp	.+4      	; 0x2ae <writeNumberOn7Seg+0x58>
     2aa:	ac 9a       	sbi	0x15, 4	; 21
     2ac:	01 c0       	rjmp	.+2      	; 0x2b0 <writeNumberOn7Seg+0x5a>
	else PORTC &= ~_BV(4);
     2ae:	ac 98       	cbi	0x15, 4	; 21
	
	if(number&(1<<2)) PORTC |= _BV(3);
     2b0:	62 ff       	sbrs	r22, 2
     2b2:	02 c0       	rjmp	.+4      	; 0x2b8 <writeNumberOn7Seg+0x62>
     2b4:	ab 9a       	sbi	0x15, 3	; 21
     2b6:	01 c0       	rjmp	.+2      	; 0x2ba <writeNumberOn7Seg+0x64>
	else PORTC &= ~_BV(3);
     2b8:	ab 98       	cbi	0x15, 3	; 21
	
	if(number&(1<<3)) PORTC |= _BV(5);
     2ba:	63 ff       	sbrs	r22, 3
     2bc:	02 c0       	rjmp	.+4      	; 0x2c2 <writeNumberOn7Seg+0x6c>
     2be:	ad 9a       	sbi	0x15, 5	; 21
     2c0:	08 95       	ret
	else PORTC &= ~_BV(5);
     2c2:	ad 98       	cbi	0x15, 5	; 21
     2c4:	08 95       	ret

000002c6 <main>:
}

int main(void)
{
     2c6:	cf 93       	push	r28
     2c8:	df 93       	push	r29
     2ca:	cd b7       	in	r28, 0x3d	; 61
     2cc:	de b7       	in	r29, 0x3e	; 62
     2ce:	ae 97       	sbiw	r28, 0x2e	; 46
     2d0:	0f b6       	in	r0, 0x3f	; 63
     2d2:	f8 94       	cli
     2d4:	de bf       	out	0x3e, r29	; 62
     2d6:	0f be       	out	0x3f, r0	; 63
     2d8:	cd bf       	out	0x3d, r28	; 61
	initPowerSupply();
     2da:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <initPowerSupply>
	
	uart_putc('b');
     2de:	82 e6       	ldi	r24, 0x62	; 98
     2e0:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_putc>

	voltageLevel=0;		//moze odczytana z ADC
     2e4:	10 92 79 00 	sts	0x0079, r1
     2e8:	10 92 78 00 	sts	0x0078, r1
	
	ADCSRA |= _BV(ADSC);     		    // Rozpoczêcie przetwarzania
     2ec:	36 9a       	sbi	0x06, 6	; 6
	
	int i_voltageADC=0;
	long int mean_voltageADC=0;
	
	int AddingNumberPress=0;
     2ee:	cc 24       	eor	r12, r12
     2f0:	dd 24       	eor	r13, r13
	voltageLevel=0;		//moze odczytana z ADC
	
	ADCSRA |= _BV(ADSC);     		    // Rozpoczêcie przetwarzania
	
	int i_voltageADC=0;
	long int mean_voltageADC=0;
     2f2:	88 24       	eor	r8, r8
     2f4:	99 24       	eor	r9, r9
     2f6:	54 01       	movw	r10, r8

	voltageLevel=0;		//moze odczytana z ADC
	
	ADCSRA |= _BV(ADSC);     		    // Rozpoczêcie przetwarzania
	
	int i_voltageADC=0;
     2f8:	66 24       	eor	r6, r6
     2fa:	77 24       	eor	r7, r7
				long int dataFromADC = (float)(mean_voltageADC/6+3)*500*5;
				uint16_t newVoltage = (uint16_t)(dataFromADC/1024);
				if(newVoltage>actualVoltage+3 || newVoltage<actualVoltage-3)	//histereza
					actualVoltage=newVoltage;
				mean_voltageADC=0;
				i_voltageADC=0;
     2fc:	44 24       	eor	r4, r4
     2fe:	55 24       	eor	r5, r5
			uart_puts(buff);
		}
		if(c=='i'){
			unsigned int cc[2]={0,0};
			int i=0;
			for (int y=0;y<30000;++y) asm("nop");
     300:	1e 01       	movw	r2, r28
     302:	08 94       	sec
     304:	21 1c       	adc	r2, r1
     306:	31 1c       	adc	r3, r1
			for (i=0;i<2;++i){
				cc[i] = uart_getc();
				if(cc[i] & UART_NO_DATA)
     308:	20 e3       	ldi	r18, 0x30	; 48
     30a:	29 a7       	lds	r18, 0x79
     30c:	35 e7       	ldi	r19, 0x75	; 117
     30e:	3a a7       	lds	r19, 0x7a
	
	int AddingNumberPress=0;
	
    while(1)
    {
		if(bit_is_clear(ADCSRA,ADSC)){
     310:	36 99       	sbic	0x06, 6	; 6
     312:	54 c0       	rjmp	.+168    	; 0x3bc <main+0xf6>
			i_voltageADC++;
     314:	08 94       	sec
     316:	61 1c       	adc	r6, r1
     318:	71 1c       	adc	r7, r1
			mean_voltageADC+=ADC;
     31a:	84 b1       	in	r24, 0x04	; 4
     31c:	95 b1       	in	r25, 0x05	; 5
     31e:	a0 e0       	ldi	r26, 0x00	; 0
     320:	b0 e0       	ldi	r27, 0x00	; 0
     322:	88 0e       	add	r8, r24
     324:	99 1e       	adc	r9, r25
     326:	aa 1e       	adc	r10, r26
     328:	bb 1e       	adc	r11, r27
			if(i_voltageADC==6){
     32a:	86 e0       	ldi	r24, 0x06	; 6
     32c:	68 16       	cp	r6, r24
     32e:	71 04       	cpc	r7, r1
     330:	09 f0       	breq	.+2      	; 0x334 <main+0x6e>
     332:	41 c0       	rjmp	.+130    	; 0x3b6 <main+0xf0>
				//actualVoltage=(uint16_t)((5.0/256.0)*(double)ADCH*5.0*10.0);
				long int dataFromADC = (float)(mean_voltageADC/6+3)*500*5;
     334:	c5 01       	movw	r24, r10
     336:	b4 01       	movw	r22, r8
     338:	26 e0       	ldi	r18, 0x06	; 6
     33a:	30 e0       	ldi	r19, 0x00	; 0
     33c:	40 e0       	ldi	r20, 0x00	; 0
     33e:	50 e0       	ldi	r21, 0x00	; 0
     340:	0e 94 29 06 	call	0xc52	; 0xc52 <__divmodsi4>
     344:	ca 01       	movw	r24, r20
     346:	b9 01       	movw	r22, r18
     348:	6d 5f       	subi	r22, 0xFD	; 253
     34a:	7f 4f       	sbci	r23, 0xFF	; 255
     34c:	8f 4f       	sbci	r24, 0xFF	; 255
     34e:	9f 4f       	sbci	r25, 0xFF	; 255
     350:	0e 94 13 05 	call	0xa26	; 0xa26 <__floatsisf>
     354:	20 e0       	ldi	r18, 0x00	; 0
     356:	30 e0       	ldi	r19, 0x00	; 0
     358:	4a ef       	ldi	r20, 0xFA	; 250
     35a:	53 e4       	ldi	r21, 0x43	; 67
     35c:	0e 94 77 05 	call	0xaee	; 0xaee <__mulsf3>
     360:	20 e0       	ldi	r18, 0x00	; 0
     362:	30 e0       	ldi	r19, 0x00	; 0
     364:	40 ea       	ldi	r20, 0xA0	; 160
     366:	50 e4       	ldi	r21, 0x40	; 64
     368:	0e 94 77 05 	call	0xaee	; 0xaee <__mulsf3>
     36c:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <__fixsfsi>
				uint16_t newVoltage = (uint16_t)(dataFromADC/1024);
     370:	20 e0       	ldi	r18, 0x00	; 0
     372:	34 e0       	ldi	r19, 0x04	; 4
     374:	40 e0       	ldi	r20, 0x00	; 0
     376:	50 e0       	ldi	r21, 0x00	; 0
     378:	0e 94 29 06 	call	0xc52	; 0xc52 <__divmodsi4>
				if(newVoltage>actualVoltage+3 || newVoltage<actualVoltage-3)	//histereza
     37c:	80 91 76 00 	lds	r24, 0x0076
     380:	90 91 77 00 	lds	r25, 0x0077
     384:	03 96       	adiw	r24, 0x03	; 3
     386:	82 17       	cp	r24, r18
     388:	93 07       	cpc	r25, r19
     38a:	40 f0       	brcs	.+16     	; 0x39c <main+0xd6>
     38c:	80 91 76 00 	lds	r24, 0x0076
     390:	90 91 77 00 	lds	r25, 0x0077
     394:	03 97       	sbiw	r24, 0x03	; 3
     396:	28 17       	cp	r18, r24
     398:	39 07       	cpc	r19, r25
     39a:	48 f4       	brcc	.+18     	; 0x3ae <main+0xe8>
					actualVoltage=newVoltage;
     39c:	30 93 77 00 	sts	0x0077, r19
     3a0:	20 93 76 00 	sts	0x0076, r18
				mean_voltageADC=0;
     3a4:	88 24       	eor	r8, r8
     3a6:	99 24       	eor	r9, r9
     3a8:	54 01       	movw	r10, r8
				i_voltageADC=0;
     3aa:	32 01       	movw	r6, r4
     3ac:	04 c0       	rjmp	.+8      	; 0x3b6 <main+0xf0>
				//actualVoltage=(uint16_t)((5.0/256.0)*(double)ADCH*5.0*10.0);
				long int dataFromADC = (float)(mean_voltageADC/6+3)*500*5;
				uint16_t newVoltage = (uint16_t)(dataFromADC/1024);
				if(newVoltage>actualVoltage+3 || newVoltage<actualVoltage-3)	//histereza
					actualVoltage=newVoltage;
				mean_voltageADC=0;
     3ae:	88 24       	eor	r8, r8
     3b0:	99 24       	eor	r9, r9
     3b2:	54 01       	movw	r10, r8
				i_voltageADC=0;
     3b4:	32 01       	movw	r6, r4
			}				
			ADC=0;
     3b6:	15 b8       	out	0x05, r1	; 5
     3b8:	14 b8       	out	0x04, r1	; 4
			ADCSRA |= _BV(ADSC);     		    // Rozpoczêcie przetwarzania
     3ba:	36 9a       	sbi	0x06, 6	; 6
		}			
        write_i2c(voltageLevel,1);
     3bc:	80 91 78 00 	lds	r24, 0x0078
     3c0:	90 91 79 00 	lds	r25, 0x0079
     3c4:	61 e0       	ldi	r22, 0x01	; 1
     3c6:	70 e0       	ldi	r23, 0x00	; 0
     3c8:	0e 94 c6 00 	call	0x18c	; 0x18c <write_i2c>
		unsigned int c = uart_getc();
     3cc:	0e 94 93 04 	call	0x926	; 0x926 <uart_getc>
		if(c=='a') {//prosba o aktualny stan napiecia wyjsciowego
     3d0:	81 36       	cpi	r24, 0x61	; 97
     3d2:	91 05       	cpc	r25, r1
     3d4:	49 f5       	brne	.+82     	; 0x428 <main+0x162>
			char buff[20];
			sprintf(buff,"%d\n",actualVoltage);
     3d6:	80 91 76 00 	lds	r24, 0x0076
     3da:	90 91 77 00 	lds	r25, 0x0077
     3de:	00 d0       	rcall	.+0      	; 0x3e0 <main+0x11a>
     3e0:	00 d0       	rcall	.+0      	; 0x3e2 <main+0x11c>
     3e2:	00 d0       	rcall	.+0      	; 0x3e4 <main+0x11e>
     3e4:	ed b7       	in	r30, 0x3d	; 61
     3e6:	fe b7       	in	r31, 0x3e	; 62
     3e8:	31 96       	adiw	r30, 0x01	; 1
     3ea:	25 e1       	ldi	r18, 0x15	; 21
     3ec:	30 e0       	ldi	r19, 0x00	; 0
     3ee:	2c 0f       	add	r18, r28
     3f0:	3d 1f       	adc	r19, r29
     3f2:	ad b7       	in	r26, 0x3d	; 61
     3f4:	be b7       	in	r27, 0x3e	; 62
     3f6:	12 96       	adiw	r26, 0x02	; 2
     3f8:	3c 93       	st	X, r19
     3fa:	2e 93       	st	-X, r18
     3fc:	11 97       	sbiw	r26, 0x01	; 1
     3fe:	a0 e6       	ldi	r26, 0x60	; 96
     400:	b0 e0       	ldi	r27, 0x00	; 0
     402:	b3 83       	std	Z+3, r27	; 0x03
     404:	a2 83       	std	Z+2, r26	; 0x02
     406:	95 83       	std	Z+5, r25	; 0x05
     408:	84 83       	std	Z+4, r24	; 0x04
     40a:	0e 94 66 06 	call	0xccc	; 0xccc <sprintf>
			uart_puts(buff);
     40e:	ed b7       	in	r30, 0x3d	; 61
     410:	fe b7       	in	r31, 0x3e	; 62
     412:	36 96       	adiw	r30, 0x06	; 6
     414:	0f b6       	in	r0, 0x3f	; 63
     416:	f8 94       	cli
     418:	fe bf       	out	0x3e, r31	; 62
     41a:	0f be       	out	0x3f, r0	; 63
     41c:	ed bf       	out	0x3d, r30	; 61
     41e:	ce 01       	movw	r24, r28
     420:	45 96       	adiw	r24, 0x15	; 21
     422:	0e 94 bf 04 	call	0x97e	; 0x97e <uart_puts>
     426:	9b c0       	rjmp	.+310    	; 0x55e <__stack+0xff>
		}
		if(c=='o') {//prosba o ustawiony stan napiecia wyjsciowego
     428:	8f 36       	cpi	r24, 0x6F	; 111
     42a:	91 05       	cpc	r25, r1
     42c:	89 f5       	brne	.+98     	; 0x490 <__stack+0x31>
			char buff[20];
			sprintf(buff,"%d\n",voltageLevel*5+45);
     42e:	80 91 78 00 	lds	r24, 0x0078
     432:	90 91 79 00 	lds	r25, 0x0079
     436:	00 d0       	rcall	.+0      	; 0x438 <main+0x172>
     438:	00 d0       	rcall	.+0      	; 0x43a <main+0x174>
     43a:	00 d0       	rcall	.+0      	; 0x43c <main+0x176>
     43c:	ed b7       	in	r30, 0x3d	; 61
     43e:	fe b7       	in	r31, 0x3e	; 62
     440:	31 96       	adiw	r30, 0x01	; 1
     442:	25 e1       	ldi	r18, 0x15	; 21
     444:	30 e0       	ldi	r19, 0x00	; 0
     446:	2c 0f       	add	r18, r28
     448:	3d 1f       	adc	r19, r29
     44a:	ad b7       	in	r26, 0x3d	; 61
     44c:	be b7       	in	r27, 0x3e	; 62
     44e:	12 96       	adiw	r26, 0x02	; 2
     450:	3c 93       	st	X, r19
     452:	2e 93       	st	-X, r18
     454:	11 97       	sbiw	r26, 0x01	; 1
     456:	a0 e6       	ldi	r26, 0x60	; 96
     458:	b0 e0       	ldi	r27, 0x00	; 0
     45a:	b3 83       	std	Z+3, r27	; 0x03
     45c:	a2 83       	std	Z+2, r26	; 0x02
     45e:	9c 01       	movw	r18, r24
     460:	22 0f       	add	r18, r18
     462:	33 1f       	adc	r19, r19
     464:	22 0f       	add	r18, r18
     466:	33 1f       	adc	r19, r19
     468:	82 0f       	add	r24, r18
     46a:	93 1f       	adc	r25, r19
     46c:	8d 96       	adiw	r24, 0x2d	; 45
     46e:	95 83       	std	Z+5, r25	; 0x05
     470:	84 83       	std	Z+4, r24	; 0x04
     472:	0e 94 66 06 	call	0xccc	; 0xccc <sprintf>
			uart_puts(buff);
     476:	ed b7       	in	r30, 0x3d	; 61
     478:	fe b7       	in	r31, 0x3e	; 62
     47a:	36 96       	adiw	r30, 0x06	; 6
     47c:	0f b6       	in	r0, 0x3f	; 63
     47e:	f8 94       	cli
     480:	fe bf       	out	0x3e, r31	; 62
     482:	0f be       	out	0x3f, r0	; 63
     484:	ed bf       	out	0x3d, r30	; 61
     486:	ce 01       	movw	r24, r28
     488:	45 96       	adiw	r24, 0x15	; 21
     48a:	0e 94 bf 04 	call	0x97e	; 0x97e <uart_puts>
     48e:	67 c0       	rjmp	.+206    	; 0x55e <__stack+0xff>
		}
		if(c=='i'){
     490:	89 36       	cpi	r24, 0x69	; 105
     492:	91 05       	cpc	r25, r1
     494:	09 f0       	breq	.+2      	; 0x498 <__stack+0x39>
     496:	63 c0       	rjmp	.+198    	; 0x55e <__stack+0xff>
			unsigned int cc[2]={0,0};
     498:	5a 82       	std	Y+2, r5	; 0x02
     49a:	49 82       	std	Y+1, r4	; 0x01
     49c:	5c 82       	std	Y+4, r5	; 0x04
     49e:	4b 82       	std	Y+3, r4	; 0x03
     4a0:	80 e3       	ldi	r24, 0x30	; 48
     4a2:	95 e7       	ldi	r25, 0x75	; 117
			int i=0;
			for (int y=0;y<30000;++y) asm("nop");
     4a4:	00 00       	nop
     4a6:	01 97       	sbiw	r24, 0x01	; 1
     4a8:	e9 f7       	brne	.-6      	; 0x4a4 <__stack+0x45>
     4aa:	81 01       	movw	r16, r2
     4ac:	72 01       	movw	r14, r4
			for (i=0;i<2;++i){
				cc[i] = uart_getc();
     4ae:	0e 94 93 04 	call	0x926	; 0x926 <uart_getc>
     4b2:	d8 01       	movw	r26, r16
     4b4:	8d 93       	st	X+, r24
     4b6:	9d 93       	st	X+, r25
     4b8:	8d 01       	movw	r16, r26
				if(cc[i] & UART_NO_DATA)
     4ba:	90 fd       	sbrc	r25, 0
     4bc:	0c c0       	rjmp	.+24     	; 0x4d6 <__stack+0x77>
     4be:	89 a5       	lds	r24, 0x69
     4c0:	9a a5       	lds	r25, 0x6a
					i=20;		//wyjœcie z pêtli for.		i=20 oznacza ze tutaj wystapil jakiœ b³¹d i dane nie powinny byæ przetwarzane
				else for (int y=0;y<30000;++y) asm("nop");
     4c2:	00 00       	nop
     4c4:	01 97       	sbiw	r24, 0x01	; 1
     4c6:	e9 f7       	brne	.-6      	; 0x4c2 <__stack+0x63>
		}
		if(c=='i'){
			unsigned int cc[2]={0,0};
			int i=0;
			for (int y=0;y<30000;++y) asm("nop");
			for (i=0;i<2;++i){
     4c8:	08 94       	sec
     4ca:	e1 1c       	adc	r14, r1
     4cc:	f1 1c       	adc	r15, r1
     4ce:	b2 e0       	ldi	r27, 0x02	; 2
     4d0:	eb 16       	cp	r14, r27
     4d2:	f1 04       	cpc	r15, r1
     4d4:	61 f7       	brne	.-40     	; 0x4ae <__stack+0x4f>
					i=20;		//wyjœcie z pêtli for.		i=20 oznacza ze tutaj wystapil jakiœ b³¹d i dane nie powinny byæ przetwarzane
				else for (int y=0;y<30000;++y) asm("nop");
			}
			if(i!=20){
				char buff[20];
				sprintf(buff,"%d\n",cc[0]*256+cc[1]);
     4d6:	0b 81       	ldd	r16, Y+3	; 0x03
     4d8:	1c 81       	ldd	r17, Y+4	; 0x04
     4da:	00 d0       	rcall	.+0      	; 0x4dc <__stack+0x7d>
     4dc:	00 d0       	rcall	.+0      	; 0x4de <__stack+0x7f>
     4de:	00 d0       	rcall	.+0      	; 0x4e0 <__stack+0x81>
     4e0:	ed b7       	in	r30, 0x3d	; 61
     4e2:	fe b7       	in	r31, 0x3e	; 62
     4e4:	31 96       	adiw	r30, 0x01	; 1
     4e6:	25 e1       	ldi	r18, 0x15	; 21
     4e8:	30 e0       	ldi	r19, 0x00	; 0
     4ea:	2c 0f       	add	r18, r28
     4ec:	3d 1f       	adc	r19, r29
     4ee:	ad b7       	in	r26, 0x3d	; 61
     4f0:	be b7       	in	r27, 0x3e	; 62
     4f2:	12 96       	adiw	r26, 0x02	; 2
     4f4:	3c 93       	st	X, r19
     4f6:	2e 93       	st	-X, r18
     4f8:	11 97       	sbiw	r26, 0x01	; 1
     4fa:	80 e6       	ldi	r24, 0x60	; 96
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	93 83       	std	Z+3, r25	; 0x03
     500:	82 83       	std	Z+2, r24	; 0x02
     502:	99 81       	ldd	r25, Y+1	; 0x01
     504:	9c a7       	lds	r25, 0x7c
     506:	1b a6       	lds	r17, 0xbb
     508:	8b a5       	lds	r24, 0x6b
     50a:	9c a5       	lds	r25, 0x6c
     50c:	80 0f       	add	r24, r16
     50e:	91 1f       	adc	r25, r17
     510:	95 83       	std	Z+5, r25	; 0x05
     512:	84 83       	std	Z+4, r24	; 0x04
     514:	0e 94 66 06 	call	0xccc	; 0xccc <sprintf>
				uart_puts(buff);
     518:	ad b7       	in	r26, 0x3d	; 61
     51a:	be b7       	in	r27, 0x3e	; 62
     51c:	16 96       	adiw	r26, 0x06	; 6
     51e:	0f b6       	in	r0, 0x3f	; 63
     520:	f8 94       	cli
     522:	be bf       	out	0x3e, r27	; 62
     524:	0f be       	out	0x3f, r0	; 63
     526:	ad bf       	out	0x3d, r26	; 61
     528:	ce 01       	movw	r24, r28
     52a:	45 96       	adiw	r24, 0x15	; 21
     52c:	0e 94 bf 04 	call	0x97e	; 0x97e <uart_puts>
				int NewData = ((int)(cc[0]*256+cc[1])-45)/5;
     530:	b9 81       	ldd	r27, Y+1	; 0x01
     532:	be a7       	lds	r27, 0x7e
     534:	1d a6       	lds	r17, 0xbd
     536:	8d a5       	lds	r24, 0x6d
     538:	9e a5       	lds	r25, 0x6e
     53a:	80 0f       	add	r24, r16
     53c:	91 1f       	adc	r25, r17
     53e:	8d 97       	sbiw	r24, 0x2d	; 45
     540:	65 e0       	ldi	r22, 0x05	; 5
     542:	70 e0       	ldi	r23, 0x00	; 0
     544:	0e 94 16 06 	call	0xc2c	; 0xc2c <__divmodhi4>
				if(NewData>=0){
     548:	77 23       	and	r23, r23
     54a:	2c f0       	brlt	.+10     	; 0x556 <__stack+0xf7>
					voltageLevel = (uint16_t)(NewData);
     54c:	70 93 79 00 	sts	0x0079, r23
     550:	60 93 78 00 	sts	0x0078, r22
     554:	04 c0       	rjmp	.+8      	; 0x55e <__stack+0xff>
				}
				else {voltageLevel=0;}	
     556:	50 92 79 00 	sts	0x0079, r5
     55a:	40 92 78 00 	sts	0x0078, r4
			}
			else uart_putc('e');
		}
		
		if(AddingNumberPress==0){
     55e:	c1 14       	cp	r12, r1
     560:	d1 04       	cpc	r13, r1
     562:	09 f0       	breq	.+2      	; 0x566 <__stack+0x107>
     564:	83 c0       	rjmp	.+262    	; 0x66c <__stack+0x20d>
			if(!(PINB & (1 << 4))){
     566:	b4 99       	sbic	0x16, 4	; 22
     568:	85 c0       	rjmp	.+266    	; 0x674 <__stack+0x215>
				if(AddingNumber<1000) AddingNumber*=10;
     56a:	80 91 72 00 	lds	r24, 0x0072
     56e:	90 91 73 00 	lds	r25, 0x0073
     572:	e3 e0       	ldi	r30, 0x03	; 3
     574:	88 3e       	cpi	r24, 0xE8	; 232
     576:	9e 07       	cpc	r25, r30
     578:	98 f4       	brcc	.+38     	; 0x5a0 <__stack+0x141>
     57a:	80 91 72 00 	lds	r24, 0x0072
     57e:	90 91 73 00 	lds	r25, 0x0073
     582:	9c 01       	movw	r18, r24
     584:	22 0f       	add	r18, r18
     586:	33 1f       	adc	r19, r19
     588:	88 0f       	add	r24, r24
     58a:	99 1f       	adc	r25, r25
     58c:	88 0f       	add	r24, r24
     58e:	99 1f       	adc	r25, r25
     590:	88 0f       	add	r24, r24
     592:	99 1f       	adc	r25, r25
     594:	82 0f       	add	r24, r18
     596:	93 1f       	adc	r25, r19
     598:	90 93 73 00 	sts	0x0073, r25
     59c:	80 93 72 00 	sts	0x0072, r24
				AddingNumberPress=1000;
				char buff[20];
				sprintf(buff,"+  %d\n",AddingNumber);
     5a0:	80 91 72 00 	lds	r24, 0x0072
     5a4:	90 91 73 00 	lds	r25, 0x0073
     5a8:	00 d0       	rcall	.+0      	; 0x5aa <__stack+0x14b>
     5aa:	00 d0       	rcall	.+0      	; 0x5ac <__stack+0x14d>
     5ac:	00 d0       	rcall	.+0      	; 0x5ae <__stack+0x14f>
     5ae:	ed b7       	in	r30, 0x3d	; 61
     5b0:	fe b7       	in	r31, 0x3e	; 62
     5b2:	31 96       	adiw	r30, 0x01	; 1
     5b4:	ad b7       	in	r26, 0x3d	; 61
     5b6:	be b7       	in	r27, 0x3e	; 62
     5b8:	12 96       	adiw	r26, 0x02	; 2
     5ba:	3c 92       	st	X, r3
     5bc:	2e 92       	st	-X, r2
     5be:	11 97       	sbiw	r26, 0x01	; 1
     5c0:	24 e6       	ldi	r18, 0x64	; 100
     5c2:	30 e0       	ldi	r19, 0x00	; 0
     5c4:	33 83       	std	Z+3, r19	; 0x03
     5c6:	22 83       	std	Z+2, r18	; 0x02
     5c8:	95 83       	std	Z+5, r25	; 0x05
     5ca:	84 83       	std	Z+4, r24	; 0x04
     5cc:	0e 94 66 06 	call	0xccc	; 0xccc <sprintf>
				uart_puts(buff);
     5d0:	8d b7       	in	r24, 0x3d	; 61
     5d2:	9e b7       	in	r25, 0x3e	; 62
     5d4:	06 96       	adiw	r24, 0x06	; 6
     5d6:	0f b6       	in	r0, 0x3f	; 63
     5d8:	f8 94       	cli
     5da:	9e bf       	out	0x3e, r25	; 62
     5dc:	0f be       	out	0x3f, r0	; 63
     5de:	8d bf       	out	0x3d, r24	; 61
     5e0:	c1 01       	movw	r24, r2
     5e2:	0e 94 bf 04 	call	0x97e	; 0x97e <uart_puts>
		}
		
		if(AddingNumberPress==0){
			if(!(PINB & (1 << 4))){
				if(AddingNumber<1000) AddingNumber*=10;
				AddingNumberPress=1000;
     5e6:	0f 2e       	mov	r0, r31
     5e8:	f8 ee       	ldi	r31, 0xE8	; 232
     5ea:	cf 2e       	mov	r12, r31
     5ec:	f3 e0       	ldi	r31, 0x03	; 3
     5ee:	df 2e       	mov	r13, r31
     5f0:	f0 2d       	mov	r31, r0
     5f2:	3c c0       	rjmp	.+120    	; 0x66c <__stack+0x20d>
				uart_puts(buff);
			}
		}	
		if(AddingNumberPress==0){
			if(!(PINB & (1 << 5))){
				if(AddingNumber>1) AddingNumber/=10;
     5f4:	80 91 72 00 	lds	r24, 0x0072
     5f8:	90 91 73 00 	lds	r25, 0x0073
     5fc:	82 30       	cpi	r24, 0x02	; 2
     5fe:	91 05       	cpc	r25, r1
     600:	60 f0       	brcs	.+24     	; 0x61a <__stack+0x1bb>
     602:	80 91 72 00 	lds	r24, 0x0072
     606:	90 91 73 00 	lds	r25, 0x0073
     60a:	6a e0       	ldi	r22, 0x0A	; 10
     60c:	70 e0       	ldi	r23, 0x00	; 0
     60e:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     612:	70 93 73 00 	sts	0x0073, r23
     616:	60 93 72 00 	sts	0x0072, r22
				AddingNumberPress=1000;
				char buff[20];
				sprintf(buff,"-  %d\n",AddingNumber);
     61a:	80 91 72 00 	lds	r24, 0x0072
     61e:	90 91 73 00 	lds	r25, 0x0073
     622:	00 d0       	rcall	.+0      	; 0x624 <__stack+0x1c5>
     624:	00 d0       	rcall	.+0      	; 0x626 <__stack+0x1c7>
     626:	00 d0       	rcall	.+0      	; 0x628 <__stack+0x1c9>
     628:	ed b7       	in	r30, 0x3d	; 61
     62a:	fe b7       	in	r31, 0x3e	; 62
     62c:	31 96       	adiw	r30, 0x01	; 1
     62e:	ad b7       	in	r26, 0x3d	; 61
     630:	be b7       	in	r27, 0x3e	; 62
     632:	12 96       	adiw	r26, 0x02	; 2
     634:	3c 92       	st	X, r3
     636:	2e 92       	st	-X, r2
     638:	11 97       	sbiw	r26, 0x01	; 1
     63a:	2b e6       	ldi	r18, 0x6B	; 107
     63c:	30 e0       	ldi	r19, 0x00	; 0
     63e:	33 83       	std	Z+3, r19	; 0x03
     640:	22 83       	std	Z+2, r18	; 0x02
     642:	95 83       	std	Z+5, r25	; 0x05
     644:	84 83       	std	Z+4, r24	; 0x04
     646:	0e 94 66 06 	call	0xccc	; 0xccc <sprintf>
				uart_puts(buff);
     64a:	8d b7       	in	r24, 0x3d	; 61
     64c:	9e b7       	in	r25, 0x3e	; 62
     64e:	06 96       	adiw	r24, 0x06	; 6
     650:	0f b6       	in	r0, 0x3f	; 63
     652:	f8 94       	cli
     654:	9e bf       	out	0x3e, r25	; 62
     656:	0f be       	out	0x3f, r0	; 63
     658:	8d bf       	out	0x3d, r24	; 61
     65a:	c1 01       	movw	r24, r2
     65c:	0e 94 bf 04 	call	0x97e	; 0x97e <uart_puts>
			}
		}	
		if(AddingNumberPress==0){
			if(!(PINB & (1 << 5))){
				if(AddingNumber>1) AddingNumber/=10;
				AddingNumberPress=1000;
     660:	0f 2e       	mov	r0, r31
     662:	f8 ee       	ldi	r31, 0xE8	; 232
     664:	cf 2e       	mov	r12, r31
     666:	f3 e0       	ldi	r31, 0x03	; 3
     668:	df 2e       	mov	r13, r31
     66a:	f0 2d       	mov	r31, r0
				char buff[20];
				sprintf(buff,"-  %d\n",AddingNumber);
				uart_puts(buff);
			}
		}
		if(AddingNumberPress!=0) AddingNumberPress--;
     66c:	08 94       	sec
     66e:	c1 08       	sbc	r12, r1
     670:	d1 08       	sbc	r13, r1
     672:	4e ce       	rjmp	.-868    	; 0x310 <main+0x4a>
				sprintf(buff,"+  %d\n",AddingNumber);
				uart_puts(buff);
			}
		}	
		if(AddingNumberPress==0){
			if(!(PINB & (1 << 5))){
     674:	b5 9b       	sbis	0x16, 5	; 22
     676:	be cf       	rjmp	.-132    	; 0x5f4 <__stack+0x195>
     678:	4b ce       	rjmp	.-874    	; 0x310 <main+0x4a>

0000067a <__vector_9>:

volatile uint8_t counter=0; //tylko aby degubowac nastepnie usunac

volatile uint8_t waitEncoder;

SIGNAL(SIG_OVERFLOW0) {
     67a:	1f 92       	push	r1
     67c:	0f 92       	push	r0
     67e:	0f b6       	in	r0, 0x3f	; 63
     680:	0f 92       	push	r0
     682:	11 24       	eor	r1, r1
     684:	2f 93       	push	r18
     686:	3f 93       	push	r19
     688:	4f 93       	push	r20
     68a:	5f 93       	push	r21
     68c:	6f 93       	push	r22
     68e:	7f 93       	push	r23
     690:	8f 93       	push	r24
     692:	9f 93       	push	r25
     694:	af 93       	push	r26
     696:	bf 93       	push	r27
     698:	cf 93       	push	r28
     69a:	df 93       	push	r29
     69c:	ef 93       	push	r30
     69e:	ff 93       	push	r31
	
	if(waitEncoder) {	//sofwarre dalay on encoders debuncing
     6a0:	80 91 bf 00 	lds	r24, 0x00BF
     6a4:	88 23       	and	r24, r24
     6a6:	59 f0       	breq	.+22     	; 0x6be <__vector_9+0x44>
		waitEncoder++;
     6a8:	80 91 bf 00 	lds	r24, 0x00BF
     6ac:	8f 5f       	subi	r24, 0xFF	; 255
     6ae:	80 93 bf 00 	sts	0x00BF, r24
		if(waitEncoder==10)
     6b2:	80 91 bf 00 	lds	r24, 0x00BF
     6b6:	8a 30       	cpi	r24, 0x0A	; 10
     6b8:	11 f4       	brne	.+4      	; 0x6be <__vector_9+0x44>
			waitEncoder=0;
     6ba:	10 92 bf 00 	sts	0x00BF, r1
	}
	unsigned int numberToDisplay=actualVoltage;
     6be:	c0 91 76 00 	lds	r28, 0x0076
     6c2:	d0 91 77 00 	lds	r29, 0x0077

	uint8_t dontDispNumber=0;
	
	if(dispNumber==0){
     6c6:	80 91 75 00 	lds	r24, 0x0075
     6ca:	88 23       	and	r24, r24
     6cc:	c1 f4       	brne	.+48     	; 0x6fe <__vector_9+0x84>
		if ((uint8_t)((numberToDisplay%10000)/1000)!=0)
     6ce:	ce 01       	movw	r24, r28
     6d0:	60 e1       	ldi	r22, 0x10	; 16
     6d2:	77 e2       	ldi	r23, 0x27	; 39
     6d4:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     6d8:	68 ee       	ldi	r22, 0xE8	; 232
     6da:	73 e0       	ldi	r23, 0x03	; 3
     6dc:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     6e0:	66 23       	and	r22, r22
     6e2:	31 f0       	breq	.+12     	; 0x6f0 <__vector_9+0x76>
			writeNumberOn7Seg(dispNumber,(numberToDisplay%10000)/1000);
     6e4:	80 91 75 00 	lds	r24, 0x0075
     6e8:	0e 94 2b 01 	call	0x256	; 0x256 <writeNumberOn7Seg>
		if(waitEncoder==10)
			waitEncoder=0;
	}
	unsigned int numberToDisplay=actualVoltage;

	uint8_t dontDispNumber=0;
     6ec:	90 e0       	ldi	r25, 0x00	; 0
     6ee:	08 c0       	rjmp	.+16     	; 0x700 <__vector_9+0x86>
	
	if(dispNumber==0){
		if ((uint8_t)((numberToDisplay%10000)/1000)!=0)
			writeNumberOn7Seg(dispNumber,(numberToDisplay%10000)/1000);
		else {dispNumber++; dontDispNumber=1;}
     6f0:	80 91 75 00 	lds	r24, 0x0075
     6f4:	8f 5f       	subi	r24, 0xFF	; 255
     6f6:	80 93 75 00 	sts	0x0075, r24
     6fa:	91 e0       	ldi	r25, 0x01	; 1
     6fc:	01 c0       	rjmp	.+2      	; 0x700 <__vector_9+0x86>
		if(waitEncoder==10)
			waitEncoder=0;
	}
	unsigned int numberToDisplay=actualVoltage;

	uint8_t dontDispNumber=0;
     6fe:	90 e0       	ldi	r25, 0x00	; 0
	if(dispNumber==0){
		if ((uint8_t)((numberToDisplay%10000)/1000)!=0)
			writeNumberOn7Seg(dispNumber,(numberToDisplay%10000)/1000);
		else {dispNumber++; dontDispNumber=1;}
	}
	if(dispNumber==1){
     700:	80 91 75 00 	lds	r24, 0x0075
     704:	81 30       	cpi	r24, 0x01	; 1
     706:	31 f5       	brne	.+76     	; 0x754 <__vector_9+0xda>
		if(dontDispNumber){
     708:	99 23       	and	r25, r25
     70a:	b1 f0       	breq	.+44     	; 0x738 <__vector_9+0xbe>
			if((uint8_t)((numberToDisplay%1000)/100)!=0)
     70c:	ce 01       	movw	r24, r28
     70e:	68 ee       	ldi	r22, 0xE8	; 232
     710:	73 e0       	ldi	r23, 0x03	; 3
     712:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     716:	64 e6       	ldi	r22, 0x64	; 100
     718:	70 e0       	ldi	r23, 0x00	; 0
     71a:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     71e:	66 23       	and	r22, r22
     720:	29 f0       	breq	.+10     	; 0x72c <__vector_9+0xb2>
				writeNumberOn7Seg(dispNumber,(numberToDisplay%1000)/100);
     722:	80 91 75 00 	lds	r24, 0x0075
     726:	0e 94 2b 01 	call	0x256	; 0x256 <writeNumberOn7Seg>
     72a:	14 c0       	rjmp	.+40     	; 0x754 <__vector_9+0xda>
			else dispNumber++;
     72c:	80 91 75 00 	lds	r24, 0x0075
     730:	8f 5f       	subi	r24, 0xFF	; 255
     732:	80 93 75 00 	sts	0x0075, r24
     736:	0e c0       	rjmp	.+28     	; 0x754 <__vector_9+0xda>
		}
		else writeNumberOn7Seg(dispNumber,(numberToDisplay%1000)/100);
     738:	40 91 75 00 	lds	r20, 0x0075
     73c:	ce 01       	movw	r24, r28
     73e:	68 ee       	ldi	r22, 0xE8	; 232
     740:	73 e0       	ldi	r23, 0x03	; 3
     742:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     746:	64 e6       	ldi	r22, 0x64	; 100
     748:	70 e0       	ldi	r23, 0x00	; 0
     74a:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     74e:	84 2f       	mov	r24, r20
     750:	0e 94 2b 01 	call	0x256	; 0x256 <writeNumberOn7Seg>
	}		
	if(dispNumber==2)
     754:	80 91 75 00 	lds	r24, 0x0075
     758:	82 30       	cpi	r24, 0x02	; 2
     75a:	71 f4       	brne	.+28     	; 0x778 <__vector_9+0xfe>
		writeNumberOn7Seg(dispNumber,(numberToDisplay%100)/10);
     75c:	40 91 75 00 	lds	r20, 0x0075
     760:	ce 01       	movw	r24, r28
     762:	64 e6       	ldi	r22, 0x64	; 100
     764:	70 e0       	ldi	r23, 0x00	; 0
     766:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     76a:	6a e0       	ldi	r22, 0x0A	; 10
     76c:	70 e0       	ldi	r23, 0x00	; 0
     76e:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     772:	84 2f       	mov	r24, r20
     774:	0e 94 2b 01 	call	0x256	; 0x256 <writeNumberOn7Seg>
	if(dispNumber==3)
     778:	80 91 75 00 	lds	r24, 0x0075
     77c:	83 30       	cpi	r24, 0x03	; 3
     77e:	59 f4       	brne	.+22     	; 0x796 <__vector_9+0x11c>
		writeNumberOn7Seg(dispNumber,(numberToDisplay%10));
     780:	20 91 75 00 	lds	r18, 0x0075
     784:	ce 01       	movw	r24, r28
     786:	6a e0       	ldi	r22, 0x0A	; 10
     788:	70 e0       	ldi	r23, 0x00	; 0
     78a:	0e 94 02 06 	call	0xc04	; 0xc04 <__udivmodhi4>
     78e:	68 2f       	mov	r22, r24
     790:	82 2f       	mov	r24, r18
     792:	0e 94 2b 01 	call	0x256	; 0x256 <writeNumberOn7Seg>
	
	dispNumber++;
     796:	80 91 75 00 	lds	r24, 0x0075
     79a:	8f 5f       	subi	r24, 0xFF	; 255
     79c:	80 93 75 00 	sts	0x0075, r24
	if(dispNumber==4) dispNumber=0;
     7a0:	80 91 75 00 	lds	r24, 0x0075
     7a4:	84 30       	cpi	r24, 0x04	; 4
     7a6:	11 f4       	brne	.+4      	; 0x7ac <__vector_9+0x132>
     7a8:	10 92 75 00 	sts	0x0075, r1
}	
     7ac:	ff 91       	pop	r31
     7ae:	ef 91       	pop	r30
     7b0:	df 91       	pop	r29
     7b2:	cf 91       	pop	r28
     7b4:	bf 91       	pop	r27
     7b6:	af 91       	pop	r26
     7b8:	9f 91       	pop	r25
     7ba:	8f 91       	pop	r24
     7bc:	7f 91       	pop	r23
     7be:	6f 91       	pop	r22
     7c0:	5f 91       	pop	r21
     7c2:	4f 91       	pop	r20
     7c4:	3f 91       	pop	r19
     7c6:	2f 91       	pop	r18
     7c8:	0f 90       	pop	r0
     7ca:	0f be       	out	0x3f, r0	; 63
     7cc:	0f 90       	pop	r0
     7ce:	1f 90       	pop	r1
     7d0:	18 95       	reti

000007d2 <__vector_1>:

//informacje z enkoder napiecia
ISR(INT0_vect, ISR_BLOCK) {
     7d2:	1f 92       	push	r1
     7d4:	0f 92       	push	r0
     7d6:	0f b6       	in	r0, 0x3f	; 63
     7d8:	0f 92       	push	r0
     7da:	11 24       	eor	r1, r1
     7dc:	2f 93       	push	r18
     7de:	3f 93       	push	r19
     7e0:	8f 93       	push	r24
     7e2:	9f 93       	push	r25
	if(!waitEncoder){
     7e4:	80 91 bf 00 	lds	r24, 0x00BF
     7e8:	88 23       	and	r24, r24
     7ea:	51 f5       	brne	.+84     	; 0x840 <__vector_1+0x6e>
		if(PIND & (1 << 4)){
     7ec:	84 9b       	sbis	0x10, 4	; 16
     7ee:	0f c0       	rjmp	.+30     	; 0x80e <__vector_1+0x3c>
			voltageLevel+=AddingNumber;
     7f0:	20 91 78 00 	lds	r18, 0x0078
     7f4:	30 91 79 00 	lds	r19, 0x0079
     7f8:	80 91 72 00 	lds	r24, 0x0072
     7fc:	90 91 73 00 	lds	r25, 0x0073
     800:	82 0f       	add	r24, r18
     802:	93 1f       	adc	r25, r19
     804:	90 93 79 00 	sts	0x0079, r25
     808:	80 93 78 00 	sts	0x0078, r24
     80c:	19 c0       	rjmp	.+50     	; 0x840 <__vector_1+0x6e>
		}
		else {
			if(voltageLevel>=AddingNumber)	//aby nie zejsc ponizej zera
     80e:	20 91 78 00 	lds	r18, 0x0078
     812:	30 91 79 00 	lds	r19, 0x0079
     816:	80 91 72 00 	lds	r24, 0x0072
     81a:	90 91 73 00 	lds	r25, 0x0073
     81e:	28 17       	cp	r18, r24
     820:	39 07       	cpc	r19, r25
     822:	70 f0       	brcs	.+28     	; 0x840 <__vector_1+0x6e>
				voltageLevel-=AddingNumber;
     824:	80 91 78 00 	lds	r24, 0x0078
     828:	90 91 79 00 	lds	r25, 0x0079
     82c:	20 91 72 00 	lds	r18, 0x0072
     830:	30 91 73 00 	lds	r19, 0x0073
     834:	82 1b       	sub	r24, r18
     836:	93 0b       	sbc	r25, r19
     838:	90 93 79 00 	sts	0x0079, r25
     83c:	80 93 78 00 	sts	0x0078, r24
		}
	}	
	waitEncoder=1;
     840:	81 e0       	ldi	r24, 0x01	; 1
     842:	80 93 bf 00 	sts	0x00BF, r24
}	
     846:	9f 91       	pop	r25
     848:	8f 91       	pop	r24
     84a:	3f 91       	pop	r19
     84c:	2f 91       	pop	r18
     84e:	0f 90       	pop	r0
     850:	0f be       	out	0x3f, r0	; 63
     852:	0f 90       	pop	r0
     854:	1f 90       	pop	r1
     856:	18 95       	reti

00000858 <__vector_11>:
SIGNAL(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
     858:	1f 92       	push	r1
     85a:	0f 92       	push	r0
     85c:	0f b6       	in	r0, 0x3f	; 63
     85e:	0f 92       	push	r0
     860:	11 24       	eor	r1, r1
     862:	2f 93       	push	r18
     864:	3f 93       	push	r19
     866:	8f 93       	push	r24
     868:	9f 93       	push	r25
     86a:	ef 93       	push	r30
     86c:	ff 93       	push	r31
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
     86e:	3b b1       	in	r19, 0x0b	; 11
    data = UART0_DATA;
     870:	2c b1       	in	r18, 0x0c	; 12
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
     872:	80 91 7c 00 	lds	r24, 0x007C
     876:	8f 5f       	subi	r24, 0xFF	; 255
     878:	8f 71       	andi	r24, 0x1F	; 31
    
    if ( tmphead == UART_RxTail ) {
     87a:	90 91 7b 00 	lds	r25, 0x007B
     87e:	89 17       	cp	r24, r25
     880:	51 f0       	breq	.+20     	; 0x896 <__vector_11+0x3e>
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
     882:	93 2f       	mov	r25, r19
     884:	98 71       	andi	r25, 0x18	; 24
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }else{
        /* store new index */
        UART_RxHead = tmphead;
     886:	80 93 7c 00 	sts	0x007C, r24
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
     88a:	ef e7       	ldi	r30, 0x7F	; 127
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	e8 0f       	add	r30, r24
     890:	f1 1d       	adc	r31, r1
     892:	20 83       	st	Z, r18
     894:	01 c0       	rjmp	.+2      	; 0x898 <__vector_11+0x40>
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
     896:	92 e0       	ldi	r25, 0x02	; 2
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError = lastRxError;   
     898:	90 93 7a 00 	sts	0x007A, r25
}
     89c:	ff 91       	pop	r31
     89e:	ef 91       	pop	r30
     8a0:	9f 91       	pop	r25
     8a2:	8f 91       	pop	r24
     8a4:	3f 91       	pop	r19
     8a6:	2f 91       	pop	r18
     8a8:	0f 90       	pop	r0
     8aa:	0f be       	out	0x3f, r0	; 63
     8ac:	0f 90       	pop	r0
     8ae:	1f 90       	pop	r1
     8b0:	18 95       	reti

000008b2 <__vector_12>:
SIGNAL(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
     8b2:	1f 92       	push	r1
     8b4:	0f 92       	push	r0
     8b6:	0f b6       	in	r0, 0x3f	; 63
     8b8:	0f 92       	push	r0
     8ba:	11 24       	eor	r1, r1
     8bc:	8f 93       	push	r24
     8be:	9f 93       	push	r25
     8c0:	ef 93       	push	r30
     8c2:	ff 93       	push	r31
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
     8c4:	90 91 7e 00 	lds	r25, 0x007E
     8c8:	80 91 7d 00 	lds	r24, 0x007D
     8cc:	98 17       	cp	r25, r24
     8ce:	69 f0       	breq	.+26     	; 0x8ea <__vector_12+0x38>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
     8d0:	80 91 7d 00 	lds	r24, 0x007D
     8d4:	8f 5f       	subi	r24, 0xFF	; 255
     8d6:	8f 71       	andi	r24, 0x1F	; 31
        UART_TxTail = tmptail;
     8d8:	80 93 7d 00 	sts	0x007D, r24
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
     8dc:	ef e9       	ldi	r30, 0x9F	; 159
     8de:	f0 e0       	ldi	r31, 0x00	; 0
     8e0:	e8 0f       	add	r30, r24
     8e2:	f1 1d       	adc	r31, r1
     8e4:	80 81       	ld	r24, Z
     8e6:	8c b9       	out	0x0c, r24	; 12
     8e8:	01 c0       	rjmp	.+2      	; 0x8ec <__vector_12+0x3a>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
     8ea:	55 98       	cbi	0x0a, 5	; 10
    }
}
     8ec:	ff 91       	pop	r31
     8ee:	ef 91       	pop	r30
     8f0:	9f 91       	pop	r25
     8f2:	8f 91       	pop	r24
     8f4:	0f 90       	pop	r0
     8f6:	0f be       	out	0x3f, r0	; 63
     8f8:	0f 90       	pop	r0
     8fa:	1f 90       	pop	r1
     8fc:	18 95       	reti

000008fe <uart_init>:
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
    UART_TxHead = 0;
     8fe:	10 92 7e 00 	sts	0x007E, r1
    UART_TxTail = 0;
     902:	10 92 7d 00 	sts	0x007D, r1
    UART_RxHead = 0;
     906:	10 92 7c 00 	sts	0x007C, r1
    UART_RxTail = 0;
     90a:	10 92 7b 00 	sts	0x007B, r1
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
     90e:	99 23       	and	r25, r25
     910:	1c f4       	brge	.+6      	; 0x918 <uart_init+0x1a>
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
     912:	22 e0       	ldi	r18, 0x02	; 2
     914:	2b b9       	out	0x0b, r18	; 11
    	 baudrate &= ~0x8000;
     916:	9f 77       	andi	r25, 0x7F	; 127
    }
    UBRRH = (unsigned char)(baudrate>>8);
     918:	90 bd       	out	0x20, r25	; 32
    UBRRL = (unsigned char) baudrate;
     91a:	89 b9       	out	0x09, r24	; 9
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
     91c:	88 e9       	ldi	r24, 0x98	; 152
     91e:	8a b9       	out	0x0a, r24	; 10
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
     920:	86 e8       	ldi	r24, 0x86	; 134
     922:	80 bd       	out	0x20, r24	; 32
    /* Enable UART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
     924:	08 95       	ret

00000926 <uart_getc>:
{    
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
     926:	90 91 7c 00 	lds	r25, 0x007C
     92a:	80 91 7b 00 	lds	r24, 0x007B
     92e:	98 17       	cp	r25, r24
     930:	91 f0       	breq	.+36     	; 0x956 <uart_getc+0x30>
        return UART_NO_DATA;   /* no data available */
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
     932:	80 91 7b 00 	lds	r24, 0x007B
     936:	8f 5f       	subi	r24, 0xFF	; 255
     938:	8f 71       	andi	r24, 0x1F	; 31
    UART_RxTail = tmptail; 
     93a:	80 93 7b 00 	sts	0x007B, r24
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
     93e:	ef e7       	ldi	r30, 0x7F	; 127
     940:	f0 e0       	ldi	r31, 0x00	; 0
     942:	e8 0f       	add	r30, r24
     944:	f1 1d       	adc	r31, r1
     946:	20 81       	ld	r18, Z
    
    return (UART_LastRxError << 8) + data;
     948:	30 91 7a 00 	lds	r19, 0x007A
     94c:	93 2f       	mov	r25, r19
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	82 0f       	add	r24, r18
     952:	91 1d       	adc	r25, r1
     954:	08 95       	ret
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
        return UART_NO_DATA;   /* no data available */
     956:	80 e0       	ldi	r24, 0x00	; 0
     958:	91 e0       	ldi	r25, 0x01	; 1
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    
    return (UART_LastRxError << 8) + data;

}/* uart_getc */
     95a:	08 95       	ret

0000095c <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
     95c:	20 91 7e 00 	lds	r18, 0x007E
     960:	2f 5f       	subi	r18, 0xFF	; 255
     962:	2f 71       	andi	r18, 0x1F	; 31
    
    while ( tmphead == UART_TxTail ){
     964:	90 91 7d 00 	lds	r25, 0x007D
     968:	29 17       	cp	r18, r25
     96a:	e1 f3       	breq	.-8      	; 0x964 <uart_putc+0x8>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
     96c:	ef e9       	ldi	r30, 0x9F	; 159
     96e:	f0 e0       	ldi	r31, 0x00	; 0
     970:	e2 0f       	add	r30, r18
     972:	f1 1d       	adc	r31, r1
     974:	80 83       	st	Z, r24
    UART_TxHead = tmphead;
     976:	20 93 7e 00 	sts	0x007E, r18

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
     97a:	55 9a       	sbi	0x0a, 5	; 10

}/* uart_putc */
     97c:	08 95       	ret

0000097e <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
     97e:	cf 93       	push	r28
     980:	df 93       	push	r29
     982:	ec 01       	movw	r28, r24
    while (*s) 
     984:	88 81       	ld	r24, Y
     986:	88 23       	and	r24, r24
     988:	31 f0       	breq	.+12     	; 0x996 <uart_puts+0x18>
Function: uart_puts()
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
     98a:	21 96       	adiw	r28, 0x01	; 1
{
    while (*s) 
      uart_putc(*s++);
     98c:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
     990:	89 91       	ld	r24, Y+
     992:	88 23       	and	r24, r24
     994:	d9 f7       	brne	.-10     	; 0x98c <uart_puts+0xe>
      uart_putc(*s++);

}/* uart_puts */
     996:	df 91       	pop	r29
     998:	cf 91       	pop	r28
     99a:	08 95       	ret

0000099c <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
     99c:	cf 93       	push	r28
     99e:	df 93       	push	r29
     9a0:	ec 01       	movw	r28, r24
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
     9a2:	fc 01       	movw	r30, r24
     9a4:	84 91       	lpm	r24, Z
     9a6:	88 23       	and	r24, r24
     9a8:	41 f0       	breq	.+16     	; 0x9ba <uart_puts_p+0x1e>
     9aa:	21 96       	adiw	r28, 0x01	; 1
      uart_putc(c);
     9ac:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_putc>
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
     9b0:	fe 01       	movw	r30, r28
     9b2:	21 96       	adiw	r28, 0x01	; 1
     9b4:	84 91       	lpm	r24, Z
     9b6:	88 23       	and	r24, r24
     9b8:	c9 f7       	brne	.-14     	; 0x9ac <uart_puts_p+0x10>
      uart_putc(c);

}/* uart_puts_p */
     9ba:	df 91       	pop	r29
     9bc:	cf 91       	pop	r28
     9be:	08 95       	ret

000009c0 <__fixsfsi>:
     9c0:	04 d0       	rcall	.+8      	; 0x9ca <__fixunssfsi>
     9c2:	68 94       	set
     9c4:	b1 11       	cpse	r27, r1
     9c6:	8d c0       	rjmp	.+282    	; 0xae2 <__fp_szero>
     9c8:	08 95       	ret

000009ca <__fixunssfsi>:
     9ca:	70 d0       	rcall	.+224    	; 0xaac <__fp_splitA>
     9cc:	88 f0       	brcs	.+34     	; 0x9f0 <__fixunssfsi+0x26>
     9ce:	9f 57       	subi	r25, 0x7F	; 127
     9d0:	90 f0       	brcs	.+36     	; 0x9f6 <__fixunssfsi+0x2c>
     9d2:	b9 2f       	mov	r27, r25
     9d4:	99 27       	eor	r25, r25
     9d6:	b7 51       	subi	r27, 0x17	; 23
     9d8:	a0 f0       	brcs	.+40     	; 0xa02 <__fixunssfsi+0x38>
     9da:	d1 f0       	breq	.+52     	; 0xa10 <__fixunssfsi+0x46>
     9dc:	66 0f       	add	r22, r22
     9de:	77 1f       	adc	r23, r23
     9e0:	88 1f       	adc	r24, r24
     9e2:	99 1f       	adc	r25, r25
     9e4:	1a f0       	brmi	.+6      	; 0x9ec <__fixunssfsi+0x22>
     9e6:	ba 95       	dec	r27
     9e8:	c9 f7       	brne	.-14     	; 0x9dc <__fixunssfsi+0x12>
     9ea:	12 c0       	rjmp	.+36     	; 0xa10 <__fixunssfsi+0x46>
     9ec:	b1 30       	cpi	r27, 0x01	; 1
     9ee:	81 f0       	breq	.+32     	; 0xa10 <__fixunssfsi+0x46>
     9f0:	77 d0       	rcall	.+238    	; 0xae0 <__fp_zero>
     9f2:	b1 e0       	ldi	r27, 0x01	; 1
     9f4:	08 95       	ret
     9f6:	74 c0       	rjmp	.+232    	; 0xae0 <__fp_zero>
     9f8:	67 2f       	mov	r22, r23
     9fa:	78 2f       	mov	r23, r24
     9fc:	88 27       	eor	r24, r24
     9fe:	b8 5f       	subi	r27, 0xF8	; 248
     a00:	39 f0       	breq	.+14     	; 0xa10 <__fixunssfsi+0x46>
     a02:	b9 3f       	cpi	r27, 0xF9	; 249
     a04:	cc f3       	brlt	.-14     	; 0x9f8 <__fixunssfsi+0x2e>
     a06:	86 95       	lsr	r24
     a08:	77 95       	ror	r23
     a0a:	67 95       	ror	r22
     a0c:	b3 95       	inc	r27
     a0e:	d9 f7       	brne	.-10     	; 0xa06 <__fixunssfsi+0x3c>
     a10:	3e f4       	brtc	.+14     	; 0xa20 <__fixunssfsi+0x56>
     a12:	90 95       	com	r25
     a14:	80 95       	com	r24
     a16:	70 95       	com	r23
     a18:	61 95       	neg	r22
     a1a:	7f 4f       	sbci	r23, 0xFF	; 255
     a1c:	8f 4f       	sbci	r24, 0xFF	; 255
     a1e:	9f 4f       	sbci	r25, 0xFF	; 255
     a20:	08 95       	ret

00000a22 <__floatunsisf>:
     a22:	e8 94       	clt
     a24:	09 c0       	rjmp	.+18     	; 0xa38 <__floatsisf+0x12>

00000a26 <__floatsisf>:
     a26:	97 fb       	bst	r25, 7
     a28:	3e f4       	brtc	.+14     	; 0xa38 <__floatsisf+0x12>
     a2a:	90 95       	com	r25
     a2c:	80 95       	com	r24
     a2e:	70 95       	com	r23
     a30:	61 95       	neg	r22
     a32:	7f 4f       	sbci	r23, 0xFF	; 255
     a34:	8f 4f       	sbci	r24, 0xFF	; 255
     a36:	9f 4f       	sbci	r25, 0xFF	; 255
     a38:	99 23       	and	r25, r25
     a3a:	a9 f0       	breq	.+42     	; 0xa66 <__floatsisf+0x40>
     a3c:	f9 2f       	mov	r31, r25
     a3e:	96 e9       	ldi	r25, 0x96	; 150
     a40:	bb 27       	eor	r27, r27
     a42:	93 95       	inc	r25
     a44:	f6 95       	lsr	r31
     a46:	87 95       	ror	r24
     a48:	77 95       	ror	r23
     a4a:	67 95       	ror	r22
     a4c:	b7 95       	ror	r27
     a4e:	f1 11       	cpse	r31, r1
     a50:	f8 cf       	rjmp	.-16     	; 0xa42 <__floatsisf+0x1c>
     a52:	fa f4       	brpl	.+62     	; 0xa92 <__floatsisf+0x6c>
     a54:	bb 0f       	add	r27, r27
     a56:	11 f4       	brne	.+4      	; 0xa5c <__floatsisf+0x36>
     a58:	60 ff       	sbrs	r22, 0
     a5a:	1b c0       	rjmp	.+54     	; 0xa92 <__floatsisf+0x6c>
     a5c:	6f 5f       	subi	r22, 0xFF	; 255
     a5e:	7f 4f       	sbci	r23, 0xFF	; 255
     a60:	8f 4f       	sbci	r24, 0xFF	; 255
     a62:	9f 4f       	sbci	r25, 0xFF	; 255
     a64:	16 c0       	rjmp	.+44     	; 0xa92 <__floatsisf+0x6c>
     a66:	88 23       	and	r24, r24
     a68:	11 f0       	breq	.+4      	; 0xa6e <__floatsisf+0x48>
     a6a:	96 e9       	ldi	r25, 0x96	; 150
     a6c:	11 c0       	rjmp	.+34     	; 0xa90 <__floatsisf+0x6a>
     a6e:	77 23       	and	r23, r23
     a70:	21 f0       	breq	.+8      	; 0xa7a <__floatsisf+0x54>
     a72:	9e e8       	ldi	r25, 0x8E	; 142
     a74:	87 2f       	mov	r24, r23
     a76:	76 2f       	mov	r23, r22
     a78:	05 c0       	rjmp	.+10     	; 0xa84 <__floatsisf+0x5e>
     a7a:	66 23       	and	r22, r22
     a7c:	71 f0       	breq	.+28     	; 0xa9a <__floatsisf+0x74>
     a7e:	96 e8       	ldi	r25, 0x86	; 134
     a80:	86 2f       	mov	r24, r22
     a82:	70 e0       	ldi	r23, 0x00	; 0
     a84:	60 e0       	ldi	r22, 0x00	; 0
     a86:	2a f0       	brmi	.+10     	; 0xa92 <__floatsisf+0x6c>
     a88:	9a 95       	dec	r25
     a8a:	66 0f       	add	r22, r22
     a8c:	77 1f       	adc	r23, r23
     a8e:	88 1f       	adc	r24, r24
     a90:	da f7       	brpl	.-10     	; 0xa88 <__floatsisf+0x62>
     a92:	88 0f       	add	r24, r24
     a94:	96 95       	lsr	r25
     a96:	87 95       	ror	r24
     a98:	97 f9       	bld	r25, 7
     a9a:	08 95       	ret

00000a9c <__fp_split3>:
     a9c:	57 fd       	sbrc	r21, 7
     a9e:	90 58       	subi	r25, 0x80	; 128
     aa0:	44 0f       	add	r20, r20
     aa2:	55 1f       	adc	r21, r21
     aa4:	59 f0       	breq	.+22     	; 0xabc <__fp_splitA+0x10>
     aa6:	5f 3f       	cpi	r21, 0xFF	; 255
     aa8:	71 f0       	breq	.+28     	; 0xac6 <__fp_splitA+0x1a>
     aaa:	47 95       	ror	r20

00000aac <__fp_splitA>:
     aac:	88 0f       	add	r24, r24
     aae:	97 fb       	bst	r25, 7
     ab0:	99 1f       	adc	r25, r25
     ab2:	61 f0       	breq	.+24     	; 0xacc <__fp_splitA+0x20>
     ab4:	9f 3f       	cpi	r25, 0xFF	; 255
     ab6:	79 f0       	breq	.+30     	; 0xad6 <__fp_splitA+0x2a>
     ab8:	87 95       	ror	r24
     aba:	08 95       	ret
     abc:	12 16       	cp	r1, r18
     abe:	13 06       	cpc	r1, r19
     ac0:	14 06       	cpc	r1, r20
     ac2:	55 1f       	adc	r21, r21
     ac4:	f2 cf       	rjmp	.-28     	; 0xaaa <__fp_split3+0xe>
     ac6:	46 95       	lsr	r20
     ac8:	f1 df       	rcall	.-30     	; 0xaac <__fp_splitA>
     aca:	08 c0       	rjmp	.+16     	; 0xadc <__fp_splitA+0x30>
     acc:	16 16       	cp	r1, r22
     ace:	17 06       	cpc	r1, r23
     ad0:	18 06       	cpc	r1, r24
     ad2:	99 1f       	adc	r25, r25
     ad4:	f1 cf       	rjmp	.-30     	; 0xab8 <__fp_splitA+0xc>
     ad6:	86 95       	lsr	r24
     ad8:	71 05       	cpc	r23, r1
     ada:	61 05       	cpc	r22, r1
     adc:	08 94       	sec
     ade:	08 95       	ret

00000ae0 <__fp_zero>:
     ae0:	e8 94       	clt

00000ae2 <__fp_szero>:
     ae2:	bb 27       	eor	r27, r27
     ae4:	66 27       	eor	r22, r22
     ae6:	77 27       	eor	r23, r23
     ae8:	cb 01       	movw	r24, r22
     aea:	97 f9       	bld	r25, 7
     aec:	08 95       	ret

00000aee <__mulsf3>:
     aee:	0b d0       	rcall	.+22     	; 0xb06 <__mulsf3x>
     af0:	78 c0       	rjmp	.+240    	; 0xbe2 <__fp_round>
     af2:	69 d0       	rcall	.+210    	; 0xbc6 <__fp_pscA>
     af4:	28 f0       	brcs	.+10     	; 0xb00 <__mulsf3+0x12>
     af6:	6e d0       	rcall	.+220    	; 0xbd4 <__fp_pscB>
     af8:	18 f0       	brcs	.+6      	; 0xb00 <__mulsf3+0x12>
     afa:	95 23       	and	r25, r21
     afc:	09 f0       	breq	.+2      	; 0xb00 <__mulsf3+0x12>
     afe:	5a c0       	rjmp	.+180    	; 0xbb4 <__fp_inf>
     b00:	5f c0       	rjmp	.+190    	; 0xbc0 <__fp_nan>
     b02:	11 24       	eor	r1, r1
     b04:	ee cf       	rjmp	.-36     	; 0xae2 <__fp_szero>

00000b06 <__mulsf3x>:
     b06:	ca df       	rcall	.-108    	; 0xa9c <__fp_split3>
     b08:	a0 f3       	brcs	.-24     	; 0xaf2 <__mulsf3+0x4>

00000b0a <__mulsf3_pse>:
     b0a:	95 9f       	mul	r25, r21
     b0c:	d1 f3       	breq	.-12     	; 0xb02 <__mulsf3+0x14>
     b0e:	95 0f       	add	r25, r21
     b10:	50 e0       	ldi	r21, 0x00	; 0
     b12:	55 1f       	adc	r21, r21
     b14:	62 9f       	mul	r22, r18
     b16:	f0 01       	movw	r30, r0
     b18:	72 9f       	mul	r23, r18
     b1a:	bb 27       	eor	r27, r27
     b1c:	f0 0d       	add	r31, r0
     b1e:	b1 1d       	adc	r27, r1
     b20:	63 9f       	mul	r22, r19
     b22:	aa 27       	eor	r26, r26
     b24:	f0 0d       	add	r31, r0
     b26:	b1 1d       	adc	r27, r1
     b28:	aa 1f       	adc	r26, r26
     b2a:	64 9f       	mul	r22, r20
     b2c:	66 27       	eor	r22, r22
     b2e:	b0 0d       	add	r27, r0
     b30:	a1 1d       	adc	r26, r1
     b32:	66 1f       	adc	r22, r22
     b34:	82 9f       	mul	r24, r18
     b36:	22 27       	eor	r18, r18
     b38:	b0 0d       	add	r27, r0
     b3a:	a1 1d       	adc	r26, r1
     b3c:	62 1f       	adc	r22, r18
     b3e:	73 9f       	mul	r23, r19
     b40:	b0 0d       	add	r27, r0
     b42:	a1 1d       	adc	r26, r1
     b44:	62 1f       	adc	r22, r18
     b46:	83 9f       	mul	r24, r19
     b48:	a0 0d       	add	r26, r0
     b4a:	61 1d       	adc	r22, r1
     b4c:	22 1f       	adc	r18, r18
     b4e:	74 9f       	mul	r23, r20
     b50:	33 27       	eor	r19, r19
     b52:	a0 0d       	add	r26, r0
     b54:	61 1d       	adc	r22, r1
     b56:	23 1f       	adc	r18, r19
     b58:	84 9f       	mul	r24, r20
     b5a:	60 0d       	add	r22, r0
     b5c:	21 1d       	adc	r18, r1
     b5e:	82 2f       	mov	r24, r18
     b60:	76 2f       	mov	r23, r22
     b62:	6a 2f       	mov	r22, r26
     b64:	11 24       	eor	r1, r1
     b66:	9f 57       	subi	r25, 0x7F	; 127
     b68:	50 40       	sbci	r21, 0x00	; 0
     b6a:	8a f0       	brmi	.+34     	; 0xb8e <__mulsf3_pse+0x84>
     b6c:	e1 f0       	breq	.+56     	; 0xba6 <__mulsf3_pse+0x9c>
     b6e:	88 23       	and	r24, r24
     b70:	4a f0       	brmi	.+18     	; 0xb84 <__mulsf3_pse+0x7a>
     b72:	ee 0f       	add	r30, r30
     b74:	ff 1f       	adc	r31, r31
     b76:	bb 1f       	adc	r27, r27
     b78:	66 1f       	adc	r22, r22
     b7a:	77 1f       	adc	r23, r23
     b7c:	88 1f       	adc	r24, r24
     b7e:	91 50       	subi	r25, 0x01	; 1
     b80:	50 40       	sbci	r21, 0x00	; 0
     b82:	a9 f7       	brne	.-22     	; 0xb6e <__mulsf3_pse+0x64>
     b84:	9e 3f       	cpi	r25, 0xFE	; 254
     b86:	51 05       	cpc	r21, r1
     b88:	70 f0       	brcs	.+28     	; 0xba6 <__mulsf3_pse+0x9c>
     b8a:	14 c0       	rjmp	.+40     	; 0xbb4 <__fp_inf>
     b8c:	aa cf       	rjmp	.-172    	; 0xae2 <__fp_szero>
     b8e:	5f 3f       	cpi	r21, 0xFF	; 255
     b90:	ec f3       	brlt	.-6      	; 0xb8c <__mulsf3_pse+0x82>
     b92:	98 3e       	cpi	r25, 0xE8	; 232
     b94:	dc f3       	brlt	.-10     	; 0xb8c <__mulsf3_pse+0x82>
     b96:	86 95       	lsr	r24
     b98:	77 95       	ror	r23
     b9a:	67 95       	ror	r22
     b9c:	b7 95       	ror	r27
     b9e:	f7 95       	ror	r31
     ba0:	e7 95       	ror	r30
     ba2:	9f 5f       	subi	r25, 0xFF	; 255
     ba4:	c1 f7       	brne	.-16     	; 0xb96 <__mulsf3_pse+0x8c>
     ba6:	fe 2b       	or	r31, r30
     ba8:	88 0f       	add	r24, r24
     baa:	91 1d       	adc	r25, r1
     bac:	96 95       	lsr	r25
     bae:	87 95       	ror	r24
     bb0:	97 f9       	bld	r25, 7
     bb2:	08 95       	ret

00000bb4 <__fp_inf>:
     bb4:	97 f9       	bld	r25, 7
     bb6:	9f 67       	ori	r25, 0x7F	; 127
     bb8:	80 e8       	ldi	r24, 0x80	; 128
     bba:	70 e0       	ldi	r23, 0x00	; 0
     bbc:	60 e0       	ldi	r22, 0x00	; 0
     bbe:	08 95       	ret

00000bc0 <__fp_nan>:
     bc0:	9f ef       	ldi	r25, 0xFF	; 255
     bc2:	80 ec       	ldi	r24, 0xC0	; 192
     bc4:	08 95       	ret

00000bc6 <__fp_pscA>:
     bc6:	00 24       	eor	r0, r0
     bc8:	0a 94       	dec	r0
     bca:	16 16       	cp	r1, r22
     bcc:	17 06       	cpc	r1, r23
     bce:	18 06       	cpc	r1, r24
     bd0:	09 06       	cpc	r0, r25
     bd2:	08 95       	ret

00000bd4 <__fp_pscB>:
     bd4:	00 24       	eor	r0, r0
     bd6:	0a 94       	dec	r0
     bd8:	12 16       	cp	r1, r18
     bda:	13 06       	cpc	r1, r19
     bdc:	14 06       	cpc	r1, r20
     bde:	05 06       	cpc	r0, r21
     be0:	08 95       	ret

00000be2 <__fp_round>:
     be2:	09 2e       	mov	r0, r25
     be4:	03 94       	inc	r0
     be6:	00 0c       	add	r0, r0
     be8:	11 f4       	brne	.+4      	; 0xbee <__fp_round+0xc>
     bea:	88 23       	and	r24, r24
     bec:	52 f0       	brmi	.+20     	; 0xc02 <__fp_round+0x20>
     bee:	bb 0f       	add	r27, r27
     bf0:	40 f4       	brcc	.+16     	; 0xc02 <__fp_round+0x20>
     bf2:	bf 2b       	or	r27, r31
     bf4:	11 f4       	brne	.+4      	; 0xbfa <__fp_round+0x18>
     bf6:	60 ff       	sbrs	r22, 0
     bf8:	04 c0       	rjmp	.+8      	; 0xc02 <__fp_round+0x20>
     bfa:	6f 5f       	subi	r22, 0xFF	; 255
     bfc:	7f 4f       	sbci	r23, 0xFF	; 255
     bfe:	8f 4f       	sbci	r24, 0xFF	; 255
     c00:	9f 4f       	sbci	r25, 0xFF	; 255
     c02:	08 95       	ret

00000c04 <__udivmodhi4>:
     c04:	aa 1b       	sub	r26, r26
     c06:	bb 1b       	sub	r27, r27
     c08:	51 e1       	ldi	r21, 0x11	; 17
     c0a:	07 c0       	rjmp	.+14     	; 0xc1a <__udivmodhi4_ep>

00000c0c <__udivmodhi4_loop>:
     c0c:	aa 1f       	adc	r26, r26
     c0e:	bb 1f       	adc	r27, r27
     c10:	a6 17       	cp	r26, r22
     c12:	b7 07       	cpc	r27, r23
     c14:	10 f0       	brcs	.+4      	; 0xc1a <__udivmodhi4_ep>
     c16:	a6 1b       	sub	r26, r22
     c18:	b7 0b       	sbc	r27, r23

00000c1a <__udivmodhi4_ep>:
     c1a:	88 1f       	adc	r24, r24
     c1c:	99 1f       	adc	r25, r25
     c1e:	5a 95       	dec	r21
     c20:	a9 f7       	brne	.-22     	; 0xc0c <__udivmodhi4_loop>
     c22:	80 95       	com	r24
     c24:	90 95       	com	r25
     c26:	bc 01       	movw	r22, r24
     c28:	cd 01       	movw	r24, r26
     c2a:	08 95       	ret

00000c2c <__divmodhi4>:
     c2c:	97 fb       	bst	r25, 7
     c2e:	09 2e       	mov	r0, r25
     c30:	07 26       	eor	r0, r23
     c32:	0a d0       	rcall	.+20     	; 0xc48 <__divmodhi4_neg1>
     c34:	77 fd       	sbrc	r23, 7
     c36:	04 d0       	rcall	.+8      	; 0xc40 <__divmodhi4_neg2>
     c38:	e5 df       	rcall	.-54     	; 0xc04 <__udivmodhi4>
     c3a:	06 d0       	rcall	.+12     	; 0xc48 <__divmodhi4_neg1>
     c3c:	00 20       	and	r0, r0
     c3e:	1a f4       	brpl	.+6      	; 0xc46 <__divmodhi4_exit>

00000c40 <__divmodhi4_neg2>:
     c40:	70 95       	com	r23
     c42:	61 95       	neg	r22
     c44:	7f 4f       	sbci	r23, 0xFF	; 255

00000c46 <__divmodhi4_exit>:
     c46:	08 95       	ret

00000c48 <__divmodhi4_neg1>:
     c48:	f6 f7       	brtc	.-4      	; 0xc46 <__divmodhi4_exit>
     c4a:	90 95       	com	r25
     c4c:	81 95       	neg	r24
     c4e:	9f 4f       	sbci	r25, 0xFF	; 255
     c50:	08 95       	ret

00000c52 <__divmodsi4>:
     c52:	97 fb       	bst	r25, 7
     c54:	09 2e       	mov	r0, r25
     c56:	05 26       	eor	r0, r21
     c58:	0e d0       	rcall	.+28     	; 0xc76 <__divmodsi4_neg1>
     c5a:	57 fd       	sbrc	r21, 7
     c5c:	04 d0       	rcall	.+8      	; 0xc66 <__divmodsi4_neg2>
     c5e:	14 d0       	rcall	.+40     	; 0xc88 <__udivmodsi4>
     c60:	0a d0       	rcall	.+20     	; 0xc76 <__divmodsi4_neg1>
     c62:	00 1c       	adc	r0, r0
     c64:	38 f4       	brcc	.+14     	; 0xc74 <__divmodsi4_exit>

00000c66 <__divmodsi4_neg2>:
     c66:	50 95       	com	r21
     c68:	40 95       	com	r20
     c6a:	30 95       	com	r19
     c6c:	21 95       	neg	r18
     c6e:	3f 4f       	sbci	r19, 0xFF	; 255
     c70:	4f 4f       	sbci	r20, 0xFF	; 255
     c72:	5f 4f       	sbci	r21, 0xFF	; 255

00000c74 <__divmodsi4_exit>:
     c74:	08 95       	ret

00000c76 <__divmodsi4_neg1>:
     c76:	f6 f7       	brtc	.-4      	; 0xc74 <__divmodsi4_exit>
     c78:	90 95       	com	r25
     c7a:	80 95       	com	r24
     c7c:	70 95       	com	r23
     c7e:	61 95       	neg	r22
     c80:	7f 4f       	sbci	r23, 0xFF	; 255
     c82:	8f 4f       	sbci	r24, 0xFF	; 255
     c84:	9f 4f       	sbci	r25, 0xFF	; 255
     c86:	08 95       	ret

00000c88 <__udivmodsi4>:
     c88:	a1 e2       	ldi	r26, 0x21	; 33
     c8a:	1a 2e       	mov	r1, r26
     c8c:	aa 1b       	sub	r26, r26
     c8e:	bb 1b       	sub	r27, r27
     c90:	fd 01       	movw	r30, r26
     c92:	0d c0       	rjmp	.+26     	; 0xcae <__udivmodsi4_ep>

00000c94 <__udivmodsi4_loop>:
     c94:	aa 1f       	adc	r26, r26
     c96:	bb 1f       	adc	r27, r27
     c98:	ee 1f       	adc	r30, r30
     c9a:	ff 1f       	adc	r31, r31
     c9c:	a2 17       	cp	r26, r18
     c9e:	b3 07       	cpc	r27, r19
     ca0:	e4 07       	cpc	r30, r20
     ca2:	f5 07       	cpc	r31, r21
     ca4:	20 f0       	brcs	.+8      	; 0xcae <__udivmodsi4_ep>
     ca6:	a2 1b       	sub	r26, r18
     ca8:	b3 0b       	sbc	r27, r19
     caa:	e4 0b       	sbc	r30, r20
     cac:	f5 0b       	sbc	r31, r21

00000cae <__udivmodsi4_ep>:
     cae:	66 1f       	adc	r22, r22
     cb0:	77 1f       	adc	r23, r23
     cb2:	88 1f       	adc	r24, r24
     cb4:	99 1f       	adc	r25, r25
     cb6:	1a 94       	dec	r1
     cb8:	69 f7       	brne	.-38     	; 0xc94 <__udivmodsi4_loop>
     cba:	60 95       	com	r22
     cbc:	70 95       	com	r23
     cbe:	80 95       	com	r24
     cc0:	90 95       	com	r25
     cc2:	9b 01       	movw	r18, r22
     cc4:	ac 01       	movw	r20, r24
     cc6:	bd 01       	movw	r22, r26
     cc8:	cf 01       	movw	r24, r30
     cca:	08 95       	ret

00000ccc <sprintf>:
     ccc:	ae e0       	ldi	r26, 0x0E	; 14
     cce:	b0 e0       	ldi	r27, 0x00	; 0
     cd0:	ec e6       	ldi	r30, 0x6C	; 108
     cd2:	f6 e0       	ldi	r31, 0x06	; 6
     cd4:	0c 94 14 09 	jmp	0x1228	; 0x1228 <__prologue_saves__+0x1c>
     cd8:	0d 89       	ldd	r16, Y+21	; 0x15
     cda:	1e 89       	ldd	r17, Y+22	; 0x16
     cdc:	86 e0       	ldi	r24, 0x06	; 6
     cde:	8c 83       	std	Y+4, r24	; 0x04
     ce0:	1a 83       	std	Y+2, r17	; 0x02
     ce2:	09 83       	std	Y+1, r16	; 0x01
     ce4:	8f ef       	ldi	r24, 0xFF	; 255
     ce6:	9f e7       	ldi	r25, 0x7F	; 127
     ce8:	9e 83       	std	Y+6, r25	; 0x06
     cea:	8d 83       	std	Y+5, r24	; 0x05
     cec:	ae 01       	movw	r20, r28
     cee:	47 5e       	subi	r20, 0xE7	; 231
     cf0:	5f 4f       	sbci	r21, 0xFF	; 255
     cf2:	ce 01       	movw	r24, r28
     cf4:	01 96       	adiw	r24, 0x01	; 1
     cf6:	6f 89       	ldd	r22, Y+23	; 0x17
     cf8:	78 8d       	ldd	r23, Y+24	; 0x18
     cfa:	0e 94 88 06 	call	0xd10	; 0xd10 <vfprintf>
     cfe:	ef 81       	ldd	r30, Y+7	; 0x07
     d00:	f8 85       	ldd	r31, Y+8	; 0x08
     d02:	e0 0f       	add	r30, r16
     d04:	f1 1f       	adc	r31, r17
     d06:	10 82       	st	Z, r1
     d08:	2e 96       	adiw	r28, 0x0e	; 14
     d0a:	e4 e0       	ldi	r30, 0x04	; 4
     d0c:	0c 94 30 09 	jmp	0x1260	; 0x1260 <__epilogue_restores__+0x1c>

00000d10 <vfprintf>:
     d10:	ad e0       	ldi	r26, 0x0D	; 13
     d12:	b0 e0       	ldi	r27, 0x00	; 0
     d14:	ee e8       	ldi	r30, 0x8E	; 142
     d16:	f6 e0       	ldi	r31, 0x06	; 6
     d18:	0c 94 06 09 	jmp	0x120c	; 0x120c <__prologue_saves__>
     d1c:	3c 01       	movw	r6, r24
     d1e:	7d 87       	std	Y+13, r23	; 0x0d
     d20:	6c 87       	std	Y+12, r22	; 0x0c
     d22:	5a 01       	movw	r10, r20
     d24:	fc 01       	movw	r30, r24
     d26:	17 82       	std	Z+7, r1	; 0x07
     d28:	16 82       	std	Z+6, r1	; 0x06
     d2a:	83 81       	ldd	r24, Z+3	; 0x03
     d2c:	81 ff       	sbrs	r24, 1
     d2e:	c8 c1       	rjmp	.+912    	; 0x10c0 <vfprintf+0x3b0>
     d30:	2e 01       	movw	r4, r28
     d32:	08 94       	sec
     d34:	41 1c       	adc	r4, r1
     d36:	51 1c       	adc	r5, r1
     d38:	f3 01       	movw	r30, r6
     d3a:	93 81       	ldd	r25, Z+3	; 0x03
     d3c:	ec 85       	ldd	r30, Y+12	; 0x0c
     d3e:	fd 85       	ldd	r31, Y+13	; 0x0d
     d40:	93 fd       	sbrc	r25, 3
     d42:	85 91       	lpm	r24, Z+
     d44:	93 ff       	sbrs	r25, 3
     d46:	81 91       	ld	r24, Z+
     d48:	fd 87       	std	Y+13, r31	; 0x0d
     d4a:	ec 87       	std	Y+12, r30	; 0x0c
     d4c:	88 23       	and	r24, r24
     d4e:	09 f4       	brne	.+2      	; 0xd52 <vfprintf+0x42>
     d50:	b3 c1       	rjmp	.+870    	; 0x10b8 <vfprintf+0x3a8>
     d52:	85 32       	cpi	r24, 0x25	; 37
     d54:	41 f4       	brne	.+16     	; 0xd66 <vfprintf+0x56>
     d56:	93 fd       	sbrc	r25, 3
     d58:	85 91       	lpm	r24, Z+
     d5a:	93 ff       	sbrs	r25, 3
     d5c:	81 91       	ld	r24, Z+
     d5e:	fd 87       	std	Y+13, r31	; 0x0d
     d60:	ec 87       	std	Y+12, r30	; 0x0c
     d62:	85 32       	cpi	r24, 0x25	; 37
     d64:	29 f4       	brne	.+10     	; 0xd70 <vfprintf+0x60>
     d66:	90 e0       	ldi	r25, 0x00	; 0
     d68:	b3 01       	movw	r22, r6
     d6a:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <fputc>
     d6e:	e4 cf       	rjmp	.-56     	; 0xd38 <vfprintf+0x28>
     d70:	ff 24       	eor	r15, r15
     d72:	ee 24       	eor	r14, r14
     d74:	10 e0       	ldi	r17, 0x00	; 0
     d76:	10 32       	cpi	r17, 0x20	; 32
     d78:	b0 f4       	brcc	.+44     	; 0xda6 <vfprintf+0x96>
     d7a:	8b 32       	cpi	r24, 0x2B	; 43
     d7c:	69 f0       	breq	.+26     	; 0xd98 <vfprintf+0x88>
     d7e:	8c 32       	cpi	r24, 0x2C	; 44
     d80:	28 f4       	brcc	.+10     	; 0xd8c <vfprintf+0x7c>
     d82:	80 32       	cpi	r24, 0x20	; 32
     d84:	51 f0       	breq	.+20     	; 0xd9a <vfprintf+0x8a>
     d86:	83 32       	cpi	r24, 0x23	; 35
     d88:	71 f4       	brne	.+28     	; 0xda6 <vfprintf+0x96>
     d8a:	0b c0       	rjmp	.+22     	; 0xda2 <vfprintf+0x92>
     d8c:	8d 32       	cpi	r24, 0x2D	; 45
     d8e:	39 f0       	breq	.+14     	; 0xd9e <vfprintf+0x8e>
     d90:	80 33       	cpi	r24, 0x30	; 48
     d92:	49 f4       	brne	.+18     	; 0xda6 <vfprintf+0x96>
     d94:	11 60       	ori	r17, 0x01	; 1
     d96:	2c c0       	rjmp	.+88     	; 0xdf0 <vfprintf+0xe0>
     d98:	12 60       	ori	r17, 0x02	; 2
     d9a:	14 60       	ori	r17, 0x04	; 4
     d9c:	29 c0       	rjmp	.+82     	; 0xdf0 <vfprintf+0xe0>
     d9e:	18 60       	ori	r17, 0x08	; 8
     da0:	27 c0       	rjmp	.+78     	; 0xdf0 <vfprintf+0xe0>
     da2:	10 61       	ori	r17, 0x10	; 16
     da4:	25 c0       	rjmp	.+74     	; 0xdf0 <vfprintf+0xe0>
     da6:	17 fd       	sbrc	r17, 7
     da8:	2e c0       	rjmp	.+92     	; 0xe06 <vfprintf+0xf6>
     daa:	28 2f       	mov	r18, r24
     dac:	20 53       	subi	r18, 0x30	; 48
     dae:	2a 30       	cpi	r18, 0x0A	; 10
     db0:	98 f4       	brcc	.+38     	; 0xdd8 <vfprintf+0xc8>
     db2:	16 ff       	sbrs	r17, 6
     db4:	08 c0       	rjmp	.+16     	; 0xdc6 <vfprintf+0xb6>
     db6:	8f 2d       	mov	r24, r15
     db8:	88 0f       	add	r24, r24
     dba:	f8 2e       	mov	r15, r24
     dbc:	ff 0c       	add	r15, r15
     dbe:	ff 0c       	add	r15, r15
     dc0:	f8 0e       	add	r15, r24
     dc2:	f2 0e       	add	r15, r18
     dc4:	15 c0       	rjmp	.+42     	; 0xdf0 <vfprintf+0xe0>
     dc6:	8e 2d       	mov	r24, r14
     dc8:	88 0f       	add	r24, r24
     dca:	e8 2e       	mov	r14, r24
     dcc:	ee 0c       	add	r14, r14
     dce:	ee 0c       	add	r14, r14
     dd0:	e8 0e       	add	r14, r24
     dd2:	e2 0e       	add	r14, r18
     dd4:	10 62       	ori	r17, 0x20	; 32
     dd6:	0c c0       	rjmp	.+24     	; 0xdf0 <vfprintf+0xe0>
     dd8:	8e 32       	cpi	r24, 0x2E	; 46
     dda:	21 f4       	brne	.+8      	; 0xde4 <vfprintf+0xd4>
     ddc:	16 fd       	sbrc	r17, 6
     dde:	6c c1       	rjmp	.+728    	; 0x10b8 <vfprintf+0x3a8>
     de0:	10 64       	ori	r17, 0x40	; 64
     de2:	06 c0       	rjmp	.+12     	; 0xdf0 <vfprintf+0xe0>
     de4:	8c 36       	cpi	r24, 0x6C	; 108
     de6:	11 f4       	brne	.+4      	; 0xdec <vfprintf+0xdc>
     de8:	10 68       	ori	r17, 0x80	; 128
     dea:	02 c0       	rjmp	.+4      	; 0xdf0 <vfprintf+0xe0>
     dec:	88 36       	cpi	r24, 0x68	; 104
     dee:	59 f4       	brne	.+22     	; 0xe06 <vfprintf+0xf6>
     df0:	ec 85       	ldd	r30, Y+12	; 0x0c
     df2:	fd 85       	ldd	r31, Y+13	; 0x0d
     df4:	93 fd       	sbrc	r25, 3
     df6:	85 91       	lpm	r24, Z+
     df8:	93 ff       	sbrs	r25, 3
     dfa:	81 91       	ld	r24, Z+
     dfc:	fd 87       	std	Y+13, r31	; 0x0d
     dfe:	ec 87       	std	Y+12, r30	; 0x0c
     e00:	88 23       	and	r24, r24
     e02:	09 f0       	breq	.+2      	; 0xe06 <vfprintf+0xf6>
     e04:	b8 cf       	rjmp	.-144    	; 0xd76 <vfprintf+0x66>
     e06:	98 2f       	mov	r25, r24
     e08:	95 54       	subi	r25, 0x45	; 69
     e0a:	93 30       	cpi	r25, 0x03	; 3
     e0c:	18 f0       	brcs	.+6      	; 0xe14 <vfprintf+0x104>
     e0e:	90 52       	subi	r25, 0x20	; 32
     e10:	93 30       	cpi	r25, 0x03	; 3
     e12:	38 f4       	brcc	.+14     	; 0xe22 <vfprintf+0x112>
     e14:	24 e0       	ldi	r18, 0x04	; 4
     e16:	30 e0       	ldi	r19, 0x00	; 0
     e18:	a2 0e       	add	r10, r18
     e1a:	b3 1e       	adc	r11, r19
     e1c:	3f e3       	ldi	r19, 0x3F	; 63
     e1e:	39 83       	std	Y+1, r19	; 0x01
     e20:	0f c0       	rjmp	.+30     	; 0xe40 <vfprintf+0x130>
     e22:	83 36       	cpi	r24, 0x63	; 99
     e24:	31 f0       	breq	.+12     	; 0xe32 <vfprintf+0x122>
     e26:	83 37       	cpi	r24, 0x73	; 115
     e28:	81 f0       	breq	.+32     	; 0xe4a <vfprintf+0x13a>
     e2a:	83 35       	cpi	r24, 0x53	; 83
     e2c:	09 f0       	breq	.+2      	; 0xe30 <vfprintf+0x120>
     e2e:	5a c0       	rjmp	.+180    	; 0xee4 <vfprintf+0x1d4>
     e30:	22 c0       	rjmp	.+68     	; 0xe76 <vfprintf+0x166>
     e32:	f5 01       	movw	r30, r10
     e34:	80 81       	ld	r24, Z
     e36:	89 83       	std	Y+1, r24	; 0x01
     e38:	22 e0       	ldi	r18, 0x02	; 2
     e3a:	30 e0       	ldi	r19, 0x00	; 0
     e3c:	a2 0e       	add	r10, r18
     e3e:	b3 1e       	adc	r11, r19
     e40:	21 e0       	ldi	r18, 0x01	; 1
     e42:	c2 2e       	mov	r12, r18
     e44:	d1 2c       	mov	r13, r1
     e46:	42 01       	movw	r8, r4
     e48:	14 c0       	rjmp	.+40     	; 0xe72 <vfprintf+0x162>
     e4a:	92 e0       	ldi	r25, 0x02	; 2
     e4c:	29 2e       	mov	r2, r25
     e4e:	31 2c       	mov	r3, r1
     e50:	2a 0c       	add	r2, r10
     e52:	3b 1c       	adc	r3, r11
     e54:	f5 01       	movw	r30, r10
     e56:	80 80       	ld	r8, Z
     e58:	91 80       	ldd	r9, Z+1	; 0x01
     e5a:	16 ff       	sbrs	r17, 6
     e5c:	03 c0       	rjmp	.+6      	; 0xe64 <vfprintf+0x154>
     e5e:	6f 2d       	mov	r22, r15
     e60:	70 e0       	ldi	r23, 0x00	; 0
     e62:	02 c0       	rjmp	.+4      	; 0xe68 <vfprintf+0x158>
     e64:	6f ef       	ldi	r22, 0xFF	; 255
     e66:	7f ef       	ldi	r23, 0xFF	; 255
     e68:	c4 01       	movw	r24, r8
     e6a:	0e 94 71 08 	call	0x10e2	; 0x10e2 <strnlen>
     e6e:	6c 01       	movw	r12, r24
     e70:	51 01       	movw	r10, r2
     e72:	1f 77       	andi	r17, 0x7F	; 127
     e74:	15 c0       	rjmp	.+42     	; 0xea0 <vfprintf+0x190>
     e76:	82 e0       	ldi	r24, 0x02	; 2
     e78:	28 2e       	mov	r2, r24
     e7a:	31 2c       	mov	r3, r1
     e7c:	2a 0c       	add	r2, r10
     e7e:	3b 1c       	adc	r3, r11
     e80:	f5 01       	movw	r30, r10
     e82:	80 80       	ld	r8, Z
     e84:	91 80       	ldd	r9, Z+1	; 0x01
     e86:	16 ff       	sbrs	r17, 6
     e88:	03 c0       	rjmp	.+6      	; 0xe90 <vfprintf+0x180>
     e8a:	6f 2d       	mov	r22, r15
     e8c:	70 e0       	ldi	r23, 0x00	; 0
     e8e:	02 c0       	rjmp	.+4      	; 0xe94 <vfprintf+0x184>
     e90:	6f ef       	ldi	r22, 0xFF	; 255
     e92:	7f ef       	ldi	r23, 0xFF	; 255
     e94:	c4 01       	movw	r24, r8
     e96:	0e 94 66 08 	call	0x10cc	; 0x10cc <strnlen_P>
     e9a:	6c 01       	movw	r12, r24
     e9c:	10 68       	ori	r17, 0x80	; 128
     e9e:	51 01       	movw	r10, r2
     ea0:	13 fd       	sbrc	r17, 3
     ea2:	1c c0       	rjmp	.+56     	; 0xedc <vfprintf+0x1cc>
     ea4:	06 c0       	rjmp	.+12     	; 0xeb2 <vfprintf+0x1a2>
     ea6:	80 e2       	ldi	r24, 0x20	; 32
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	b3 01       	movw	r22, r6
     eac:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <fputc>
     eb0:	ea 94       	dec	r14
     eb2:	8e 2d       	mov	r24, r14
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	c8 16       	cp	r12, r24
     eb8:	d9 06       	cpc	r13, r25
     eba:	a8 f3       	brcs	.-22     	; 0xea6 <vfprintf+0x196>
     ebc:	0f c0       	rjmp	.+30     	; 0xedc <vfprintf+0x1cc>
     ebe:	f4 01       	movw	r30, r8
     ec0:	17 fd       	sbrc	r17, 7
     ec2:	85 91       	lpm	r24, Z+
     ec4:	17 ff       	sbrs	r17, 7
     ec6:	81 91       	ld	r24, Z+
     ec8:	4f 01       	movw	r8, r30
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	b3 01       	movw	r22, r6
     ece:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <fputc>
     ed2:	e1 10       	cpse	r14, r1
     ed4:	ea 94       	dec	r14
     ed6:	08 94       	sec
     ed8:	c1 08       	sbc	r12, r1
     eda:	d1 08       	sbc	r13, r1
     edc:	c1 14       	cp	r12, r1
     ede:	d1 04       	cpc	r13, r1
     ee0:	71 f7       	brne	.-36     	; 0xebe <vfprintf+0x1ae>
     ee2:	e7 c0       	rjmp	.+462    	; 0x10b2 <vfprintf+0x3a2>
     ee4:	84 36       	cpi	r24, 0x64	; 100
     ee6:	11 f0       	breq	.+4      	; 0xeec <vfprintf+0x1dc>
     ee8:	89 36       	cpi	r24, 0x69	; 105
     eea:	51 f5       	brne	.+84     	; 0xf40 <vfprintf+0x230>
     eec:	f5 01       	movw	r30, r10
     eee:	17 ff       	sbrs	r17, 7
     ef0:	07 c0       	rjmp	.+14     	; 0xf00 <vfprintf+0x1f0>
     ef2:	80 81       	ld	r24, Z
     ef4:	91 81       	ldd	r25, Z+1	; 0x01
     ef6:	a2 81       	ldd	r26, Z+2	; 0x02
     ef8:	b3 81       	ldd	r27, Z+3	; 0x03
     efa:	24 e0       	ldi	r18, 0x04	; 4
     efc:	30 e0       	ldi	r19, 0x00	; 0
     efe:	08 c0       	rjmp	.+16     	; 0xf10 <vfprintf+0x200>
     f00:	80 81       	ld	r24, Z
     f02:	91 81       	ldd	r25, Z+1	; 0x01
     f04:	aa 27       	eor	r26, r26
     f06:	97 fd       	sbrc	r25, 7
     f08:	a0 95       	com	r26
     f0a:	ba 2f       	mov	r27, r26
     f0c:	22 e0       	ldi	r18, 0x02	; 2
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	a2 0e       	add	r10, r18
     f12:	b3 1e       	adc	r11, r19
     f14:	01 2f       	mov	r16, r17
     f16:	0f 76       	andi	r16, 0x6F	; 111
     f18:	b7 ff       	sbrs	r27, 7
     f1a:	08 c0       	rjmp	.+16     	; 0xf2c <vfprintf+0x21c>
     f1c:	b0 95       	com	r27
     f1e:	a0 95       	com	r26
     f20:	90 95       	com	r25
     f22:	81 95       	neg	r24
     f24:	9f 4f       	sbci	r25, 0xFF	; 255
     f26:	af 4f       	sbci	r26, 0xFF	; 255
     f28:	bf 4f       	sbci	r27, 0xFF	; 255
     f2a:	00 68       	ori	r16, 0x80	; 128
     f2c:	bc 01       	movw	r22, r24
     f2e:	cd 01       	movw	r24, r26
     f30:	a2 01       	movw	r20, r4
     f32:	2a e0       	ldi	r18, 0x0A	; 10
     f34:	30 e0       	ldi	r19, 0x00	; 0
     f36:	0e 94 a8 08 	call	0x1150	; 0x1150 <__ultoa_invert>
     f3a:	d8 2e       	mov	r13, r24
     f3c:	d4 18       	sub	r13, r4
     f3e:	3f c0       	rjmp	.+126    	; 0xfbe <vfprintf+0x2ae>
     f40:	85 37       	cpi	r24, 0x75	; 117
     f42:	21 f4       	brne	.+8      	; 0xf4c <vfprintf+0x23c>
     f44:	1f 7e       	andi	r17, 0xEF	; 239
     f46:	2a e0       	ldi	r18, 0x0A	; 10
     f48:	30 e0       	ldi	r19, 0x00	; 0
     f4a:	20 c0       	rjmp	.+64     	; 0xf8c <vfprintf+0x27c>
     f4c:	19 7f       	andi	r17, 0xF9	; 249
     f4e:	8f 36       	cpi	r24, 0x6F	; 111
     f50:	a9 f0       	breq	.+42     	; 0xf7c <vfprintf+0x26c>
     f52:	80 37       	cpi	r24, 0x70	; 112
     f54:	20 f4       	brcc	.+8      	; 0xf5e <vfprintf+0x24e>
     f56:	88 35       	cpi	r24, 0x58	; 88
     f58:	09 f0       	breq	.+2      	; 0xf5c <vfprintf+0x24c>
     f5a:	ae c0       	rjmp	.+348    	; 0x10b8 <vfprintf+0x3a8>
     f5c:	0b c0       	rjmp	.+22     	; 0xf74 <vfprintf+0x264>
     f5e:	80 37       	cpi	r24, 0x70	; 112
     f60:	21 f0       	breq	.+8      	; 0xf6a <vfprintf+0x25a>
     f62:	88 37       	cpi	r24, 0x78	; 120
     f64:	09 f0       	breq	.+2      	; 0xf68 <vfprintf+0x258>
     f66:	a8 c0       	rjmp	.+336    	; 0x10b8 <vfprintf+0x3a8>
     f68:	01 c0       	rjmp	.+2      	; 0xf6c <vfprintf+0x25c>
     f6a:	10 61       	ori	r17, 0x10	; 16
     f6c:	14 ff       	sbrs	r17, 4
     f6e:	09 c0       	rjmp	.+18     	; 0xf82 <vfprintf+0x272>
     f70:	14 60       	ori	r17, 0x04	; 4
     f72:	07 c0       	rjmp	.+14     	; 0xf82 <vfprintf+0x272>
     f74:	14 ff       	sbrs	r17, 4
     f76:	08 c0       	rjmp	.+16     	; 0xf88 <vfprintf+0x278>
     f78:	16 60       	ori	r17, 0x06	; 6
     f7a:	06 c0       	rjmp	.+12     	; 0xf88 <vfprintf+0x278>
     f7c:	28 e0       	ldi	r18, 0x08	; 8
     f7e:	30 e0       	ldi	r19, 0x00	; 0
     f80:	05 c0       	rjmp	.+10     	; 0xf8c <vfprintf+0x27c>
     f82:	20 e1       	ldi	r18, 0x10	; 16
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	02 c0       	rjmp	.+4      	; 0xf8c <vfprintf+0x27c>
     f88:	20 e1       	ldi	r18, 0x10	; 16
     f8a:	32 e0       	ldi	r19, 0x02	; 2
     f8c:	f5 01       	movw	r30, r10
     f8e:	17 ff       	sbrs	r17, 7
     f90:	07 c0       	rjmp	.+14     	; 0xfa0 <vfprintf+0x290>
     f92:	60 81       	ld	r22, Z
     f94:	71 81       	ldd	r23, Z+1	; 0x01
     f96:	82 81       	ldd	r24, Z+2	; 0x02
     f98:	93 81       	ldd	r25, Z+3	; 0x03
     f9a:	44 e0       	ldi	r20, 0x04	; 4
     f9c:	50 e0       	ldi	r21, 0x00	; 0
     f9e:	06 c0       	rjmp	.+12     	; 0xfac <vfprintf+0x29c>
     fa0:	60 81       	ld	r22, Z
     fa2:	71 81       	ldd	r23, Z+1	; 0x01
     fa4:	80 e0       	ldi	r24, 0x00	; 0
     fa6:	90 e0       	ldi	r25, 0x00	; 0
     fa8:	42 e0       	ldi	r20, 0x02	; 2
     faa:	50 e0       	ldi	r21, 0x00	; 0
     fac:	a4 0e       	add	r10, r20
     fae:	b5 1e       	adc	r11, r21
     fb0:	a2 01       	movw	r20, r4
     fb2:	0e 94 a8 08 	call	0x1150	; 0x1150 <__ultoa_invert>
     fb6:	d8 2e       	mov	r13, r24
     fb8:	d4 18       	sub	r13, r4
     fba:	01 2f       	mov	r16, r17
     fbc:	0f 77       	andi	r16, 0x7F	; 127
     fbe:	06 ff       	sbrs	r16, 6
     fc0:	09 c0       	rjmp	.+18     	; 0xfd4 <vfprintf+0x2c4>
     fc2:	0e 7f       	andi	r16, 0xFE	; 254
     fc4:	df 14       	cp	r13, r15
     fc6:	30 f4       	brcc	.+12     	; 0xfd4 <vfprintf+0x2c4>
     fc8:	04 ff       	sbrs	r16, 4
     fca:	06 c0       	rjmp	.+12     	; 0xfd8 <vfprintf+0x2c8>
     fcc:	02 fd       	sbrc	r16, 2
     fce:	04 c0       	rjmp	.+8      	; 0xfd8 <vfprintf+0x2c8>
     fd0:	0f 7e       	andi	r16, 0xEF	; 239
     fd2:	02 c0       	rjmp	.+4      	; 0xfd8 <vfprintf+0x2c8>
     fd4:	1d 2d       	mov	r17, r13
     fd6:	01 c0       	rjmp	.+2      	; 0xfda <vfprintf+0x2ca>
     fd8:	1f 2d       	mov	r17, r15
     fda:	80 2f       	mov	r24, r16
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	04 ff       	sbrs	r16, 4
     fe0:	0c c0       	rjmp	.+24     	; 0xffa <vfprintf+0x2ea>
     fe2:	fe 01       	movw	r30, r28
     fe4:	ed 0d       	add	r30, r13
     fe6:	f1 1d       	adc	r31, r1
     fe8:	20 81       	ld	r18, Z
     fea:	20 33       	cpi	r18, 0x30	; 48
     fec:	11 f4       	brne	.+4      	; 0xff2 <vfprintf+0x2e2>
     fee:	09 7e       	andi	r16, 0xE9	; 233
     ff0:	09 c0       	rjmp	.+18     	; 0x1004 <vfprintf+0x2f4>
     ff2:	02 ff       	sbrs	r16, 2
     ff4:	06 c0       	rjmp	.+12     	; 0x1002 <vfprintf+0x2f2>
     ff6:	1e 5f       	subi	r17, 0xFE	; 254
     ff8:	05 c0       	rjmp	.+10     	; 0x1004 <vfprintf+0x2f4>
     ffa:	86 78       	andi	r24, 0x86	; 134
     ffc:	90 70       	andi	r25, 0x00	; 0
     ffe:	00 97       	sbiw	r24, 0x00	; 0
    1000:	09 f0       	breq	.+2      	; 0x1004 <vfprintf+0x2f4>
    1002:	1f 5f       	subi	r17, 0xFF	; 255
    1004:	80 2e       	mov	r8, r16
    1006:	99 24       	eor	r9, r9
    1008:	03 fd       	sbrc	r16, 3
    100a:	12 c0       	rjmp	.+36     	; 0x1030 <vfprintf+0x320>
    100c:	00 ff       	sbrs	r16, 0
    100e:	0d c0       	rjmp	.+26     	; 0x102a <vfprintf+0x31a>
    1010:	fd 2c       	mov	r15, r13
    1012:	1e 15       	cp	r17, r14
    1014:	50 f4       	brcc	.+20     	; 0x102a <vfprintf+0x31a>
    1016:	fe 0c       	add	r15, r14
    1018:	f1 1a       	sub	r15, r17
    101a:	1e 2d       	mov	r17, r14
    101c:	06 c0       	rjmp	.+12     	; 0x102a <vfprintf+0x31a>
    101e:	80 e2       	ldi	r24, 0x20	; 32
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	b3 01       	movw	r22, r6
    1024:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <fputc>
    1028:	1f 5f       	subi	r17, 0xFF	; 255
    102a:	1e 15       	cp	r17, r14
    102c:	c0 f3       	brcs	.-16     	; 0x101e <vfprintf+0x30e>
    102e:	04 c0       	rjmp	.+8      	; 0x1038 <vfprintf+0x328>
    1030:	1e 15       	cp	r17, r14
    1032:	10 f4       	brcc	.+4      	; 0x1038 <vfprintf+0x328>
    1034:	e1 1a       	sub	r14, r17
    1036:	01 c0       	rjmp	.+2      	; 0x103a <vfprintf+0x32a>
    1038:	ee 24       	eor	r14, r14
    103a:	84 fe       	sbrs	r8, 4
    103c:	0f c0       	rjmp	.+30     	; 0x105c <vfprintf+0x34c>
    103e:	80 e3       	ldi	r24, 0x30	; 48
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	b3 01       	movw	r22, r6
    1044:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <fputc>
    1048:	82 fe       	sbrs	r8, 2
    104a:	1f c0       	rjmp	.+62     	; 0x108a <vfprintf+0x37a>
    104c:	81 fe       	sbrs	r8, 1
    104e:	03 c0       	rjmp	.+6      	; 0x1056 <vfprintf+0x346>
    1050:	88 e5       	ldi	r24, 0x58	; 88
    1052:	90 e0       	ldi	r25, 0x00	; 0
    1054:	10 c0       	rjmp	.+32     	; 0x1076 <vfprintf+0x366>
    1056:	88 e7       	ldi	r24, 0x78	; 120
    1058:	90 e0       	ldi	r25, 0x00	; 0
    105a:	0d c0       	rjmp	.+26     	; 0x1076 <vfprintf+0x366>
    105c:	c4 01       	movw	r24, r8
    105e:	86 78       	andi	r24, 0x86	; 134
    1060:	90 70       	andi	r25, 0x00	; 0
    1062:	00 97       	sbiw	r24, 0x00	; 0
    1064:	91 f0       	breq	.+36     	; 0x108a <vfprintf+0x37a>
    1066:	81 fc       	sbrc	r8, 1
    1068:	02 c0       	rjmp	.+4      	; 0x106e <vfprintf+0x35e>
    106a:	80 e2       	ldi	r24, 0x20	; 32
    106c:	01 c0       	rjmp	.+2      	; 0x1070 <vfprintf+0x360>
    106e:	8b e2       	ldi	r24, 0x2B	; 43
    1070:	07 fd       	sbrc	r16, 7
    1072:	8d e2       	ldi	r24, 0x2D	; 45
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	b3 01       	movw	r22, r6
    1078:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <fputc>
    107c:	06 c0       	rjmp	.+12     	; 0x108a <vfprintf+0x37a>
    107e:	80 e3       	ldi	r24, 0x30	; 48
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	b3 01       	movw	r22, r6
    1084:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <fputc>
    1088:	fa 94       	dec	r15
    108a:	df 14       	cp	r13, r15
    108c:	c0 f3       	brcs	.-16     	; 0x107e <vfprintf+0x36e>
    108e:	da 94       	dec	r13
    1090:	f2 01       	movw	r30, r4
    1092:	ed 0d       	add	r30, r13
    1094:	f1 1d       	adc	r31, r1
    1096:	80 81       	ld	r24, Z
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	b3 01       	movw	r22, r6
    109c:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <fputc>
    10a0:	dd 20       	and	r13, r13
    10a2:	a9 f7       	brne	.-22     	; 0x108e <vfprintf+0x37e>
    10a4:	06 c0       	rjmp	.+12     	; 0x10b2 <vfprintf+0x3a2>
    10a6:	80 e2       	ldi	r24, 0x20	; 32
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	b3 01       	movw	r22, r6
    10ac:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <fputc>
    10b0:	ea 94       	dec	r14
    10b2:	ee 20       	and	r14, r14
    10b4:	c1 f7       	brne	.-16     	; 0x10a6 <vfprintf+0x396>
    10b6:	40 ce       	rjmp	.-896    	; 0xd38 <vfprintf+0x28>
    10b8:	f3 01       	movw	r30, r6
    10ba:	86 81       	ldd	r24, Z+6	; 0x06
    10bc:	97 81       	ldd	r25, Z+7	; 0x07
    10be:	02 c0       	rjmp	.+4      	; 0x10c4 <vfprintf+0x3b4>
    10c0:	8f ef       	ldi	r24, 0xFF	; 255
    10c2:	9f ef       	ldi	r25, 0xFF	; 255
    10c4:	2d 96       	adiw	r28, 0x0d	; 13
    10c6:	e2 e1       	ldi	r30, 0x12	; 18
    10c8:	0c 94 22 09 	jmp	0x1244	; 0x1244 <__epilogue_restores__>

000010cc <strnlen_P>:
    10cc:	fc 01       	movw	r30, r24
    10ce:	05 90       	lpm	r0, Z+
    10d0:	61 50       	subi	r22, 0x01	; 1
    10d2:	70 40       	sbci	r23, 0x00	; 0
    10d4:	01 10       	cpse	r0, r1
    10d6:	d8 f7       	brcc	.-10     	; 0x10ce <strnlen_P+0x2>
    10d8:	80 95       	com	r24
    10da:	90 95       	com	r25
    10dc:	8e 0f       	add	r24, r30
    10de:	9f 1f       	adc	r25, r31
    10e0:	08 95       	ret

000010e2 <strnlen>:
    10e2:	fc 01       	movw	r30, r24
    10e4:	61 50       	subi	r22, 0x01	; 1
    10e6:	70 40       	sbci	r23, 0x00	; 0
    10e8:	01 90       	ld	r0, Z+
    10ea:	01 10       	cpse	r0, r1
    10ec:	d8 f7       	brcc	.-10     	; 0x10e4 <strnlen+0x2>
    10ee:	80 95       	com	r24
    10f0:	90 95       	com	r25
    10f2:	8e 0f       	add	r24, r30
    10f4:	9f 1f       	adc	r25, r31
    10f6:	08 95       	ret

000010f8 <fputc>:
    10f8:	0f 93       	push	r16
    10fa:	1f 93       	push	r17
    10fc:	cf 93       	push	r28
    10fe:	df 93       	push	r29
    1100:	8c 01       	movw	r16, r24
    1102:	eb 01       	movw	r28, r22
    1104:	8b 81       	ldd	r24, Y+3	; 0x03
    1106:	81 ff       	sbrs	r24, 1
    1108:	1b c0       	rjmp	.+54     	; 0x1140 <fputc+0x48>
    110a:	82 ff       	sbrs	r24, 2
    110c:	0d c0       	rjmp	.+26     	; 0x1128 <fputc+0x30>
    110e:	2e 81       	ldd	r18, Y+6	; 0x06
    1110:	3f 81       	ldd	r19, Y+7	; 0x07
    1112:	8c 81       	ldd	r24, Y+4	; 0x04
    1114:	9d 81       	ldd	r25, Y+5	; 0x05
    1116:	28 17       	cp	r18, r24
    1118:	39 07       	cpc	r19, r25
    111a:	64 f4       	brge	.+24     	; 0x1134 <fputc+0x3c>
    111c:	e8 81       	ld	r30, Y
    111e:	f9 81       	ldd	r31, Y+1	; 0x01
    1120:	01 93       	st	Z+, r16
    1122:	f9 83       	std	Y+1, r31	; 0x01
    1124:	e8 83       	st	Y, r30
    1126:	06 c0       	rjmp	.+12     	; 0x1134 <fputc+0x3c>
    1128:	e8 85       	ldd	r30, Y+8	; 0x08
    112a:	f9 85       	ldd	r31, Y+9	; 0x09
    112c:	80 2f       	mov	r24, r16
    112e:	09 95       	icall
    1130:	00 97       	sbiw	r24, 0x00	; 0
    1132:	31 f4       	brne	.+12     	; 0x1140 <fputc+0x48>
    1134:	8e 81       	ldd	r24, Y+6	; 0x06
    1136:	9f 81       	ldd	r25, Y+7	; 0x07
    1138:	01 96       	adiw	r24, 0x01	; 1
    113a:	9f 83       	std	Y+7, r25	; 0x07
    113c:	8e 83       	std	Y+6, r24	; 0x06
    113e:	02 c0       	rjmp	.+4      	; 0x1144 <fputc+0x4c>
    1140:	0f ef       	ldi	r16, 0xFF	; 255
    1142:	1f ef       	ldi	r17, 0xFF	; 255
    1144:	c8 01       	movw	r24, r16
    1146:	df 91       	pop	r29
    1148:	cf 91       	pop	r28
    114a:	1f 91       	pop	r17
    114c:	0f 91       	pop	r16
    114e:	08 95       	ret

00001150 <__ultoa_invert>:
    1150:	fa 01       	movw	r30, r20
    1152:	aa 27       	eor	r26, r26
    1154:	28 30       	cpi	r18, 0x08	; 8
    1156:	51 f1       	breq	.+84     	; 0x11ac <__ultoa_invert+0x5c>
    1158:	20 31       	cpi	r18, 0x10	; 16
    115a:	81 f1       	breq	.+96     	; 0x11bc <__ultoa_invert+0x6c>
    115c:	e8 94       	clt
    115e:	6f 93       	push	r22
    1160:	6e 7f       	andi	r22, 0xFE	; 254
    1162:	6e 5f       	subi	r22, 0xFE	; 254
    1164:	7f 4f       	sbci	r23, 0xFF	; 255
    1166:	8f 4f       	sbci	r24, 0xFF	; 255
    1168:	9f 4f       	sbci	r25, 0xFF	; 255
    116a:	af 4f       	sbci	r26, 0xFF	; 255
    116c:	b1 e0       	ldi	r27, 0x01	; 1
    116e:	3e d0       	rcall	.+124    	; 0x11ec <__ultoa_invert+0x9c>
    1170:	b4 e0       	ldi	r27, 0x04	; 4
    1172:	3c d0       	rcall	.+120    	; 0x11ec <__ultoa_invert+0x9c>
    1174:	67 0f       	add	r22, r23
    1176:	78 1f       	adc	r23, r24
    1178:	89 1f       	adc	r24, r25
    117a:	9a 1f       	adc	r25, r26
    117c:	a1 1d       	adc	r26, r1
    117e:	68 0f       	add	r22, r24
    1180:	79 1f       	adc	r23, r25
    1182:	8a 1f       	adc	r24, r26
    1184:	91 1d       	adc	r25, r1
    1186:	a1 1d       	adc	r26, r1
    1188:	6a 0f       	add	r22, r26
    118a:	71 1d       	adc	r23, r1
    118c:	81 1d       	adc	r24, r1
    118e:	91 1d       	adc	r25, r1
    1190:	a1 1d       	adc	r26, r1
    1192:	20 d0       	rcall	.+64     	; 0x11d4 <__ultoa_invert+0x84>
    1194:	09 f4       	brne	.+2      	; 0x1198 <__ultoa_invert+0x48>
    1196:	68 94       	set
    1198:	3f 91       	pop	r19
    119a:	2a e0       	ldi	r18, 0x0A	; 10
    119c:	26 9f       	mul	r18, r22
    119e:	11 24       	eor	r1, r1
    11a0:	30 19       	sub	r19, r0
    11a2:	30 5d       	subi	r19, 0xD0	; 208
    11a4:	31 93       	st	Z+, r19
    11a6:	de f6       	brtc	.-74     	; 0x115e <__ultoa_invert+0xe>
    11a8:	cf 01       	movw	r24, r30
    11aa:	08 95       	ret
    11ac:	46 2f       	mov	r20, r22
    11ae:	47 70       	andi	r20, 0x07	; 7
    11b0:	40 5d       	subi	r20, 0xD0	; 208
    11b2:	41 93       	st	Z+, r20
    11b4:	b3 e0       	ldi	r27, 0x03	; 3
    11b6:	0f d0       	rcall	.+30     	; 0x11d6 <__ultoa_invert+0x86>
    11b8:	c9 f7       	brne	.-14     	; 0x11ac <__ultoa_invert+0x5c>
    11ba:	f6 cf       	rjmp	.-20     	; 0x11a8 <__ultoa_invert+0x58>
    11bc:	46 2f       	mov	r20, r22
    11be:	4f 70       	andi	r20, 0x0F	; 15
    11c0:	40 5d       	subi	r20, 0xD0	; 208
    11c2:	4a 33       	cpi	r20, 0x3A	; 58
    11c4:	18 f0       	brcs	.+6      	; 0x11cc <__ultoa_invert+0x7c>
    11c6:	49 5d       	subi	r20, 0xD9	; 217
    11c8:	31 fd       	sbrc	r19, 1
    11ca:	40 52       	subi	r20, 0x20	; 32
    11cc:	41 93       	st	Z+, r20
    11ce:	02 d0       	rcall	.+4      	; 0x11d4 <__ultoa_invert+0x84>
    11d0:	a9 f7       	brne	.-22     	; 0x11bc <__ultoa_invert+0x6c>
    11d2:	ea cf       	rjmp	.-44     	; 0x11a8 <__ultoa_invert+0x58>
    11d4:	b4 e0       	ldi	r27, 0x04	; 4
    11d6:	a6 95       	lsr	r26
    11d8:	97 95       	ror	r25
    11da:	87 95       	ror	r24
    11dc:	77 95       	ror	r23
    11de:	67 95       	ror	r22
    11e0:	ba 95       	dec	r27
    11e2:	c9 f7       	brne	.-14     	; 0x11d6 <__ultoa_invert+0x86>
    11e4:	00 97       	sbiw	r24, 0x00	; 0
    11e6:	61 05       	cpc	r22, r1
    11e8:	71 05       	cpc	r23, r1
    11ea:	08 95       	ret
    11ec:	9b 01       	movw	r18, r22
    11ee:	ac 01       	movw	r20, r24
    11f0:	0a 2e       	mov	r0, r26
    11f2:	06 94       	lsr	r0
    11f4:	57 95       	ror	r21
    11f6:	47 95       	ror	r20
    11f8:	37 95       	ror	r19
    11fa:	27 95       	ror	r18
    11fc:	ba 95       	dec	r27
    11fe:	c9 f7       	brne	.-14     	; 0x11f2 <__ultoa_invert+0xa2>
    1200:	62 0f       	add	r22, r18
    1202:	73 1f       	adc	r23, r19
    1204:	84 1f       	adc	r24, r20
    1206:	95 1f       	adc	r25, r21
    1208:	a0 1d       	adc	r26, r0
    120a:	08 95       	ret

0000120c <__prologue_saves__>:
    120c:	2f 92       	push	r2
    120e:	3f 92       	push	r3
    1210:	4f 92       	push	r4
    1212:	5f 92       	push	r5
    1214:	6f 92       	push	r6
    1216:	7f 92       	push	r7
    1218:	8f 92       	push	r8
    121a:	9f 92       	push	r9
    121c:	af 92       	push	r10
    121e:	bf 92       	push	r11
    1220:	cf 92       	push	r12
    1222:	df 92       	push	r13
    1224:	ef 92       	push	r14
    1226:	ff 92       	push	r15
    1228:	0f 93       	push	r16
    122a:	1f 93       	push	r17
    122c:	cf 93       	push	r28
    122e:	df 93       	push	r29
    1230:	cd b7       	in	r28, 0x3d	; 61
    1232:	de b7       	in	r29, 0x3e	; 62
    1234:	ca 1b       	sub	r28, r26
    1236:	db 0b       	sbc	r29, r27
    1238:	0f b6       	in	r0, 0x3f	; 63
    123a:	f8 94       	cli
    123c:	de bf       	out	0x3e, r29	; 62
    123e:	0f be       	out	0x3f, r0	; 63
    1240:	cd bf       	out	0x3d, r28	; 61
    1242:	09 94       	ijmp

00001244 <__epilogue_restores__>:
    1244:	2a 88       	ldd	r2, Y+18	; 0x12
    1246:	39 88       	ldd	r3, Y+17	; 0x11
    1248:	48 88       	ldd	r4, Y+16	; 0x10
    124a:	5f 84       	ldd	r5, Y+15	; 0x0f
    124c:	6e 84       	ldd	r6, Y+14	; 0x0e
    124e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1250:	8c 84       	ldd	r8, Y+12	; 0x0c
    1252:	9b 84       	ldd	r9, Y+11	; 0x0b
    1254:	aa 84       	ldd	r10, Y+10	; 0x0a
    1256:	b9 84       	ldd	r11, Y+9	; 0x09
    1258:	c8 84       	ldd	r12, Y+8	; 0x08
    125a:	df 80       	ldd	r13, Y+7	; 0x07
    125c:	ee 80       	ldd	r14, Y+6	; 0x06
    125e:	fd 80       	ldd	r15, Y+5	; 0x05
    1260:	0c 81       	ldd	r16, Y+4	; 0x04
    1262:	1b 81       	ldd	r17, Y+3	; 0x03
    1264:	aa 81       	ldd	r26, Y+2	; 0x02
    1266:	b9 81       	ldd	r27, Y+1	; 0x01
    1268:	ce 0f       	add	r28, r30
    126a:	d1 1d       	adc	r29, r1
    126c:	0f b6       	in	r0, 0x3f	; 63
    126e:	f8 94       	cli
    1270:	de bf       	out	0x3e, r29	; 62
    1272:	0f be       	out	0x3f, r0	; 63
    1274:	cd bf       	out	0x3d, r28	; 61
    1276:	ed 01       	movw	r28, r26
    1278:	08 95       	ret

0000127a <_exit>:
    127a:	f8 94       	cli

0000127c <__stop_program>:
    127c:	ff cf       	rjmp	.-2      	; 0x127c <__stop_program>
