Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  3 14:08:56 2019
| Host         : DESKTOP-H5ET5KP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.147     -263.608                     33                  659        0.077        0.000                      0                  659        4.500        0.000                       0                   331  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.147     -263.608                     33                  659        0.077        0.000                      0                  659        4.500        0.000                       0                   331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack       -8.147ns,  Total Violation     -263.608ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.147ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.878ns  (logic 3.914ns (21.893%)  route 13.964ns (78.107%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.706    23.182    SmithWaterman/r_score0
    SLICE_X82Y106        FDRE                                         r  SmithWaterman/r_score_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.594    15.016    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y106        FDRE                                         r  SmithWaterman/r_score_reg[28]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X82Y106        FDRE (Setup_fdre_C_CE)      -0.205    15.035    SmithWaterman/r_score_reg[28]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -23.182    
  -------------------------------------------------------------------
                         slack                                 -8.147    

Slack (VIOLATED) :        -8.147ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.878ns  (logic 3.914ns (21.893%)  route 13.964ns (78.107%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.706    23.182    SmithWaterman/r_score0
    SLICE_X82Y106        FDRE                                         r  SmithWaterman/r_score_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.594    15.016    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y106        FDRE                                         r  SmithWaterman/r_score_reg[29]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X82Y106        FDRE (Setup_fdre_C_CE)      -0.205    15.035    SmithWaterman/r_score_reg[29]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -23.182    
  -------------------------------------------------------------------
                         slack                                 -8.147    

Slack (VIOLATED) :        -8.147ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.878ns  (logic 3.914ns (21.893%)  route 13.964ns (78.107%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.706    23.182    SmithWaterman/r_score0
    SLICE_X82Y106        FDRE                                         r  SmithWaterman/r_score_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.594    15.016    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y106        FDRE                                         r  SmithWaterman/r_score_reg[30]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X82Y106        FDRE (Setup_fdre_C_CE)      -0.205    15.035    SmithWaterman/r_score_reg[30]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -23.182    
  -------------------------------------------------------------------
                         slack                                 -8.147    

Slack (VIOLATED) :        -8.147ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.878ns  (logic 3.914ns (21.893%)  route 13.964ns (78.107%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.706    23.182    SmithWaterman/r_score0
    SLICE_X82Y106        FDRE                                         r  SmithWaterman/r_score_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.594    15.016    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y106        FDRE                                         r  SmithWaterman/r_score_reg[31]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X82Y106        FDRE (Setup_fdre_C_CE)      -0.205    15.035    SmithWaterman/r_score_reg[31]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -23.182    
  -------------------------------------------------------------------
                         slack                                 -8.147    

Slack (VIOLATED) :        -8.107ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.838ns  (logic 3.914ns (21.942%)  route 13.924ns (78.058%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.666    23.142    SmithWaterman/r_score0
    SLICE_X82Y105        FDRE                                         r  SmithWaterman/r_score_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.594    15.016    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y105        FDRE                                         r  SmithWaterman/r_score_reg[24]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X82Y105        FDRE (Setup_fdre_C_CE)      -0.205    15.035    SmithWaterman/r_score_reg[24]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -23.142    
  -------------------------------------------------------------------
                         slack                                 -8.107    

Slack (VIOLATED) :        -8.107ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.838ns  (logic 3.914ns (21.942%)  route 13.924ns (78.058%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.666    23.142    SmithWaterman/r_score0
    SLICE_X82Y105        FDRE                                         r  SmithWaterman/r_score_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.594    15.016    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y105        FDRE                                         r  SmithWaterman/r_score_reg[25]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X82Y105        FDRE (Setup_fdre_C_CE)      -0.205    15.035    SmithWaterman/r_score_reg[25]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -23.142    
  -------------------------------------------------------------------
                         slack                                 -8.107    

Slack (VIOLATED) :        -8.107ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.838ns  (logic 3.914ns (21.942%)  route 13.924ns (78.058%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.666    23.142    SmithWaterman/r_score0
    SLICE_X82Y105        FDRE                                         r  SmithWaterman/r_score_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.594    15.016    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y105        FDRE                                         r  SmithWaterman/r_score_reg[26]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X82Y105        FDRE (Setup_fdre_C_CE)      -0.205    15.035    SmithWaterman/r_score_reg[26]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -23.142    
  -------------------------------------------------------------------
                         slack                                 -8.107    

Slack (VIOLATED) :        -8.107ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.838ns  (logic 3.914ns (21.942%)  route 13.924ns (78.058%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.666    23.142    SmithWaterman/r_score0
    SLICE_X82Y105        FDRE                                         r  SmithWaterman/r_score_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.594    15.016    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y105        FDRE                                         r  SmithWaterman/r_score_reg[27]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X82Y105        FDRE (Setup_fdre_C_CE)      -0.205    15.035    SmithWaterman/r_score_reg[27]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -23.142    
  -------------------------------------------------------------------
                         slack                                 -8.107    

Slack (VIOLATED) :        -8.022ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 3.914ns (22.124%)  route 13.777ns (77.876%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.519    22.996    SmithWaterman/r_score0
    SLICE_X82Y99         FDRE                                         r  SmithWaterman/r_score_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.611    15.034    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y99         FDRE                                         r  SmithWaterman/r_score_reg[0]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X82Y99         FDRE (Setup_fdre_C_CE)      -0.205    14.973    SmithWaterman/r_score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -22.996    
  -------------------------------------------------------------------
                         slack                                 -8.022    

Slack (VIOLATED) :        -8.022ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 3.914ns (22.124%)  route 13.777ns (77.876%))
  Logic Levels:           20  (LUT2=4 LUT3=6 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.702     5.304    SmithWaterman/clk_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  SmithWaterman/q_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  SmithWaterman/q_buf_reg[7]/Q
                         net (fo=19, routed)          1.048     6.871    SmithWaterman/q25_in[1]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.995 r  SmithWaterman/r_score[0]_i_571/O
                         net (fo=3, routed)           0.604     7.599    SmithWaterman/r_score[0]_i_571_n_0
    SLICE_X77Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.723 f  SmithWaterman/r_score[0]_i_562/O
                         net (fo=5, routed)           0.470     8.193    SmithWaterman/r_score[0]_i_562_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.317 f  SmithWaterman/r_score[0]_i_543/O
                         net (fo=3, routed)           0.596     8.912    SmithWaterman/r_score[0]_i_543_n_0
    SLICE_X77Y103        LUT2 (Prop_lut2_I0_O)        0.124     9.036 f  SmithWaterman/r_score[0]_i_504/O
                         net (fo=5, routed)           0.993    10.029    SmithWaterman/r_score[0]_i_504_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.152    10.181 r  SmithWaterman/r_score[0]_i_490/O
                         net (fo=4, routed)           1.166    11.347    SmithWaterman/m_score_matrix[3]_10[1]
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.352    11.699 r  SmithWaterman/r_score[0]_i_536/O
                         net (fo=1, routed)           0.296    11.995    SmithWaterman/r_score[0]_i_536_n_0
    SLICE_X75Y105        LUT5 (Prop_lut5_I3_O)        0.328    12.323 r  SmithWaterman/r_score[0]_i_483/O
                         net (fo=2, routed)           0.421    12.744    SmithWaterman/r_score[0]_i_483_n_0
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124    12.868 f  SmithWaterman/r_score[0]_i_430/O
                         net (fo=5, routed)           0.543    13.411    SmithWaterman/r_score[0]_i_430_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.535 f  SmithWaterman/r_score[0]_i_382/O
                         net (fo=3, routed)           0.810    14.345    SmithWaterman/r_score[0]_i_382_n_0
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.150    14.495 r  SmithWaterman/r_score[0]_i_337/O
                         net (fo=3, routed)           0.991    15.487    SmithWaterman/m_score_matrix[5]_16[1]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.326    15.813 r  SmithWaterman/r_score[0]_i_329/O
                         net (fo=1, routed)           0.844    16.657    SmithWaterman/m_score_matrix[6]_16[0]
    SLICE_X83Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.781 r  SmithWaterman/r_score[0]_i_273/O
                         net (fo=2, routed)           0.576    17.358    SmithWaterman/r_score[0]_i_273_n_0
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124    17.482 f  SmithWaterman/r_score[0]_i_220/O
                         net (fo=4, routed)           0.344    17.825    SmithWaterman/r_score[0]_i_220_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124    17.949 f  SmithWaterman/r_score[0]_i_176/O
                         net (fo=3, routed)           0.880    18.829    SmithWaterman/r_score[0]_i_176_n_0
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.150    18.979 f  SmithWaterman/r_score[0]_i_126/O
                         net (fo=4, routed)           0.684    19.663    SmithWaterman/r_score[0]_i_126_n_0
    SLICE_X86Y104        LUT3 (Prop_lut3_I1_O)        0.326    19.989 r  SmithWaterman/r_score[0]_i_67/O
                         net (fo=3, routed)           0.762    20.751    SmithWaterman/m_score_matrix[9]_20[1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.875 r  SmithWaterman/r_score[0]_i_77/O
                         net (fo=1, routed)           0.264    21.140    SmithWaterman/m_score_matrix[10]_20[0]
    SLICE_X85Y103        LUT3 (Prop_lut3_I1_O)        0.124    21.264 f  SmithWaterman/r_score[0]_i_26/O
                         net (fo=1, routed)           0.798    22.062    SmithWaterman/r_score[0]_i_26_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.186 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.167    22.352    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.124    22.476 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.519    22.996    SmithWaterman/r_score0
    SLICE_X82Y99         FDRE                                         r  SmithWaterman/r_score_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.611    15.034    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y99         FDRE                                         r  SmithWaterman/r_score_reg[1]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X82Y99         FDRE (Setup_fdre_C_CE)      -0.205    14.973    SmithWaterman/r_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -22.996    
  -------------------------------------------------------------------
                         slack                                 -8.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/r_size_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/int_size_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.865%)  route 0.281ns (63.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.482    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  DATA_RECEIVER/r_size_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  DATA_RECEIVER/r_size_reg[13]/Q
                         net (fo=1, routed)           0.281     1.927    DATA_RECEIVER/r_size_reg_n_0_[13]
    SLICE_X66Y99         FDRE                                         r  DATA_RECEIVER/int_size_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.841     2.006    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X66Y99         FDRE                                         r  DATA_RECEIVER/int_size_reg[13]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.090     1.850    DATA_RECEIVER/int_size_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SmithWaterman/rst_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/rst_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.607     1.526    SmithWaterman/clk_IBUF_BUFG
    SLICE_X85Y99         FDRE                                         r  SmithWaterman/rst_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  SmithWaterman/rst_counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.787    SmithWaterman/rst_counter_reg[27]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.947 r  SmithWaterman/rst_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    SmithWaterman/rst_counter_reg[24]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  SmithWaterman/rst_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    SmithWaterman/rst_counter_reg[28]_i_1_n_7
    SLICE_X85Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.873     2.038    SmithWaterman/clk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[28]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.897    SmithWaterman/rst_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/query_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/q_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.905%)  route 0.280ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.598     1.517    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X74Y98         FDRE                                         r  DATA_RECEIVER/query_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  DATA_RECEIVER/query_reg[9]/Q
                         net (fo=1, routed)           0.280     1.962    SmithWaterman/i_query[9]
    SLICE_X73Y101        FDRE                                         r  SmithWaterman/q_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.862     2.027    SmithWaterman/clk_IBUF_BUFG
    SLICE_X73Y101        FDRE                                         r  SmithWaterman/q_buf_reg[9]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X73Y101        FDRE (Hold_fdre_C_D)         0.070     1.851    SmithWaterman/q_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SmithWaterman/r_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_TRANSMITTER/temp_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.193%)  route 0.314ns (62.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.607     1.526    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y99         FDRE                                         r  SmithWaterman/r_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  SmithWaterman/r_score_reg[0]/Q
                         net (fo=2, routed)           0.314     1.981    SCORE_TRANSMITTER/o_score[0]
    SLICE_X84Y101        LUT6 (Prop_lut6_I5_O)        0.045     2.026 r  SCORE_TRANSMITTER/temp_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     2.026    SCORE_TRANSMITTER/temp_byte[0]_i_1_n_0
    SLICE_X84Y101        FDRE                                         r  SCORE_TRANSMITTER/temp_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.873     2.038    SCORE_TRANSMITTER/clk_IBUF_BUFG
    SLICE_X84Y101        FDRE                                         r  SCORE_TRANSMITTER/temp_byte_reg[0]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.121     1.913    SCORE_TRANSMITTER/temp_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SmithWaterman/rst_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/rst_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.607     1.526    SmithWaterman/clk_IBUF_BUFG
    SLICE_X85Y99         FDRE                                         r  SmithWaterman/rst_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  SmithWaterman/rst_counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.787    SmithWaterman/rst_counter_reg[27]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.947 r  SmithWaterman/rst_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    SmithWaterman/rst_counter_reg[24]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  SmithWaterman/rst_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    SmithWaterman/rst_counter_reg[28]_i_1_n_5
    SLICE_X85Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.873     2.038    SmithWaterman/clk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[30]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.897    SmithWaterman/rst_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/subject_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/s_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.830%)  route 0.316ns (69.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.596     1.515    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X73Y98         FDRE                                         r  DATA_RECEIVER/subject_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  DATA_RECEIVER/subject_reg[2]/Q
                         net (fo=1, routed)           0.316     1.973    SmithWaterman/i_subject[2]
    SLICE_X77Y100        FDRE                                         r  SmithWaterman/s_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.865     2.030    SmithWaterman/clk_IBUF_BUFG
    SLICE_X77Y100        FDRE                                         r  SmithWaterman/s_buf_reg[2]/C
                         clock pessimism             -0.245     1.784    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.070     1.854    SmithWaterman/s_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SmithWaterman/r_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.355ns (72.225%)  route 0.137ns (27.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.607     1.526    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y99         FDRE                                         r  SmithWaterman/r_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  SmithWaterman/r_score_reg[2]/Q
                         net (fo=2, routed)           0.136     1.803    SmithWaterman/o_score[2]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.963 r  SmithWaterman/r_score_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.964    SmithWaterman/r_score_reg[0]_i_2_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.018 r  SmithWaterman/r_score_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.018    SmithWaterman/r_score_reg[4]_i_1_n_7
    SLICE_X82Y100        FDRE                                         r  SmithWaterman/r_score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.873     2.038    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y100        FDRE                                         r  SmithWaterman/r_score_reg[4]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105     1.897    SmithWaterman/r_score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/query_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/q_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.860%)  route 0.316ns (69.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.596     1.515    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X73Y99         FDRE                                         r  DATA_RECEIVER/query_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  DATA_RECEIVER/query_reg[4]/Q
                         net (fo=1, routed)           0.316     1.972    SmithWaterman/i_query[4]
    SLICE_X73Y100        FDRE                                         r  SmithWaterman/q_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.862     2.027    SmithWaterman/clk_IBUF_BUFG
    SLICE_X73Y100        FDRE                                         r  SmithWaterman/q_buf_reg[4]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.070     1.851    SmithWaterman/q_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SmithWaterman/r_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_TRANSMITTER/temp_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.731%)  route 0.294ns (61.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.607     1.526    SmithWaterman/clk_IBUF_BUFG
    SLICE_X82Y99         FDRE                                         r  SmithWaterman/r_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  SmithWaterman/r_score_reg[3]/Q
                         net (fo=2, routed)           0.294     1.962    SCORE_TRANSMITTER/o_score[3]
    SLICE_X83Y100        LUT6 (Prop_lut6_I5_O)        0.045     2.007 r  SCORE_TRANSMITTER/temp_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     2.007    SCORE_TRANSMITTER/temp_byte[3]_i_1_n_0
    SLICE_X83Y100        FDRE                                         r  SCORE_TRANSMITTER/temp_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.873     2.038    SCORE_TRANSMITTER/clk_IBUF_BUFG
    SLICE_X83Y100        FDRE                                         r  SCORE_TRANSMITTER/temp_byte_reg[3]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.092     1.884    SCORE_TRANSMITTER/temp_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/r_size_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/int_size_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.298%)  route 0.329ns (66.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.482    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  DATA_RECEIVER/r_size_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  DATA_RECEIVER/r_size_reg[12]/Q
                         net (fo=1, routed)           0.329     1.975    DATA_RECEIVER/r_size_reg_n_0_[12]
    SLICE_X66Y99         FDRE                                         r  DATA_RECEIVER/int_size_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.841     2.006    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X66Y99         FDRE                                         r  DATA_RECEIVER/int_size_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.090     1.850    DATA_RECEIVER/int_size_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X76Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y99    DATA_RECEIVER/query_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y98    DATA_RECEIVER/query_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y98    DATA_RECEIVER/query_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y103   DATA_RECEIVER/query_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y100   SmithWaterman/q_buf_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y100   SmithWaterman/q_buf_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y101   SmithWaterman/s_buf_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y100   SmithWaterman/s_buf_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y100   SmithWaterman/s_buf_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y100   SmithWaterman/q_buf_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y101   SmithWaterman/q_buf_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y100   SmithWaterman/s_buf_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y101   SmithWaterman/s_buf_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y100   SmithWaterman/q_buf_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X76Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y94    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y98    DATA_RECEIVER/query_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y98    DATA_RECEIVER/query_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y98    DATA_RECEIVER/subject_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y98    DATA_RECEIVER/subject_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y101   SCORE_TRANSMITTER/temp_byte_reg[0]/C



