/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [12:0] _01_;
  wire [12:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [29:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [26:0] celloutsig_0_29z;
  wire [20:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [9:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [25:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_70z;
  wire [7:0] celloutsig_0_76z;
  wire [6:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = !(celloutsig_0_25z[5] ? celloutsig_0_38z : celloutsig_0_31z);
  assign celloutsig_0_27z = !(celloutsig_0_14z[2] ? celloutsig_0_9z : celloutsig_0_14z[2]);
  assign celloutsig_0_30z = !(celloutsig_0_19z ? celloutsig_0_26z[15] : celloutsig_0_10z[1]);
  assign celloutsig_0_37z = ~(celloutsig_0_29z[15] | in_data[84]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z[4] | in_data[11]);
  assign celloutsig_0_66z = ~(celloutsig_0_23z | celloutsig_0_13z);
  assign celloutsig_0_7z = ~(in_data[10] | in_data[8]);
  assign celloutsig_1_6z = ~(celloutsig_1_5z[4] | in_data[144]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z[7] | celloutsig_1_4z[6]);
  assign celloutsig_0_13z = ~(celloutsig_0_9z | celloutsig_0_1z[5]);
  assign celloutsig_0_19z = ~(celloutsig_0_4z[3] | celloutsig_0_5z);
  assign celloutsig_0_23z = ~(celloutsig_0_19z | celloutsig_0_9z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_3z[0], celloutsig_0_41z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 13'h0000;
    else _01_ <= in_data[74:62];
  reg [19:0] _16_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _16_ <= 20'h00000;
    else _16_ <= { celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_14z };
  assign out_data[115:96] = _16_;
  assign celloutsig_1_2z = in_data[190:180] & celloutsig_1_1z[14:4];
  assign celloutsig_0_10z = in_data[46:42] & celloutsig_0_2z[19:15];
  assign celloutsig_0_1z = in_data[71:63] & in_data[75:67];
  assign celloutsig_0_2z = in_data[80:60] & { in_data[31:24], celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_1z[8:1] & { celloutsig_0_0z[10:8], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_67z = { celloutsig_0_6z[16:9], celloutsig_0_39z, celloutsig_0_42z } && { celloutsig_0_39z[8:3], celloutsig_0_50z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_52z };
  assign celloutsig_0_28z = { celloutsig_0_2z[18:11], celloutsig_0_19z } && _01_[8:0];
  assign celloutsig_0_31z = celloutsig_0_6z[24:6] && in_data[19:1];
  assign celloutsig_0_39z = { celloutsig_0_22z[6:4], celloutsig_0_17z, celloutsig_0_10z } % { 1'h1, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_32z };
  assign celloutsig_0_45z = celloutsig_0_29z[19:10] % { 1'h1, celloutsig_0_32z[2], celloutsig_0_22z };
  assign celloutsig_1_5z = { in_data[147:138], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[15:14], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_5z[5:2], celloutsig_1_6z, celloutsig_1_14z } % { 1'h1, in_data[172:166] };
  assign celloutsig_0_32z = ~ celloutsig_0_25z[8:5];
  assign celloutsig_0_41z = ~ { celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_4z = ~ celloutsig_0_0z[11:7];
  assign celloutsig_0_54z = ~ { celloutsig_0_16z[12:7], celloutsig_0_9z };
  assign celloutsig_0_17z = ~ { celloutsig_0_10z[4:2], celloutsig_0_5z };
  assign celloutsig_0_25z = ~ { celloutsig_0_21z[8:0], celloutsig_0_24z };
  assign celloutsig_0_26z = ~ { in_data[44:16], celloutsig_0_15z };
  assign celloutsig_0_29z = ~ { celloutsig_0_6z[10], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_43z = | { celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_21z[14:7], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_50z = | _00_[3:1];
  assign celloutsig_1_3z = | celloutsig_1_2z[2:0];
  assign celloutsig_0_49z = ~^ { celloutsig_0_45z, celloutsig_0_20z, celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_37z, celloutsig_0_37z, celloutsig_0_17z };
  assign celloutsig_0_9z = ~^ { _01_[9:3], celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[70:61] << { celloutsig_0_0z[0], celloutsig_0_1z };
  assign celloutsig_0_40z = { celloutsig_0_26z[25:17], celloutsig_0_20z } << { celloutsig_0_19z, celloutsig_0_34z, celloutsig_0_10z };
  assign celloutsig_1_7z = { in_data[126:117], celloutsig_1_3z } << { celloutsig_1_1z[11:2], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_2z } << { celloutsig_1_1z[10:1], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_2z[7:0] << celloutsig_1_11z[8:1];
  assign celloutsig_0_12z = { celloutsig_0_3z[4:1], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_9z } << in_data[29:23];
  assign celloutsig_0_0z = in_data[53:41] <<< in_data[86:74];
  assign celloutsig_0_48z = { celloutsig_0_40z[8:7], celloutsig_0_34z } <<< celloutsig_0_45z[9:4];
  assign celloutsig_0_56z = { celloutsig_0_26z[23:22], celloutsig_0_31z, celloutsig_0_27z } <<< { _00_[3:1], celloutsig_0_5z };
  assign celloutsig_0_70z = { celloutsig_0_56z, celloutsig_0_27z } <<< { celloutsig_0_45z[9], celloutsig_0_49z, celloutsig_0_66z, celloutsig_0_23z, celloutsig_0_30z };
  assign celloutsig_0_76z = { celloutsig_0_1z[8:6], celloutsig_0_70z } <<< { celloutsig_0_22z[7:1], celloutsig_0_58z };
  assign celloutsig_0_34z = celloutsig_0_1z[7:4] >>> _01_[8:5];
  assign celloutsig_0_6z = { celloutsig_0_2z[18:3], celloutsig_0_3z } >>> { celloutsig_0_2z[20:14], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[160:158], celloutsig_1_0z } >>> { in_data[136:134], celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_13z[5], celloutsig_1_3z, celloutsig_1_0z } >>> celloutsig_1_7z[7:5];
  assign celloutsig_0_14z = { celloutsig_0_4z[4:3], celloutsig_0_5z } >>> { celloutsig_0_4z[1:0], celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_2z[19:11], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_5z } >>> { in_data[93], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_33z = { _01_[4:3], celloutsig_0_11z } - celloutsig_0_21z[19:17];
  assign celloutsig_0_77z = { celloutsig_0_32z[2:1], celloutsig_0_41z, celloutsig_0_67z, celloutsig_0_60z } - celloutsig_0_3z[9:3];
  assign celloutsig_1_1z = { in_data[132:117], celloutsig_1_0z } - { in_data[133:122], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[16:11], celloutsig_1_3z } - celloutsig_1_2z[9:3];
  assign celloutsig_0_21z = { celloutsig_0_3z[9:6], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_5z } - { in_data[72:59], celloutsig_0_12z };
  assign celloutsig_0_36z = ~((celloutsig_0_13z & celloutsig_0_16z[3]) | celloutsig_0_7z);
  assign celloutsig_0_38z = ~((celloutsig_0_36z & celloutsig_0_12z[0]) | celloutsig_0_28z);
  assign celloutsig_0_42z = ~((celloutsig_0_0z[1] & celloutsig_0_25z[3]) | celloutsig_0_2z[5]);
  assign celloutsig_0_55z = ~((celloutsig_0_14z[0] & celloutsig_0_54z[5]) | celloutsig_0_33z[1]);
  assign celloutsig_0_58z = ~((celloutsig_0_43z & celloutsig_0_16z[1]) | celloutsig_0_55z);
  assign celloutsig_0_60z = ~((celloutsig_0_48z[5] & celloutsig_0_15z) | celloutsig_0_45z[5]);
  assign celloutsig_1_0z = ~((in_data[180] & in_data[176]) | in_data[118]);
  assign celloutsig_1_17z = ~((in_data[190] & in_data[181]) | celloutsig_1_8z);
  assign celloutsig_0_11z = ~((celloutsig_0_4z[4] & celloutsig_0_3z[8]) | celloutsig_0_4z[4]);
  assign celloutsig_0_15z = ~((celloutsig_0_10z[1] & _01_[9]) | _01_[0]);
  assign celloutsig_0_20z = ~((celloutsig_0_17z[2] & celloutsig_0_13z) | celloutsig_0_5z);
  assign celloutsig_0_24z = ~((celloutsig_0_12z[5] & celloutsig_0_23z) | celloutsig_0_12z[1]);
  assign { out_data[135:128], out_data[39:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
