<profile>

<section name = "Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'" level="0">
<item name = "Date">Mon Aug 29 12:25:39 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.62 ns, 5.132 ns, 1.52 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 1922, 16.875 ns, 10.811 us, 3, 1922, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_width">1, 1920, 3, 1, 1, 1 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 89, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 41, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_4_fu_227_p2">+, 0, 0, 12, 11, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_277">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_280">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_284">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op37_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln772_fu_221_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln776_fu_233_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln797_1_fu_289_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln797_2_fu_306_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln797_3_fu_313_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln797_4_fu_320_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln797_5_fu_327_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln797_fu_282_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="SrcYUV_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_eol_phi_fu_184_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_sof_phi_fu_195_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_3">9, 2, 11, 22</column>
<column name="axi_data_V_fu_98">9, 2, 24, 48</column>
<column name="axi_last_V_fu_102">9, 2, 1, 2</column>
<column name="eol_reg_181">9, 2, 1, 2</column>
<column name="j_fu_94">9, 2, 11, 22</column>
<column name="s_axis_video_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="axi_data_V_fu_98">24, 0, 24, 0</column>
<column name="axi_last_V_fu_102">1, 0, 1, 0</column>
<column name="eol_reg_181">1, 0, 1, 0</column>
<column name="icmp_ln772_reg_385">1, 0, 1, 0</column>
<column name="j_fu_94">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream_Pipeline_loop_width, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream_Pipeline_loop_width, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream_Pipeline_loop_width, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream_Pipeline_loop_width, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream_Pipeline_loop_width, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream_Pipeline_loop_width, return value</column>
<column name="s_axis_video_TVALID">in, 1, axis, s_axis_video_V_data_V, pointer</column>
<column name="s_axis_video_TDATA">in, 24, axis, s_axis_video_V_data_V, pointer</column>
<column name="SrcYUV_din">out, 24, ap_fifo, SrcYUV, pointer</column>
<column name="SrcYUV_num_data_valid">in, 5, ap_fifo, SrcYUV, pointer</column>
<column name="SrcYUV_fifo_cap">in, 5, ap_fifo, SrcYUV, pointer</column>
<column name="SrcYUV_full_n">in, 1, ap_fifo, SrcYUV, pointer</column>
<column name="SrcYUV_write">out, 1, ap_fifo, SrcYUV, pointer</column>
<column name="sof_5">in, 1, ap_none, sof_5, scalar</column>
<column name="axi_last_V_2">in, 1, ap_none, axi_last_V_2, scalar</column>
<column name="axi_data_V_14">in, 24, ap_none, axi_data_V_14, scalar</column>
<column name="cols">in, 11, ap_none, cols, scalar</column>
<column name="icmp_ln797">in, 1, ap_none, icmp_ln797, scalar</column>
<column name="icmp_ln797_1">in, 1, ap_none, icmp_ln797_1, scalar</column>
<column name="s_axis_video_TREADY">out, 1, axis, s_axis_video_V_dest_V, pointer</column>
<column name="s_axis_video_TDEST">in, 1, axis, s_axis_video_V_dest_V, pointer</column>
<column name="s_axis_video_TKEEP">in, 3, axis, s_axis_video_V_keep_V, pointer</column>
<column name="s_axis_video_TSTRB">in, 3, axis, s_axis_video_V_strb_V, pointer</column>
<column name="s_axis_video_TUSER">in, 1, axis, s_axis_video_V_user_V, pointer</column>
<column name="s_axis_video_TLAST">in, 1, axis, s_axis_video_V_last_V, pointer</column>
<column name="s_axis_video_TID">in, 1, axis, s_axis_video_V_id_V, pointer</column>
<column name="eol_out">out, 1, ap_vld, eol_out, pointer</column>
<column name="eol_out_ap_vld">out, 1, ap_vld, eol_out, pointer</column>
<column name="axi_data_V_15_out">out, 24, ap_vld, axi_data_V_15_out, pointer</column>
<column name="axi_data_V_15_out_ap_vld">out, 1, ap_vld, axi_data_V_15_out, pointer</column>
</table>
</item>
</section>
</profile>
