

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config8_s'
================================================================
* Date:           Thu Jul 20 12:14:27 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.371 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_131 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read63"   --->   Operation 8 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_132 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read62"   --->   Operation 9 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_133 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read61"   --->   Operation 10 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_134 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read60"   --->   Operation 11 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_135 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read59"   --->   Operation 12 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_136 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read58"   --->   Operation 13 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_137 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read57"   --->   Operation 14 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_138 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read56"   --->   Operation 15 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_139 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read55"   --->   Operation 16 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_140 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read54"   --->   Operation 17 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_141 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read53"   --->   Operation 18 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_142 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read52"   --->   Operation 19 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_143 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read51"   --->   Operation 20 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_144 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read50"   --->   Operation 21 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_145 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read49"   --->   Operation 22 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_146 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read48"   --->   Operation 23 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_147 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read47"   --->   Operation 24 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_148 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46"   --->   Operation 25 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_149 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read45"   --->   Operation 26 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_150 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read44"   --->   Operation 27 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_151 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read43"   --->   Operation 28 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_152 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read42"   --->   Operation 29 'read' 'p_read_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_153 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read41"   --->   Operation 30 'read' 'p_read_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_154 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read40"   --->   Operation 31 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_155 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read39"   --->   Operation 32 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_156 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read38"   --->   Operation 33 'read' 'p_read_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_157 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read37"   --->   Operation 34 'read' 'p_read_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_158 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read36"   --->   Operation 35 'read' 'p_read_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_159 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read35"   --->   Operation 36 'read' 'p_read_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_160 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read34"   --->   Operation 37 'read' 'p_read_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_161 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read33"   --->   Operation 38 'read' 'p_read_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_162 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read32"   --->   Operation 39 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_163 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31"   --->   Operation 40 'read' 'p_read_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_164 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30"   --->   Operation 41 'read' 'p_read_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_165 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 42 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_166 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 43 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_167 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 44 'read' 'p_read_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_168 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 45 'read' 'p_read_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_169 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 46 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_170 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 47 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_171 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 48 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_172 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 49 'read' 'p_read_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_173 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 50 'read' 'p_read_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_174 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 51 'read' 'p_read_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_175 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 52 'read' 'p_read_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_176 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 53 'read' 'p_read_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_177 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 54 'read' 'p_read_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_178 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 55 'read' 'p_read_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_179 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 56 'read' 'p_read_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_180 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 57 'read' 'p_read_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_181 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 58 'read' 'p_read_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_182 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 59 'read' 'p_read_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_183 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 60 'read' 'p_read_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_184 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 61 'read' 'p_read_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_185 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 62 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_186 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 63 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_187 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 64 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_188 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 65 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_189 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 66 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_190 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 67 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_191 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 68 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_192 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 69 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_193 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 70 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_194 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 71 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read_194"   --->   Operation 72 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read_194"   --->   Operation 73 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i8 %p_read_194"   --->   Operation 74 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i8 %p_read_194"   --->   Operation 75 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (3.81ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171_4, i14 16362"   --->   Operation 76 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171, i32 1, i32 13"   --->   Operation 77 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_194, i1 0"   --->   Operation 78 'bitconcatenate' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i9 %mult_V_26"   --->   Operation 79 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i9 %mult_V_26"   --->   Operation 80 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.36ns)   --->   "%sub_ln1171 = sub i10 0, i10 %zext_ln1171_6"   --->   Operation 81 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171, i32 1, i32 9"   --->   Operation 82 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (3.81ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_1, i12 11"   --->   Operation 83 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717, i32 1, i32 11"   --->   Operation 84 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_194, i2 0"   --->   Operation 85 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i10 %tmp"   --->   Operation 86 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.41ns)   --->   "%sub_ln1171_413 = sub i11 %zext_ln1171_2, i11 %zext_ln1171_7"   --->   Operation 87 'sub' 'sub_ln1171_413' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln717_145 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_413, i32 1, i32 10"   --->   Operation 88 'partselect' 'trunc_ln717_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i10 %tmp"   --->   Operation 89 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.41ns)   --->   "%sub_ln717 = sub i11 %zext_ln1171_7, i11 %zext_ln1171_2"   --->   Operation 90 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln717_146 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717, i32 1, i32 10"   --->   Operation 91 'partselect' 'trunc_ln717_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.41ns)   --->   "%sub_ln1171_1 = sub i11 0, i11 %zext_ln1171_7"   --->   Operation 92 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i11 %sub_ln1171_1"   --->   Operation 93 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.48ns)   --->   "%sub_ln1171_2 = sub i12 %sext_ln1171, i12 %zext_ln1171_1"   --->   Operation 94 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln717_147 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_2, i32 1, i32 11"   --->   Operation 95 'partselect' 'trunc_ln717_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln717_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_194, i3 0"   --->   Operation 96 'bitconcatenate' 'shl_ln717_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln717_3 = zext i11 %shl_ln717_1"   --->   Operation 97 'zext' 'zext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln717_4 = zext i9 %mult_V_26"   --->   Operation 98 'zext' 'zext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.48ns)   --->   "%add_ln717 = add i12 %zext_ln717_3, i12 %zext_ln717_4"   --->   Operation 99 'add' 'add_ln717' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717, i32 1, i32 11"   --->   Operation 100 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln717_5 = zext i11 %mult_V_8"   --->   Operation 101 'zext' 'zext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln717_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_194, i4 0"   --->   Operation 102 'bitconcatenate' 'shl_ln717_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln717_6 = zext i12 %shl_ln717_3"   --->   Operation 103 'zext' 'zext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.54ns)   --->   "%sub_ln717_1 = sub i13 %zext_ln717_6, i13 %zext_ln1171"   --->   Operation 104 'sub' 'sub_ln717_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln717_148 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_1, i32 1, i32 12"   --->   Operation 105 'partselect' 'trunc_ln717_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.54ns)   --->   "%sub_ln717_2 = sub i13 %zext_ln717_6, i13 %zext_ln717"   --->   Operation 106 'sub' 'sub_ln717_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_2, i32 1, i32 12"   --->   Operation 107 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln717_6 = sext i12 %mult_V_11"   --->   Operation 108 'sext' 'sext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln717_8 = zext i14 %sext_ln717_6"   --->   Operation 109 'zext' 'zext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_194, i32 1, i32 7"   --->   Operation 110 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.48ns)   --->   "%sub_ln1171_414 = sub i12 %zext_ln1171_1, i12 %zext_ln717_3"   --->   Operation 111 'sub' 'sub_ln1171_414' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln717_150 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_414, i32 1, i32 11"   --->   Operation 112 'partselect' 'trunc_ln717_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (3.81ns)   --->   "%mul_ln717_1 = mul i12 %zext_ln1171_1, i12 13"   --->   Operation 113 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_1, i32 1, i32 11"   --->   Operation 114 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.48ns)   --->   "%sub_ln1171_3 = sub i12 0, i12 %zext_ln717_3"   --->   Operation 115 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i12 %sub_ln1171_3"   --->   Operation 116 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.54ns)   --->   "%sub_ln1171_4 = sub i13 %sext_ln1171_11, i13 %zext_ln1171"   --->   Operation 117 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln717_151 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_4, i32 1, i32 12"   --->   Operation 118 'partselect' 'trunc_ln717_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.54ns)   --->   "%sub_ln1171_6 = sub i13 %sext_ln1171_11, i13 %zext_ln1171_5"   --->   Operation 119 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln717_153 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_6, i32 1, i32 12"   --->   Operation 120 'partselect' 'trunc_ln717_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln717_154 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_3, i32 1, i32 11"   --->   Operation 121 'partselect' 'trunc_ln717_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.54ns)   --->   "%sub_ln717_3 = sub i13 %zext_ln717_6, i13 %zext_ln1171_5"   --->   Operation 122 'sub' 'sub_ln717_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln717_155 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_3, i32 1, i32 12"   --->   Operation 123 'partselect' 'trunc_ln717_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (3.81ns)   --->   "%mul_ln1171_1 = mul i13 %zext_ln1171, i13 8179"   --->   Operation 124 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln717_156 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_1, i32 1, i32 12"   --->   Operation 125 'partselect' 'trunc_ln717_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i8 %p_read_193"   --->   Operation 126 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i8 %p_read_193"   --->   Operation 127 'zext' 'zext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i8 %p_read_193"   --->   Operation 128 'zext' 'zext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mult_V_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_193, i2 0"   --->   Operation 129 'bitconcatenate' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i10 %mult_V_43"   --->   Operation 130 'zext' 'zext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.41ns)   --->   "%sub_ln1171_415 = sub i11 %zext_ln1171_11, i11 %zext_ln1171_12"   --->   Operation 131 'sub' 'sub_ln1171_415' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln717_157 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_415, i32 1, i32 10"   --->   Operation 132 'partselect' 'trunc_ln717_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i10 %mult_V_43"   --->   Operation 133 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.41ns)   --->   "%sub_ln1171_7 = sub i11 0, i11 %zext_ln1171_12"   --->   Operation 134 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln717_10 = sext i11 %sub_ln1171_7"   --->   Operation 135 'sext' 'sext_ln717_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln717_158 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_7, i32 1, i32 10"   --->   Operation 136 'partselect' 'trunc_ln717_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_193, i3 0"   --->   Operation 137 'bitconcatenate' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln717_11 = zext i11 %mult_V_35"   --->   Operation 138 'zext' 'zext_ln717_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i11 %mult_V_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_193, i32 1, i32 7"   --->   Operation 140 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_193, i4 0"   --->   Operation 141 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i12 %shl_ln1171_4"   --->   Operation 142 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.54ns)   --->   "%sub_ln1171_8 = sub i13 %zext_ln1171_13, i13 %zext_ln1171_16"   --->   Operation 143 'sub' 'sub_ln1171_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln717_159 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_8, i32 1, i32 12"   --->   Operation 144 'partselect' 'trunc_ln717_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.54ns)   --->   "%sub_ln1171_9 = sub i13 0, i13 %zext_ln1171_16"   --->   Operation 145 'sub' 'sub_ln1171_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln717_160 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_9, i32 1, i32 12"   --->   Operation 146 'partselect' 'trunc_ln717_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (3.81ns)   --->   "%mul_ln717_2 = mul i12 %zext_ln1171_10, i12 13"   --->   Operation 147 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_2, i32 1, i32 11"   --->   Operation 148 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i10 %mult_V_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.48ns)   --->   "%add_ln717_1 = add i12 %zext_ln717_11, i12 %zext_ln1171_10"   --->   Operation 150 'add' 'add_ln717_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_1, i32 1, i32 11"   --->   Operation 151 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.48ns)   --->   "%sub_ln1171_11 = sub i12 0, i12 %zext_ln717_11"   --->   Operation 152 'sub' 'sub_ln1171_11' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i12 %sub_ln1171_11"   --->   Operation 153 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.54ns)   --->   "%sub_ln1171_12 = sub i13 %sext_ln1171_12, i13 %zext_ln1171_8"   --->   Operation 154 'sub' 'sub_ln1171_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln717_162 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_12, i32 1, i32 12"   --->   Operation 155 'partselect' 'trunc_ln717_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.48ns)   --->   "%sub_ln1171_13 = sub i12 %sext_ln717_10, i12 %zext_ln1171_10"   --->   Operation 156 'sub' 'sub_ln1171_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln717_163 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_13, i32 1, i32 11"   --->   Operation 157 'partselect' 'trunc_ln717_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.54ns)   --->   "%sub_ln1171_416 = sub i13 %zext_ln1171_8, i13 %zext_ln1171_16"   --->   Operation 158 'sub' 'sub_ln1171_416' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln717_164 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_416, i32 1, i32 12"   --->   Operation 159 'partselect' 'trunc_ln717_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (3.81ns)   --->   "%mul_ln717_3 = mul i12 %zext_ln1171_10, i12 11"   --->   Operation 160 'mul' 'mul_ln717_3' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_3, i32 1, i32 11"   --->   Operation 161 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln717_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_193, i1 0"   --->   Operation 162 'bitconcatenate' 'shl_ln717_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln717_13 = zext i9 %shl_ln717_6"   --->   Operation 163 'zext' 'zext_ln717_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.48ns)   --->   "%add_ln717_2 = add i12 %zext_ln717_11, i12 %zext_ln717_13"   --->   Operation 164 'add' 'add_ln717_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_55 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_2, i32 1, i32 11"   --->   Operation 165 'partselect' 'mult_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.54ns)   --->   "%add_ln717_3 = add i13 %zext_ln1171_16, i13 %zext_ln1171_8"   --->   Operation 166 'add' 'add_ln717_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_3, i32 1, i32 12"   --->   Operation 167 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1171_17 = zext i9 %shl_ln717_6"   --->   Operation 168 'zext' 'zext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1171_18 = zext i9 %shl_ln717_6"   --->   Operation 169 'zext' 'zext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.54ns)   --->   "%sub_ln1171_14 = sub i13 %sext_ln1171_12, i13 %zext_ln1171_18"   --->   Operation 170 'sub' 'sub_ln1171_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln717_165 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_14, i32 1, i32 12"   --->   Operation 171 'partselect' 'trunc_ln717_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (3.81ns)   --->   "%mul_ln717_4 = mul i13 %zext_ln1171_8, i13 19"   --->   Operation 172 'mul' 'mul_ln717_4' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_4, i32 1, i32 12"   --->   Operation 173 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (1.36ns)   --->   "%sub_ln1171_15 = sub i10 0, i10 %zext_ln1171_17"   --->   Operation 174 'sub' 'sub_ln1171_15' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln717_166 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_15, i32 1, i32 9"   --->   Operation 175 'partselect' 'trunc_ln717_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1171_19 = zext i8 %p_read_192"   --->   Operation 176 'zext' 'zext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1171_20 = zext i8 %p_read_192"   --->   Operation 177 'zext' 'zext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1171_21 = zext i8 %p_read_192"   --->   Operation 178 'zext' 'zext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1171_22 = zext i8 %p_read_192"   --->   Operation 179 'zext' 'zext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1171_23 = zext i8 %p_read_192"   --->   Operation 180 'zext' 'zext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_192, i3 0"   --->   Operation 181 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1171_24 = zext i11 %shl_ln1171_7"   --->   Operation 182 'zext' 'zext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.48ns)   --->   "%sub_ln1171_16 = sub i12 0, i12 %zext_ln1171_24"   --->   Operation 183 'sub' 'sub_ln1171_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i12 %sub_ln1171_16"   --->   Operation 184 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_192, i1 0"   --->   Operation 185 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1171_25 = zext i9 %shl_ln1171_8"   --->   Operation 186 'zext' 'zext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1171_26 = zext i9 %shl_ln1171_8"   --->   Operation 187 'zext' 'zext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.54ns)   --->   "%sub_ln1171_17 = sub i13 %sext_ln1171_13, i13 %zext_ln1171_26"   --->   Operation 188 'sub' 'sub_ln1171_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln717_167 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_17, i32 1, i32 12"   --->   Operation 189 'partselect' 'trunc_ln717_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln717_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_192, i4 0"   --->   Operation 190 'bitconcatenate' 'shl_ln717_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln717_16 = zext i12 %shl_ln717_8"   --->   Operation 191 'zext' 'zext_ln717_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln717_17 = zext i9 %shl_ln1171_8"   --->   Operation 192 'zext' 'zext_ln717_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.54ns)   --->   "%add_ln717_4 = add i13 %zext_ln717_16, i13 %zext_ln1171_26"   --->   Operation 193 'add' 'add_ln717_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_4, i32 1, i32 12"   --->   Operation 194 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (1.54ns)   --->   "%sub_ln1171_18 = sub i13 0, i13 %zext_ln717_16"   --->   Operation 195 'sub' 'sub_ln1171_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i13 %sub_ln1171_18"   --->   Operation 196 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.53ns)   --->   "%sub_ln1171_19 = sub i14 %sext_ln1171_14, i14 %zext_ln1171_20"   --->   Operation 197 'sub' 'sub_ln1171_19' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln717_168 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_19, i32 1, i32 13"   --->   Operation 198 'partselect' 'trunc_ln717_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.48ns)   --->   "%sub_ln717_4 = sub i12 %zext_ln1171_24, i12 %zext_ln1171_21"   --->   Operation 199 'sub' 'sub_ln717_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%mult_V_69 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_4, i32 1, i32 11"   --->   Operation 200 'partselect' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_192, i32 1, i32 7"   --->   Operation 201 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.36ns)   --->   "%sub_ln1171_20 = sub i10 0, i10 %zext_ln1171_25"   --->   Operation 202 'sub' 'sub_ln1171_20' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln717_170 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_20, i32 1, i32 9"   --->   Operation 203 'partselect' 'trunc_ln717_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.48ns)   --->   "%sub_ln717_5 = sub i12 %zext_ln1171_24, i12 %zext_ln717_17"   --->   Operation 204 'sub' 'sub_ln717_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_74 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_5, i32 1, i32 11"   --->   Operation 205 'partselect' 'mult_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%mult_V_91 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_192, i2 0"   --->   Operation 206 'bitconcatenate' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln717_20 = zext i10 %mult_V_91"   --->   Operation 207 'zext' 'zext_ln717_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.41ns)   --->   "%sub_ln717_6 = sub i11 %zext_ln717_20, i11 %zext_ln1171_23"   --->   Operation 208 'sub' 'sub_ln717_6' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_6, i32 1, i32 10"   --->   Operation 209 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.41ns)   --->   "%add_ln717_5 = add i11 %zext_ln717_20, i11 %zext_ln1171_23"   --->   Operation 210 'add' 'add_ln717_5' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_5, i32 1, i32 10"   --->   Operation 211 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.41ns)   --->   "%sub_ln1171_417 = sub i11 %zext_ln1171_23, i11 %zext_ln717_20"   --->   Operation 212 'sub' 'sub_ln1171_417' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln717_173 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_417, i32 1, i32 10"   --->   Operation 213 'partselect' 'trunc_ln717_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (3.81ns)   --->   "%mul_ln1171_2 = mul i14 %zext_ln1171_20, i14 16363"   --->   Operation 214 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln717_174 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_2, i32 1, i32 13"   --->   Operation 215 'partselect' 'trunc_ln717_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.41ns)   --->   "%sub_ln1171_21 = sub i11 0, i11 %zext_ln717_20"   --->   Operation 216 'sub' 'sub_ln1171_21' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i11 %sub_ln1171_21"   --->   Operation 217 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.48ns)   --->   "%sub_ln1171_22 = sub i12 %sext_ln1171_15, i12 %zext_ln1171_21"   --->   Operation 218 'sub' 'sub_ln1171_22' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln717_175 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_22, i32 1, i32 11"   --->   Operation 219 'partselect' 'trunc_ln717_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (3.81ns)   --->   "%mul_ln1171_3 = mul i13 %zext_ln1171_19, i13 8179"   --->   Operation 220 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln717_176 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_3, i32 1, i32 12"   --->   Operation 221 'partselect' 'trunc_ln717_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (3.81ns)   --->   "%mul_ln717_5 = mul i13 %zext_ln1171_19, i13 23"   --->   Operation 222 'mul' 'mul_ln717_5' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mult_V_89 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_5, i32 1, i32 12"   --->   Operation 223 'partselect' 'mult_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (3.81ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_20, i14 16365"   --->   Operation 224 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln717_177 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_4, i32 1, i32 13"   --->   Operation 225 'partselect' 'trunc_ln717_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.54ns)   --->   "%sub_ln717_7 = sub i13 %zext_ln717_16, i13 %zext_ln1171_26"   --->   Operation 226 'sub' 'sub_ln717_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_7, i32 1, i32 12"   --->   Operation 227 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1171_27 = zext i8 %p_read_191"   --->   Operation 228 'zext' 'zext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1171_28 = zext i8 %p_read_191"   --->   Operation 229 'zext' 'zext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1171_29 = zext i8 %p_read_191"   --->   Operation 230 'zext' 'zext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1171_30 = zext i8 %p_read_191"   --->   Operation 231 'zext' 'zext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%mult_V_124 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_191, i3 0"   --->   Operation 232 'bitconcatenate' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln717_24 = zext i11 %mult_V_124"   --->   Operation 233 'zext' 'zext_ln717_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.48ns)   --->   "%sub_ln717_8 = sub i12 %zext_ln717_24, i12 %zext_ln1171_28"   --->   Operation 234 'sub' 'sub_ln717_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln717_179 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_8, i32 1, i32 11"   --->   Operation 235 'partselect' 'trunc_ln717_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_191, i4 0"   --->   Operation 236 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln717_26 = zext i12 %shl_ln717_s"   --->   Operation 237 'zext' 'zext_ln717_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%mult_V_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_191, i1 0"   --->   Operation 238 'bitconcatenate' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln717_27 = zext i9 %mult_V_102"   --->   Operation 239 'zext' 'zext_ln717_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln717_28 = zext i9 %mult_V_102"   --->   Operation 240 'zext' 'zext_ln717_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.54ns)   --->   "%sub_ln717_9 = sub i13 %zext_ln717_26, i13 %zext_ln717_28"   --->   Operation 241 'sub' 'sub_ln717_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_9, i32 1, i32 12"   --->   Operation 242 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (1.48ns)   --->   "%sub_ln717_10 = sub i12 %zext_ln717_24, i12 %zext_ln717_27"   --->   Operation 243 'sub' 'sub_ln717_10' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_10, i32 1, i32 11"   --->   Operation 244 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln717_25 = sext i11 %mult_V_99"   --->   Operation 245 'sext' 'sext_ln717_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln717_31 = zext i14 %sext_ln717_25"   --->   Operation 246 'zext' 'zext_ln717_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (3.81ns)   --->   "%mul_ln717_6 = mul i12 %zext_ln1171_28, i12 11"   --->   Operation 247 'mul' 'mul_ln717_6' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_6, i32 1, i32 11"   --->   Operation 248 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%mult_V_110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_191, i2 0"   --->   Operation 249 'bitconcatenate' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1171_31 = zext i10 %mult_V_110"   --->   Operation 250 'zext' 'zext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (1.41ns)   --->   "%sub_ln1171_418 = sub i11 %zext_ln1171_30, i11 %zext_ln1171_31"   --->   Operation 251 'sub' 'sub_ln1171_418' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln717_182 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_418, i32 1, i32 10"   --->   Operation 252 'partselect' 'trunc_ln717_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_191, i32 1, i32 7"   --->   Operation 253 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln717_33 = zext i7 %mult_V_103"   --->   Operation 254 'zext' 'zext_ln717_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln717_34 = zext i7 %mult_V_103"   --->   Operation 255 'zext' 'zext_ln717_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.54ns)   --->   "%add_ln717_6 = add i13 %zext_ln717_26, i13 %zext_ln717_28"   --->   Operation 256 'add' 'add_ln717_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_6, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.30ns)   --->   "%sub_ln1171_23 = sub i9 0, i9 %zext_ln1171_29"   --->   Operation 258 'sub' 'sub_ln1171_23' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln717_183 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_23, i32 1, i32 8"   --->   Operation 259 'partselect' 'trunc_ln717_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln717_35 = zext i10 %mult_V_110"   --->   Operation 260 'zext' 'zext_ln717_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (1.48ns)   --->   "%sub_ln1171_419 = sub i12 %zext_ln1171_28, i12 %zext_ln717_24"   --->   Operation 261 'sub' 'sub_ln1171_419' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln717_184 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_419, i32 1, i32 11"   --->   Operation 262 'partselect' 'trunc_ln717_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (1.48ns)   --->   "%sub_ln1171_24 = sub i12 0, i12 %zext_ln717_24"   --->   Operation 263 'sub' 'sub_ln1171_24' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i12 %sub_ln1171_24"   --->   Operation 264 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.54ns)   --->   "%sub_ln1171_25 = sub i13 %sext_ln1171_16, i13 %zext_ln1171_27"   --->   Operation 265 'sub' 'sub_ln1171_25' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln717_185 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_25, i32 1, i32 12"   --->   Operation 266 'partselect' 'trunc_ln717_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (3.81ns)   --->   "%mul_ln1171_5 = mul i13 %zext_ln1171_27, i13 8181"   --->   Operation 267 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln717_186 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_5, i32 1, i32 12"   --->   Operation 268 'partselect' 'trunc_ln717_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1171_32 = zext i9 %mult_V_102"   --->   Operation 269 'zext' 'zext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.36ns)   --->   "%sub_ln1171_26 = sub i10 0, i10 %zext_ln1171_32"   --->   Operation 270 'sub' 'sub_ln1171_26' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln717_187 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_26, i32 1, i32 9"   --->   Operation 271 'partselect' 'trunc_ln717_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (1.54ns)   --->   "%sub_ln717_11 = sub i13 %zext_ln717_26, i13 %zext_ln1171_27"   --->   Operation 272 'sub' 'sub_ln717_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln717_188 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_11, i32 1, i32 12"   --->   Operation 273 'partselect' 'trunc_ln717_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln717_189 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_24, i32 1, i32 11"   --->   Operation 274 'partselect' 'trunc_ln717_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (1.54ns)   --->   "%sub_ln717_12 = sub i13 %zext_ln717_26, i13 %zext_ln717_35"   --->   Operation 275 'sub' 'sub_ln717_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_125 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_12, i32 1, i32 12"   --->   Operation 276 'partselect' 'mult_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1171_34 = zext i8 %p_read_190"   --->   Operation 277 'zext' 'zext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1171_35 = zext i8 %p_read_190"   --->   Operation 278 'zext' 'zext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1171_36 = zext i8 %p_read_190"   --->   Operation 279 'zext' 'zext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1171_37 = zext i8 %p_read_190"   --->   Operation 280 'zext' 'zext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln717_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_190, i4 0"   --->   Operation 281 'bitconcatenate' 'shl_ln717_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln717_38 = zext i12 %shl_ln717_2"   --->   Operation 282 'zext' 'zext_ln717_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (1.54ns)   --->   "%add_ln717_7 = add i13 %zext_ln717_38, i13 %zext_ln1171_36"   --->   Operation 283 'add' 'add_ln717_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_7, i32 1, i32 12"   --->   Operation 284 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_190, i3 0"   --->   Operation 285 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1171_38 = zext i11 %shl_ln1171_s"   --->   Operation 286 'zext' 'zext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (1.48ns)   --->   "%sub_ln1171_27 = sub i12 0, i12 %zext_ln1171_38"   --->   Operation 287 'sub' 'sub_ln1171_27' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i12 %sub_ln1171_27"   --->   Operation 288 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (1.54ns)   --->   "%sub_ln1171_28 = sub i13 %sext_ln1171_17, i13 %zext_ln1171_36"   --->   Operation 289 'sub' 'sub_ln1171_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln717_191 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_28, i32 1, i32 12"   --->   Operation 290 'partselect' 'trunc_ln717_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%mult_V_132 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_190, i32 1, i32 7"   --->   Operation 291 'partselect' 'mult_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.48ns)   --->   "%sub_ln1171_420 = sub i12 %zext_ln1171_35, i12 %zext_ln1171_38"   --->   Operation 292 'sub' 'sub_ln1171_420' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln717_192 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_420, i32 1, i32 11"   --->   Operation 293 'partselect' 'trunc_ln717_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln717_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_190, i2 0"   --->   Operation 294 'bitconcatenate' 'shl_ln717_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln717_39 = zext i10 %shl_ln717_4"   --->   Operation 295 'zext' 'zext_ln717_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln717_40 = zext i10 %shl_ln717_4"   --->   Operation 296 'zext' 'zext_ln717_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (1.54ns)   --->   "%add_ln717_8 = add i13 %zext_ln717_38, i13 %zext_ln717_40"   --->   Operation 297 'add' 'add_ln717_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_8, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (3.81ns)   --->   "%mul_ln1171_6 = mul i13 %zext_ln1171_36, i13 8181"   --->   Operation 299 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln717_193 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_6, i32 1, i32 12"   --->   Operation 300 'partselect' 'trunc_ln717_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln717_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_190, i1 0"   --->   Operation 301 'bitconcatenate' 'shl_ln717_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln717_41 = zext i9 %shl_ln717_5"   --->   Operation 302 'zext' 'zext_ln717_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.48ns)   --->   "%add_ln717_9 = add i12 %zext_ln1171_38, i12 %zext_ln717_41"   --->   Operation 303 'add' 'add_ln717_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_9, i32 1, i32 11"   --->   Operation 304 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln717_42 = zext i11 %mult_V_136"   --->   Operation 305 'zext' 'zext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (3.81ns)   --->   "%mul_ln717_7 = mul i12 %zext_ln1171_35, i12 11"   --->   Operation 306 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_7, i32 1, i32 11"   --->   Operation 307 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (1.41ns)   --->   "%sub_ln1171_421 = sub i11 %zext_ln1171_37, i11 %zext_ln717_39"   --->   Operation 308 'sub' 'sub_ln1171_421' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln717_194 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_421, i32 1, i32 10"   --->   Operation 309 'partselect' 'trunc_ln717_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1171_39 = zext i9 %shl_ln717_5"   --->   Operation 310 'zext' 'zext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (1.54ns)   --->   "%sub_ln1171_29 = sub i13 %zext_ln1171_39, i13 %zext_ln717_38"   --->   Operation 311 'sub' 'sub_ln1171_29' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln717_195 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_29, i32 1, i32 12"   --->   Operation 312 'partselect' 'trunc_ln717_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (1.30ns)   --->   "%sub_ln1171_30 = sub i9 0, i9 %zext_ln1171_34"   --->   Operation 313 'sub' 'sub_ln1171_30' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln717_196 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_30, i32 1, i32 8"   --->   Operation 314 'partselect' 'trunc_ln717_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (1.48ns)   --->   "%sub_ln717_13 = sub i12 %zext_ln1171_38, i12 %zext_ln717_41"   --->   Operation 315 'sub' 'sub_ln717_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln717_197 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_13, i32 1, i32 11"   --->   Operation 316 'partselect' 'trunc_ln717_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (1.41ns)   --->   "%add_ln717_10 = add i11 %zext_ln717_39, i11 %zext_ln1171_37"   --->   Operation 317 'add' 'add_ln717_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%mult_V_153 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_10, i32 1, i32 10"   --->   Operation 318 'partselect' 'mult_V_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (1.54ns)   --->   "%sub_ln717_14 = sub i13 %zext_ln717_38, i13 %zext_ln717_40"   --->   Operation 319 'sub' 'sub_ln717_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%mult_V_159 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_14, i32 1, i32 12"   --->   Operation 320 'partselect' 'mult_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln1171_40 = zext i8 %p_read_189"   --->   Operation 321 'zext' 'zext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1171_41 = zext i8 %p_read_189"   --->   Operation 322 'zext' 'zext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1171_43 = zext i8 %p_read_189"   --->   Operation 323 'zext' 'zext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%mult_V_171 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_189, i3 0"   --->   Operation 324 'bitconcatenate' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1171_45 = zext i11 %mult_V_171"   --->   Operation 325 'zext' 'zext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_189, i1 0"   --->   Operation 326 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln1171_46 = zext i9 %shl_ln1171_2"   --->   Operation 327 'zext' 'zext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln1171_47 = zext i9 %shl_ln1171_2"   --->   Operation 328 'zext' 'zext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln1171_48 = zext i9 %shl_ln1171_2"   --->   Operation 329 'zext' 'zext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (1.48ns)   --->   "%sub_ln1171_31 = sub i12 %zext_ln1171_48, i12 %zext_ln1171_45"   --->   Operation 330 'sub' 'sub_ln1171_31' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln717_199 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_31, i32 1, i32 11"   --->   Operation 331 'partselect' 'trunc_ln717_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln717_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_189, i4 0"   --->   Operation 332 'bitconcatenate' 'shl_ln717_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln717_46 = zext i12 %shl_ln717_7"   --->   Operation 333 'zext' 'zext_ln717_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (1.54ns)   --->   "%add_ln717_11 = add i13 %zext_ln717_46, i13 %zext_ln1171_41"   --->   Operation 334 'add' 'add_ln717_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%mult_V_161 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_11, i32 1, i32 12"   --->   Operation 335 'partselect' 'mult_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (1.48ns)   --->   "%sub_ln1171_32 = sub i12 0, i12 %zext_ln1171_45"   --->   Operation 336 'sub' 'sub_ln1171_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i12 %sub_ln1171_32"   --->   Operation 337 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (1.54ns)   --->   "%sub_ln1171_33 = sub i13 %sext_ln1171_18, i13 %zext_ln1171_47"   --->   Operation 338 'sub' 'sub_ln1171_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln717_200 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_33, i32 1, i32 12"   --->   Operation 339 'partselect' 'trunc_ln717_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (1.48ns)   --->   "%sub_ln1171_422 = sub i12 %zext_ln1171_43, i12 %zext_ln1171_45"   --->   Operation 340 'sub' 'sub_ln1171_422' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln717_201 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_422, i32 1, i32 11"   --->   Operation 341 'partselect' 'trunc_ln717_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (1.54ns)   --->   "%sub_ln717_15 = sub i13 %zext_ln717_46, i13 %zext_ln1171_41"   --->   Operation 342 'sub' 'sub_ln717_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_167 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_15, i32 1, i32 12"   --->   Operation 343 'partselect' 'mult_V_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_189, i2 0"   --->   Operation 344 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln1171_49 = zext i10 %shl_ln1171_3"   --->   Operation 345 'zext' 'zext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (1.41ns)   --->   "%sub_ln1171_34 = sub i11 0, i11 %zext_ln1171_49"   --->   Operation 346 'sub' 'sub_ln1171_34' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i11 %sub_ln1171_34"   --->   Operation 347 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (1.48ns)   --->   "%sub_ln1171_35 = sub i12 %sext_ln1171_19, i12 %zext_ln1171_43"   --->   Operation 348 'sub' 'sub_ln1171_35' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln717_203 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_35, i32 1, i32 11"   --->   Operation 349 'partselect' 'trunc_ln717_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (1.54ns)   --->   "%sub_ln1171_423 = sub i13 %zext_ln1171_41, i13 %zext_ln717_46"   --->   Operation 350 'sub' 'sub_ln1171_423' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln717_204 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_423, i32 1, i32 12"   --->   Operation 351 'partselect' 'trunc_ln717_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (1.54ns)   --->   "%add_ln717_12 = add i13 %zext_ln717_46, i13 %zext_ln1171_47"   --->   Operation 352 'add' 'add_ln717_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_12, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (3.81ns)   --->   "%mul_ln717_8 = mul i13 %zext_ln1171_41, i13 27"   --->   Operation 354 'mul' 'mul_ln717_8' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%mult_V_173 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_8, i32 1, i32 12"   --->   Operation 355 'partselect' 'mult_V_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (3.81ns)   --->   "%mul_ln1171_7 = mul i13 %zext_ln1171_41, i13 8181"   --->   Operation 356 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln717_205 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_7, i32 1, i32 12"   --->   Operation 357 'partselect' 'trunc_ln717_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (3.81ns)   --->   "%mul_ln1171_8 = mul i14 %zext_ln1171_40, i14 16365"   --->   Operation 358 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln717_206 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_8, i32 1, i32 13"   --->   Operation 359 'partselect' 'trunc_ln717_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln717_208 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_34, i32 1, i32 10"   --->   Operation 360 'partselect' 'trunc_ln717_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln717_40 = sext i10 %trunc_ln717_208"   --->   Operation 361 'sext' 'sext_ln717_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%mult_V_182 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_189, i32 1, i32 7"   --->   Operation 362 'partselect' 'mult_V_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i7 %mult_V_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (1.36ns)   --->   "%sub_ln1171_37 = sub i10 0, i10 %zext_ln1171_46"   --->   Operation 364 'sub' 'sub_ln1171_37' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln717_209 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_37, i32 1, i32 9"   --->   Operation 365 'partselect' 'trunc_ln717_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (3.81ns)   --->   "%mul_ln717_9 = mul i13 %zext_ln1171_41, i13 21"   --->   Operation 366 'mul' 'mul_ln717_9' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%mult_V_190 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_9, i32 1, i32 12"   --->   Operation 367 'partselect' 'mult_V_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (3.81ns)   --->   "%mul_ln717_10 = mul i12 %zext_ln1171_43, i12 11"   --->   Operation 368 'mul' 'mul_ln717_10' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_10, i32 1, i32 11"   --->   Operation 369 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1171_50 = zext i8 %p_read_188"   --->   Operation 370 'zext' 'zext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln1171_51 = zext i8 %p_read_188"   --->   Operation 371 'zext' 'zext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln1171_52 = zext i8 %p_read_188"   --->   Operation 372 'zext' 'zext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1171_53 = zext i8 %p_read_188"   --->   Operation 373 'zext' 'zext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1171_54 = zext i8 %p_read_188"   --->   Operation 374 'zext' 'zext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (3.81ns)   --->   "%mul_ln1171_9 = mul i13 %zext_ln1171_54, i13 8179"   --->   Operation 375 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln717_210 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_9, i32 1, i32 12"   --->   Operation 376 'partselect' 'trunc_ln717_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_188, i3 0"   --->   Operation 377 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln1171_55 = zext i11 %shl_ln1171_5"   --->   Operation 378 'zext' 'zext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (1.48ns)   --->   "%sub_ln1171_38 = sub i12 0, i12 %zext_ln1171_55"   --->   Operation 379 'sub' 'sub_ln1171_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i12 %sub_ln1171_38"   --->   Operation 380 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (1.54ns)   --->   "%sub_ln1171_39 = sub i13 %sext_ln1171_20, i13 %zext_ln1171_54"   --->   Operation 381 'sub' 'sub_ln1171_39' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln717_211 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_39, i32 1, i32 12"   --->   Operation 382 'partselect' 'trunc_ln717_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (1.48ns)   --->   "%sub_ln1171_424 = sub i12 %zext_ln1171_52, i12 %zext_ln1171_55"   --->   Operation 383 'sub' 'sub_ln1171_424' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln717_212 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_424, i32 1, i32 11"   --->   Operation 384 'partselect' 'trunc_ln717_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln717_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_188, i4 0"   --->   Operation 385 'bitconcatenate' 'shl_ln717_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln717_50 = zext i12 %shl_ln717_9"   --->   Operation 386 'zext' 'zext_ln717_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (1.54ns)   --->   "%sub_ln717_16 = sub i13 %zext_ln717_50, i13 %zext_ln1171_54"   --->   Operation 387 'sub' 'sub_ln717_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln717_213 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_16, i32 1, i32 12"   --->   Operation 388 'partselect' 'trunc_ln717_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%mult_V_209 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_188, i1 0"   --->   Operation 389 'bitconcatenate' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln717_52 = zext i9 %mult_V_209"   --->   Operation 390 'zext' 'zext_ln717_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln717_53 = zext i9 %mult_V_209"   --->   Operation 391 'zext' 'zext_ln717_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (1.48ns)   --->   "%sub_ln717_17 = sub i12 %zext_ln1171_55, i12 %zext_ln717_53"   --->   Operation 392 'sub' 'sub_ln717_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_17, i32 1, i32 11"   --->   Operation 393 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (1.48ns)   --->   "%sub_ln1171_40 = sub i12 %zext_ln717_53, i12 %zext_ln1171_55"   --->   Operation 394 'sub' 'sub_ln1171_40' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln717_215 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_40, i32 1, i32 11"   --->   Operation 395 'partselect' 'trunc_ln717_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%mult_V_216 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_188, i2 0"   --->   Operation 396 'bitconcatenate' 'mult_V_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln717_56 = zext i10 %mult_V_216"   --->   Operation 397 'zext' 'zext_ln717_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (1.41ns)   --->   "%add_ln717_13 = add i11 %zext_ln717_56, i11 %zext_ln1171_53"   --->   Operation 398 'add' 'add_ln717_13' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%mult_V_200 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_13, i32 1, i32 10"   --->   Operation 399 'partselect' 'mult_V_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (1.30ns)   --->   "%sub_ln1171_41 = sub i9 0, i9 %zext_ln1171_51"   --->   Operation 400 'sub' 'sub_ln1171_41' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln717_216 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_41, i32 1, i32 8"   --->   Operation 401 'partselect' 'trunc_ln717_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (1.54ns)   --->   "%sub_ln717_18 = sub i13 %zext_ln717_50, i13 %zext_ln717_52"   --->   Operation 402 'sub' 'sub_ln717_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_18, i32 1, i32 12"   --->   Operation 403 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (1.54ns)   --->   "%sub_ln1171_42 = sub i13 %sext_ln1171_20, i13 %zext_ln717_52"   --->   Operation 404 'sub' 'sub_ln1171_42' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln717_218 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_42, i32 1, i32 12"   --->   Operation 405 'partselect' 'trunc_ln717_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln1171_56 = zext i10 %mult_V_216"   --->   Operation 406 'zext' 'zext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (1.54ns)   --->   "%sub_ln1171_43 = sub i13 %zext_ln1171_56, i13 %zext_ln717_50"   --->   Operation 407 'sub' 'sub_ln1171_43' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln717_219 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_43, i32 1, i32 12"   --->   Operation 408 'partselect' 'trunc_ln717_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (3.81ns)   --->   "%mul_ln717_11 = mul i12 %zext_ln1171_52, i12 11"   --->   Operation 409 'mul' 'mul_ln717_11' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_11, i32 1, i32 11"   --->   Operation 410 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (1.54ns)   --->   "%add_ln717_14 = add i13 %zext_ln717_50, i13 %zext_ln1171_54"   --->   Operation 411 'add' 'add_ln717_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_14, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1171_57 = zext i8 %p_read_187"   --->   Operation 413 'zext' 'zext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1171_58 = zext i8 %p_read_187"   --->   Operation 414 'zext' 'zext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1171_59 = zext i8 %p_read_187"   --->   Operation 415 'zext' 'zext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln1171_60 = zext i8 %p_read_187"   --->   Operation 416 'zext' 'zext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%shl_ln717_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_187, i3 0"   --->   Operation 417 'bitconcatenate' 'shl_ln717_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln717_59 = zext i11 %shl_ln717_10"   --->   Operation 418 'zext' 'zext_ln717_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%mult_V_241 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_187, i1 0"   --->   Operation 419 'bitconcatenate' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln717_60 = zext i9 %mult_V_241"   --->   Operation 420 'zext' 'zext_ln717_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln717_61 = zext i9 %mult_V_241"   --->   Operation 421 'zext' 'zext_ln717_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (1.48ns)   --->   "%sub_ln717_19 = sub i12 %zext_ln717_59, i12 %zext_ln717_61"   --->   Operation 422 'sub' 'sub_ln717_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_19, i32 1, i32 11"   --->   Operation 423 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln1171_61 = zext i9 %mult_V_241"   --->   Operation 424 'zext' 'zext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (1.48ns)   --->   "%sub_ln1171_44 = sub i12 %zext_ln717_61, i12 %zext_ln717_59"   --->   Operation 425 'sub' 'sub_ln1171_44' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln717_221 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_44, i32 1, i32 11"   --->   Operation 426 'partselect' 'trunc_ln717_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (3.81ns)   --->   "%mul_ln717_12 = mul i13 %zext_ln1171_59, i13 22"   --->   Operation 427 'mul' 'mul_ln717_12' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_12, i32 1, i32 12"   --->   Operation 428 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln717_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_187, i4 0"   --->   Operation 429 'bitconcatenate' 'shl_ln717_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln717_63 = zext i12 %shl_ln717_11"   --->   Operation 430 'zext' 'zext_ln717_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln717_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_187, i2 0"   --->   Operation 431 'bitconcatenate' 'shl_ln717_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln717_64 = zext i10 %shl_ln717_12"   --->   Operation 432 'zext' 'zext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (1.54ns)   --->   "%add_ln717_15 = add i13 %zext_ln717_63, i13 %zext_ln717_64"   --->   Operation 433 'add' 'add_ln717_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_15, i32 1, i32 12"   --->   Operation 434 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (1.48ns)   --->   "%sub_ln1171_45 = sub i12 0, i12 %zext_ln717_59"   --->   Operation 435 'sub' 'sub_ln1171_45' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i12 %sub_ln1171_45"   --->   Operation 436 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (1.54ns)   --->   "%sub_ln1171_46 = sub i13 %sext_ln1171_21, i13 %zext_ln1171_59"   --->   Operation 437 'sub' 'sub_ln1171_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln717_222 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_46, i32 1, i32 12"   --->   Operation 438 'partselect' 'trunc_ln717_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (1.54ns)   --->   "%add_ln717_16 = add i13 %zext_ln717_63, i13 %zext_ln717_60"   --->   Operation 439 'add' 'add_ln717_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_16, i32 1, i32 12"   --->   Operation 440 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (1.36ns)   --->   "%sub_ln1171_47 = sub i10 0, i10 %zext_ln1171_61"   --->   Operation 441 'sub' 'sub_ln1171_47' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln717_223 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_47, i32 1, i32 9"   --->   Operation 442 'partselect' 'trunc_ln717_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (1.54ns)   --->   "%sub_ln1171_48 = sub i13 0, i13 %zext_ln717_63"   --->   Operation 443 'sub' 'sub_ln1171_48' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i13 %sub_ln1171_48"   --->   Operation 444 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (1.53ns)   --->   "%sub_ln1171_49 = sub i14 %sext_ln1171_22, i14 %zext_ln1171_57"   --->   Operation 445 'sub' 'sub_ln1171_49' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln717_224 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_49, i32 1, i32 13"   --->   Operation 446 'partselect' 'trunc_ln717_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_187, i32 1, i32 7"   --->   Operation 447 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (1.54ns)   --->   "%add_ln717_17 = add i13 %zext_ln717_63, i13 %zext_ln1171_59"   --->   Operation 448 'add' 'add_ln717_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%mult_V_240 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_17, i32 1, i32 12"   --->   Operation 449 'partselect' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (3.81ns)   --->   "%mul_ln717_13 = mul i12 %zext_ln1171_58, i12 13"   --->   Operation 450 'mul' 'mul_ln717_13' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%mult_V_242 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_13, i32 1, i32 11"   --->   Operation 451 'partselect' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln1171_62 = zext i10 %shl_ln717_12"   --->   Operation 452 'zext' 'zext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (1.41ns)   --->   "%sub_ln1171_425 = sub i11 %zext_ln1171_60, i11 %zext_ln1171_62"   --->   Operation 453 'sub' 'sub_ln1171_425' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln717_225 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_425, i32 1, i32 10"   --->   Operation 454 'partselect' 'trunc_ln717_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln717_55 = sext i10 %trunc_ln717_225"   --->   Operation 455 'sext' 'sext_ln717_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (1.48ns)   --->   "%add_ln717_18 = add i12 %zext_ln717_59, i12 %zext_ln717_61"   --->   Operation 456 'add' 'add_ln717_18' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%mult_V_246 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_18, i32 1, i32 11"   --->   Operation 457 'partselect' 'mult_V_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (1.48ns)   --->   "%sub_ln1171_426 = sub i12 %zext_ln1171_58, i12 %zext_ln717_59"   --->   Operation 458 'sub' 'sub_ln1171_426' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln717_226 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_426, i32 1, i32 11"   --->   Operation 459 'partselect' 'trunc_ln717_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (1.41ns)   --->   "%sub_ln1171_50 = sub i11 0, i11 %zext_ln1171_62"   --->   Operation 460 'sub' 'sub_ln1171_50' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i11 %sub_ln1171_50"   --->   Operation 461 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (1.48ns)   --->   "%sub_ln1171_51 = sub i12 %sext_ln1171_23, i12 %zext_ln1171_58"   --->   Operation 462 'sub' 'sub_ln1171_51' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln717_227 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_51, i32 1, i32 11"   --->   Operation 463 'partselect' 'trunc_ln717_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (3.81ns)   --->   "%mul_ln717_14 = mul i13 %zext_ln1171_59, i13 26"   --->   Operation 464 'mul' 'mul_ln717_14' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_14, i32 1, i32 12"   --->   Operation 465 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln1171_63 = zext i8 %p_read_186"   --->   Operation 466 'zext' 'zext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln1171_64 = zext i8 %p_read_186"   --->   Operation 467 'zext' 'zext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln1171_65 = zext i8 %p_read_186"   --->   Operation 468 'zext' 'zext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1171_66 = zext i8 %p_read_186"   --->   Operation 469 'zext' 'zext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln1171_67 = zext i8 %p_read_186"   --->   Operation 470 'zext' 'zext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_186, i2 0"   --->   Operation 471 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1171_68 = zext i10 %shl_ln1171_6"   --->   Operation 472 'zext' 'zext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1171_69 = zext i10 %shl_ln1171_6"   --->   Operation 473 'zext' 'zext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (1.41ns)   --->   "%sub_ln1171_52 = sub i11 0, i11 %zext_ln1171_69"   --->   Operation 474 'sub' 'sub_ln1171_52' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln717_228 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_52, i32 1, i32 10"   --->   Operation 475 'partselect' 'trunc_ln717_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i10 %trunc_ln717_228"   --->   Operation 476 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_186, i4 0"   --->   Operation 477 'bitconcatenate' 'shl_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1171_70 = zext i12 %shl_ln1171_9"   --->   Operation 478 'zext' 'zext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (1.54ns)   --->   "%sub_ln1171_53 = sub i13 %zext_ln1171_68, i13 %zext_ln1171_70"   --->   Operation 479 'sub' 'sub_ln1171_53' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln717_229 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_53, i32 1, i32 12"   --->   Operation 480 'partselect' 'trunc_ln717_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (3.81ns)   --->   "%mul_ln1171_10 = mul i13 %zext_ln1171_66, i13 8179"   --->   Operation 481 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln717_230 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_10, i32 1, i32 12"   --->   Operation 482 'partselect' 'trunc_ln717_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln717_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_186, i3 0"   --->   Operation 483 'bitconcatenate' 'shl_ln717_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln717_68 = zext i11 %shl_ln717_13"   --->   Operation 484 'zext' 'zext_ln717_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (1.48ns)   --->   "%sub_ln717_20 = sub i12 %zext_ln717_68, i12 %zext_ln1171_67"   --->   Operation 485 'sub' 'sub_ln717_20' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_20, i32 1, i32 11"   --->   Operation 486 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln717_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_186, i1 0"   --->   Operation 487 'bitconcatenate' 'shl_ln717_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln717_71 = zext i9 %shl_ln717_14"   --->   Operation 488 'zext' 'zext_ln717_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (1.54ns)   --->   "%sub_ln1171_54 = sub i13 0, i13 %zext_ln1171_70"   --->   Operation 489 'sub' 'sub_ln1171_54' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i13 %sub_ln1171_54"   --->   Operation 490 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (1.53ns)   --->   "%sub_ln1171_55 = sub i14 %sext_ln1171_24, i14 %zext_ln1171_65"   --->   Operation 491 'sub' 'sub_ln1171_55' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln717_232 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_55, i32 1, i32 13"   --->   Operation 492 'partselect' 'trunc_ln717_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (1.30ns)   --->   "%sub_ln1171_56 = sub i9 0, i9 %zext_ln1171_64"   --->   Operation 493 'sub' 'sub_ln1171_56' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln717_233 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_56, i32 1, i32 8"   --->   Operation 494 'partselect' 'trunc_ln717_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (1.54ns)   --->   "%sub_ln717_21 = sub i13 %zext_ln1171_70, i13 %zext_ln1171_66"   --->   Operation 495 'sub' 'sub_ln717_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%mult_V_269 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_21, i32 1, i32 12"   --->   Operation 496 'partselect' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (1.48ns)   --->   "%add_ln717_20 = add i12 %zext_ln717_68, i12 %zext_ln1171_67"   --->   Operation 497 'add' 'add_ln717_20' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%mult_V_270 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_20, i32 1, i32 11"   --->   Operation 498 'partselect' 'mult_V_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (1.54ns)   --->   "%add_ln717_21 = add i13 %zext_ln1171_70, i13 %zext_ln717_71"   --->   Operation 499 'add' 'add_ln717_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%mult_V_272 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_21, i32 1, i32 12"   --->   Operation 500 'partselect' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (1.41ns)   --->   "%sub_ln1171_427 = sub i11 %zext_ln1171_63, i11 %zext_ln1171_69"   --->   Operation 501 'sub' 'sub_ln1171_427' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln717_235 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_427, i32 1, i32 10"   --->   Operation 502 'partselect' 'trunc_ln717_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (3.81ns)   --->   "%mul_ln1171_11 = mul i14 %zext_ln1171_65, i14 16363"   --->   Operation 503 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln717_236 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_11, i32 1, i32 13"   --->   Operation 504 'partselect' 'trunc_ln717_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (1.48ns)   --->   "%sub_ln1171_428 = sub i12 %zext_ln1171_67, i12 %zext_ln717_68"   --->   Operation 505 'sub' 'sub_ln1171_428' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln717_240 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_428, i32 1, i32 11"   --->   Operation 506 'partselect' 'trunc_ln717_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln1171_71 = zext i8 %p_read_185"   --->   Operation 507 'zext' 'zext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln1171_73 = zext i8 %p_read_185"   --->   Operation 508 'zext' 'zext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln717_75 = zext i8 %p_read_185"   --->   Operation 509 'zext' 'zext_ln717_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln717_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_185, i4 0"   --->   Operation 510 'bitconcatenate' 'shl_ln717_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln717_76 = zext i12 %shl_ln717_15"   --->   Operation 511 'zext' 'zext_ln717_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (1.54ns)   --->   "%add_ln717_22 = add i13 %zext_ln717_76, i13 %zext_ln1171_71"   --->   Operation 512 'add' 'add_ln717_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_22, i32 1, i32 12"   --->   Operation 513 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (1.54ns)   --->   "%sub_ln717_23 = sub i13 %zext_ln717_76, i13 %zext_ln1171_71"   --->   Operation 514 'sub' 'sub_ln717_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_23, i32 1, i32 12"   --->   Operation 515 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (1.30ns)   --->   "%sub_ln1171_59 = sub i9 0, i9 %zext_ln1171_73"   --->   Operation 516 'sub' 'sub_ln1171_59' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln717_242 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_59, i32 1, i32 8"   --->   Operation 517 'partselect' 'trunc_ln717_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%mult_V_307 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_185, i1 0"   --->   Operation 518 'bitconcatenate' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln1171_74 = zext i9 %mult_V_307"   --->   Operation 519 'zext' 'zext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln1171_75 = zext i9 %mult_V_307"   --->   Operation 520 'zext' 'zext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (1.36ns)   --->   "%sub_ln1171_60 = sub i10 0, i10 %zext_ln1171_75"   --->   Operation 521 'sub' 'sub_ln1171_60' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln717_243 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_60, i32 1, i32 9"   --->   Operation 522 'partselect' 'trunc_ln717_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (1.54ns)   --->   "%add_ln717_23 = add i13 %zext_ln717_76, i13 %zext_ln1171_74"   --->   Operation 523 'add' 'add_ln717_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_23, i32 1, i32 12"   --->   Operation 524 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln717_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_185, i2 0"   --->   Operation 525 'bitconcatenate' 'shl_ln717_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln717_80 = zext i10 %shl_ln717_16"   --->   Operation 526 'zext' 'zext_ln717_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln717_81 = zext i10 %shl_ln717_16"   --->   Operation 527 'zext' 'zext_ln717_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (1.54ns)   --->   "%sub_ln717_24 = sub i13 %zext_ln717_76, i13 %zext_ln717_81"   --->   Operation 528 'sub' 'sub_ln717_24' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%mult_V_296 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_24, i32 1, i32 12"   --->   Operation 529 'partselect' 'mult_V_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (1.54ns)   --->   "%sub_ln1171_61 = sub i13 %zext_ln1171_74, i13 %zext_ln717_76"   --->   Operation 530 'sub' 'sub_ln1171_61' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln717_245 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_61, i32 1, i32 12"   --->   Operation 531 'partselect' 'trunc_ln717_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_300 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_185, i32 1, i32 7"   --->   Operation 532 'partselect' 'mult_V_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (3.81ns)   --->   "%mul_ln1171_12 = mul i13 %zext_ln1171_71, i13 8181"   --->   Operation 533 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln717_246 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_12, i32 1, i32 12"   --->   Operation 534 'partselect' 'trunc_ln717_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (1.41ns)   --->   "%add_ln717_24 = add i11 %zext_ln717_80, i11 %zext_ln717_75"   --->   Operation 535 'add' 'add_ln717_24' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%mult_V_306 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_24, i32 1, i32 10"   --->   Operation 536 'partselect' 'mult_V_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (1.54ns)   --->   "%sub_ln717_27 = sub i13 %zext_ln717_76, i13 %zext_ln1171_74"   --->   Operation 537 'sub' 'sub_ln717_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%mult_V_313 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_27, i32 1, i32 12"   --->   Operation 538 'partselect' 'mult_V_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (1.41ns)   --->   "%sub_ln717_28 = sub i11 %zext_ln717_80, i11 %zext_ln717_75"   --->   Operation 539 'sub' 'sub_ln717_28' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%mult_V_315 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_28, i32 1, i32 10"   --->   Operation 540 'partselect' 'mult_V_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln1171_76 = zext i8 %p_read_184"   --->   Operation 541 'zext' 'zext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln1171_77 = zext i8 %p_read_184"   --->   Operation 542 'zext' 'zext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln1171_78 = zext i8 %p_read_184"   --->   Operation 543 'zext' 'zext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln1171_79 = zext i8 %p_read_184"   --->   Operation 544 'zext' 'zext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_184, i4 0"   --->   Operation 545 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln1171_80 = zext i12 %tmp_s"   --->   Operation 546 'zext' 'zext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (1.54ns)   --->   "%sub_ln1171_429 = sub i13 %zext_ln1171_79, i13 %zext_ln1171_80"   --->   Operation 547 'sub' 'sub_ln1171_429' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln717_252 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_429, i32 1, i32 12"   --->   Operation 548 'partselect' 'trunc_ln717_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln717_75 = sext i12 %trunc_ln717_252"   --->   Operation 549 'sext' 'sext_ln717_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%mult_V_349 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_184, i3 0"   --->   Operation 550 'bitconcatenate' 'mult_V_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln717_90 = zext i11 %mult_V_349"   --->   Operation 551 'zext' 'zext_ln717_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln717_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_184, i1 0"   --->   Operation 552 'bitconcatenate' 'shl_ln717_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln717_91 = zext i9 %shl_ln717_18"   --->   Operation 553 'zext' 'zext_ln717_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln717_92 = zext i9 %shl_ln717_18"   --->   Operation 554 'zext' 'zext_ln717_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (1.48ns)   --->   "%add_ln717_25 = add i12 %zext_ln717_90, i12 %zext_ln717_92"   --->   Operation 555 'add' 'add_ln717_25' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%mult_V_322 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_25, i32 1, i32 11"   --->   Operation 556 'partselect' 'mult_V_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (1.54ns)   --->   "%sub_ln717_30 = sub i13 %zext_ln1171_80, i13 %zext_ln717_91"   --->   Operation 557 'sub' 'sub_ln717_30' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_30, i32 1, i32 12"   --->   Operation 558 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_184, i2 0"   --->   Operation 559 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln1171_81 = zext i10 %shl_ln1171_1"   --->   Operation 560 'zext' 'zext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (1.41ns)   --->   "%sub_ln1171_62 = sub i11 0, i11 %zext_ln1171_81"   --->   Operation 561 'sub' 'sub_ln1171_62' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i11 %sub_ln1171_62"   --->   Operation 562 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (1.48ns)   --->   "%sub_ln1171_63 = sub i12 %sext_ln1171_26, i12 %zext_ln1171_78"   --->   Operation 563 'sub' 'sub_ln1171_63' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln717_254 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_63, i32 1, i32 11"   --->   Operation 564 'partselect' 'trunc_ln717_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln1171_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_184, i5 0"   --->   Operation 565 'bitconcatenate' 'shl_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln1171_82 = zext i13 %shl_ln1171_10"   --->   Operation 566 'zext' 'zext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (1.53ns)   --->   "%sub_ln1171_64 = sub i14 0, i14 %zext_ln1171_82"   --->   Operation 567 'sub' 'sub_ln1171_64' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i14 %sub_ln1171_64"   --->   Operation 568 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln1171_83 = zext i9 %shl_ln717_18"   --->   Operation 569 'zext' 'zext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln1171_84 = zext i9 %shl_ln717_18"   --->   Operation 570 'zext' 'zext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (1.52ns)   --->   "%sub_ln1171_65 = sub i15 %sext_ln1171_27, i15 %zext_ln1171_84"   --->   Operation 571 'sub' 'sub_ln1171_65' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln717_255 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_65, i32 1, i32 14"   --->   Operation 572 'partselect' 'trunc_ln717_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (1.41ns)   --->   "%add_ln717_26 = add i11 %zext_ln1171_81, i11 %zext_ln1171_76"   --->   Operation 573 'add' 'add_ln717_26' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%mult_V_328 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_26, i32 1, i32 10"   --->   Operation 574 'partselect' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (1.30ns)   --->   "%sub_ln1171_66 = sub i9 0, i9 %zext_ln1171_77"   --->   Operation 575 'sub' 'sub_ln1171_66' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln717_256 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_66, i32 1, i32 8"   --->   Operation 576 'partselect' 'trunc_ln717_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (1.36ns)   --->   "%sub_ln1171_67 = sub i10 0, i10 %zext_ln1171_83"   --->   Operation 577 'sub' 'sub_ln1171_67' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln717_257 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_67, i32 1, i32 9"   --->   Operation 578 'partselect' 'trunc_ln717_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (1.41ns)   --->   "%sub_ln1171_430 = sub i11 %zext_ln1171_76, i11 %zext_ln1171_81"   --->   Operation 579 'sub' 'sub_ln1171_430' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln717_258 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_430, i32 1, i32 10"   --->   Operation 580 'partselect' 'trunc_ln717_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (1.48ns)   --->   "%sub_ln1171_68 = sub i12 0, i12 %zext_ln717_90"   --->   Operation 581 'sub' 'sub_ln1171_68' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i12 %sub_ln1171_68"   --->   Operation 582 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (1.54ns)   --->   "%sub_ln1171_69 = sub i13 %sext_ln1171_28, i13 %zext_ln717_91"   --->   Operation 583 'sub' 'sub_ln1171_69' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln717_259 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_69, i32 1, i32 12"   --->   Operation 584 'partselect' 'trunc_ln717_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln717_260 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_68, i32 1, i32 11"   --->   Operation 585 'partselect' 'trunc_ln717_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (1.41ns)   --->   "%sub_ln717_31 = sub i11 %zext_ln1171_81, i11 %zext_ln1171_76"   --->   Operation 586 'sub' 'sub_ln717_31' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%mult_V_341 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_31, i32 1, i32 10"   --->   Operation 587 'partselect' 'mult_V_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (3.81ns)   --->   "%mul_ln717_15 = mul i12 %zext_ln1171_78, i12 11"   --->   Operation 588 'mul' 'mul_ln717_15' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%mult_V_342 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_15, i32 1, i32 11"   --->   Operation 589 'partselect' 'mult_V_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (1.54ns)   --->   "%sub_ln1171_70 = sub i13 %sext_ln1171_28, i13 %zext_ln1171_79"   --->   Operation 590 'sub' 'sub_ln1171_70' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln717_262 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_70, i32 1, i32 12"   --->   Operation 591 'partselect' 'trunc_ln717_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (1.48ns)   --->   "%add_ln717_27 = add i12 %zext_ln717_90, i12 %zext_ln1171_78"   --->   Operation 592 'add' 'add_ln717_27' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%mult_V_347 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_27, i32 1, i32 11"   --->   Operation 593 'partselect' 'mult_V_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (1.48ns)   --->   "%sub_ln717_32 = sub i12 %zext_ln717_90, i12 %zext_ln1171_78"   --->   Operation 594 'sub' 'sub_ln717_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%mult_V_348 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_32, i32 1, i32 11"   --->   Operation 595 'partselect' 'mult_V_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (1.54ns)   --->   "%sub_ln1171_71 = sub i13 %zext_ln717_91, i13 %zext_ln1171_80"   --->   Operation 596 'sub' 'sub_ln1171_71' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln717_264 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_71, i32 1, i32 12"   --->   Operation 597 'partselect' 'trunc_ln717_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln1171_85 = zext i8 %p_read_183"   --->   Operation 598 'zext' 'zext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1171_86 = zext i8 %p_read_183"   --->   Operation 599 'zext' 'zext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1171_87 = zext i8 %p_read_183"   --->   Operation 600 'zext' 'zext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln717_97 = zext i8 %p_read_183"   --->   Operation 601 'zext' 'zext_ln717_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln717_98 = zext i8 %p_read_183"   --->   Operation 602 'zext' 'zext_ln717_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln717_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_183, i4 0"   --->   Operation 603 'bitconcatenate' 'shl_ln717_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln717_99 = zext i12 %shl_ln717_19"   --->   Operation 604 'zext' 'zext_ln717_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (1.54ns)   --->   "%sub_ln717_33 = sub i13 %zext_ln717_99, i13 %zext_ln717_98"   --->   Operation 605 'sub' 'sub_ln717_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_33, i32 1, i32 12"   --->   Operation 606 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln1171_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_183, i1 0"   --->   Operation 607 'bitconcatenate' 'shl_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln1171_88 = zext i9 %shl_ln1171_11"   --->   Operation 608 'zext' 'zext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (1.36ns)   --->   "%sub_ln1171_72 = sub i10 0, i10 %zext_ln1171_88"   --->   Operation 609 'sub' 'sub_ln1171_72' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln717_266 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_72, i32 1, i32 9"   --->   Operation 610 'partselect' 'trunc_ln717_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (3.81ns)   --->   "%mul_ln717_16 = mul i13 %zext_ln717_98, i13 23"   --->   Operation 611 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%mult_V_354 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_16, i32 1, i32 12"   --->   Operation 612 'partselect' 'mult_V_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (3.81ns)   --->   "%mul_ln717_17 = mul i12 %zext_ln1171_86, i12 11"   --->   Operation 613 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%mult_V_357 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_17, i32 1, i32 11"   --->   Operation 614 'partselect' 'mult_V_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln717_103 = zext i9 %shl_ln1171_11"   --->   Operation 615 'zext' 'zext_ln717_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (1.54ns)   --->   "%sub_ln717_34 = sub i13 %zext_ln717_99, i13 %zext_ln717_103"   --->   Operation 616 'sub' 'sub_ln717_34' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_34, i32 1, i32 12"   --->   Operation 617 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln717_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_183, i2 0"   --->   Operation 618 'bitconcatenate' 'shl_ln717_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln717_105 = zext i10 %shl_ln717_20"   --->   Operation 619 'zext' 'zext_ln717_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln717_106 = zext i10 %shl_ln717_20"   --->   Operation 620 'zext' 'zext_ln717_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (1.54ns)   --->   "%add_ln717_28 = add i13 %zext_ln717_99, i13 %zext_ln717_106"   --->   Operation 621 'add' 'add_ln717_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%mult_V_364 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_28, i32 1, i32 12"   --->   Operation 622 'partselect' 'mult_V_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (1.41ns)   --->   "%sub_ln1171_73 = sub i11 0, i11 %zext_ln717_105"   --->   Operation 623 'sub' 'sub_ln1171_73' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i11 %sub_ln1171_73"   --->   Operation 624 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (1.48ns)   --->   "%sub_ln1171_74 = sub i12 %sext_ln1171_29, i12 %zext_ln1171_86"   --->   Operation 625 'sub' 'sub_ln1171_74' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln717_268 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_74, i32 1, i32 11"   --->   Operation 626 'partselect' 'trunc_ln717_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_183, i3 0"   --->   Operation 627 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln1171_89 = zext i11 %tmp_1"   --->   Operation 628 'zext' 'zext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (1.48ns)   --->   "%sub_ln1171_431 = sub i12 %zext_ln1171_86, i12 %zext_ln1171_89"   --->   Operation 629 'sub' 'sub_ln1171_431' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln717_269 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_431, i32 1, i32 11"   --->   Operation 630 'partselect' 'trunc_ln717_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (1.54ns)   --->   "%add_ln717_29 = add i13 %zext_ln717_99, i13 %zext_ln717_98"   --->   Operation 631 'add' 'add_ln717_29' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%mult_V_373 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_29, i32 1, i32 12"   --->   Operation 632 'partselect' 'mult_V_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln717_270 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_73, i32 1, i32 10"   --->   Operation 633 'partselect' 'trunc_ln717_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (1.30ns)   --->   "%sub_ln1171_75 = sub i9 0, i9 %zext_ln1171_87"   --->   Operation 634 'sub' 'sub_ln1171_75' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln717_271 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_75, i32 1, i32 8"   --->   Operation 635 'partselect' 'trunc_ln717_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (1.41ns)   --->   "%sub_ln717_35 = sub i11 %zext_ln717_105, i11 %zext_ln717_97"   --->   Operation 636 'sub' 'sub_ln717_35' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%mult_V_376 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_35, i32 1, i32 10"   --->   Operation 637 'partselect' 'mult_V_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (3.81ns)   --->   "%mul_ln717_18 = mul i13 %zext_ln717_98, i13 19"   --->   Operation 638 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%mult_V_380 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_18, i32 1, i32 12"   --->   Operation 639 'partselect' 'mult_V_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (3.81ns)   --->   "%mul_ln1171_13 = mul i14 %zext_ln1171_85, i14 16365"   --->   Operation 640 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln717_273 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_13, i32 1, i32 13"   --->   Operation 641 'partselect' 'trunc_ln717_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln1171_90 = zext i8 %p_read_182"   --->   Operation 642 'zext' 'zext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln1171_92 = zext i8 %p_read_182"   --->   Operation 643 'zext' 'zext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln1171_93 = zext i8 %p_read_182"   --->   Operation 644 'zext' 'zext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln1171_94 = zext i8 %p_read_182"   --->   Operation 645 'zext' 'zext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (3.81ns)   --->   "%mul_ln717_19 = mul i12 %zext_ln1171_92, i12 13"   --->   Operation 646 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%mult_V_384 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_19, i32 1, i32 11"   --->   Operation 647 'partselect' 'mult_V_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (3.81ns)   --->   "%mul_ln717_20 = mul i13 %zext_ln1171_94, i13 19"   --->   Operation 648 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%mult_V_385 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_20, i32 1, i32 12"   --->   Operation 649 'partselect' 'mult_V_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (3.81ns)   --->   "%mul_ln1171_14 = mul i13 %zext_ln1171_94, i13 8181"   --->   Operation 650 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln717_274 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_14, i32 1, i32 12"   --->   Operation 651 'partselect' 'trunc_ln717_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_182, i2 0"   --->   Operation 652 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln1171_95 = zext i10 %tmp_2"   --->   Operation 653 'zext' 'zext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (1.41ns)   --->   "%sub_ln1171_432 = sub i11 %zext_ln1171_93, i11 %zext_ln1171_95"   --->   Operation 654 'sub' 'sub_ln1171_432' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln717_275 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_432, i32 1, i32 10"   --->   Operation 655 'partselect' 'trunc_ln717_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%mult_V_388 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_182, i1 0"   --->   Operation 656 'bitconcatenate' 'mult_V_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln717_108 = zext i9 %mult_V_388"   --->   Operation 657 'zext' 'zext_ln717_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (3.81ns)   --->   "%mul_ln1171_15 = mul i13 %zext_ln1171_94, i13 8179"   --->   Operation 658 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln717_276 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_15, i32 1, i32 12"   --->   Operation 659 'partselect' 'trunc_ln717_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%shl_ln717_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_182, i4 0"   --->   Operation 660 'bitconcatenate' 'shl_ln717_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln717_110 = zext i12 %shl_ln717_21"   --->   Operation 661 'zext' 'zext_ln717_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (1.54ns)   --->   "%add_ln717_30 = add i13 %zext_ln717_110, i13 %zext_ln1171_94"   --->   Operation 662 'add' 'add_ln717_30' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%mult_V_390 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_30, i32 1, i32 12"   --->   Operation 663 'partselect' 'mult_V_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (1.54ns)   --->   "%sub_ln1171_76 = sub i13 0, i13 %zext_ln717_110"   --->   Operation 664 'sub' 'sub_ln1171_76' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln717_277 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_76, i32 1, i32 12"   --->   Operation 665 'partselect' 'trunc_ln717_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln717_93 = sext i12 %trunc_ln717_277"   --->   Operation 666 'sext' 'sext_ln717_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (3.81ns)   --->   "%mul_ln717_21 = mul i12 %zext_ln1171_92, i12 11"   --->   Operation 667 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%mult_V_392 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_21, i32 1, i32 11"   --->   Operation 668 'partselect' 'mult_V_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln1171_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_182, i3 0"   --->   Operation 669 'bitconcatenate' 'shl_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln1171_96 = zext i11 %shl_ln1171_12"   --->   Operation 670 'zext' 'zext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (1.48ns)   --->   "%sub_ln1171_77 = sub i12 %zext_ln717_108, i12 %zext_ln1171_96"   --->   Operation 671 'sub' 'sub_ln1171_77' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln717_278 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_77, i32 1, i32 11"   --->   Operation 672 'partselect' 'trunc_ln717_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln1171_97 = zext i10 %tmp_2"   --->   Operation 673 'zext' 'zext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (1.54ns)   --->   "%sub_ln1171_78 = sub i13 %zext_ln1171_97, i13 %zext_ln717_110"   --->   Operation 674 'sub' 'sub_ln1171_78' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln717_279 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_78, i32 1, i32 12"   --->   Operation 675 'partselect' 'trunc_ln717_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (1.41ns)   --->   "%sub_ln1171_79 = sub i11 0, i11 %zext_ln1171_95"   --->   Operation 676 'sub' 'sub_ln1171_79' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i11 %sub_ln1171_79"   --->   Operation 677 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (1.48ns)   --->   "%sub_ln1171_80 = sub i12 %sext_ln1171_30, i12 %zext_ln1171_92"   --->   Operation 678 'sub' 'sub_ln1171_80' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln717_280 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_80, i32 1, i32 11"   --->   Operation 679 'partselect' 'trunc_ln717_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (1.48ns)   --->   "%sub_ln717_36 = sub i12 %zext_ln1171_96, i12 %zext_ln1171_92"   --->   Operation 680 'sub' 'sub_ln717_36' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%mult_V_401 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_36, i32 1, i32 11"   --->   Operation 681 'partselect' 'mult_V_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln717_95 = sext i11 %mult_V_401"   --->   Operation 682 'sext' 'sext_ln717_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln717_113 = zext i14 %sext_ln717_95"   --->   Operation 683 'zext' 'zext_ln717_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (1.48ns)   --->   "%sub_ln717_37 = sub i12 %zext_ln1171_96, i12 %zext_ln717_108"   --->   Operation 684 'sub' 'sub_ln717_37' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%mult_V_402 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_37, i32 1, i32 11"   --->   Operation 685 'partselect' 'mult_V_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln717_283 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_79, i32 1, i32 10"   --->   Operation 686 'partselect' 'trunc_ln717_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (3.81ns)   --->   "%mul_ln1171_16 = mul i14 %zext_ln1171_90, i14 16359"   --->   Operation 687 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln717_285 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_16, i32 1, i32 13"   --->   Operation 688 'partselect' 'trunc_ln717_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (1.54ns)   --->   "%sub_ln717_38 = sub i13 %zext_ln717_110, i13 %zext_ln1171_97"   --->   Operation 689 'sub' 'sub_ln717_38' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%mult_V_412 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_38, i32 1, i32 12"   --->   Operation 690 'partselect' 'mult_V_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (3.81ns)   --->   "%mul_ln717_22 = mul i13 %zext_ln1171_94, i13 21"   --->   Operation 691 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%mult_V_413 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_22, i32 1, i32 12"   --->   Operation 692 'partselect' 'mult_V_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (1.48ns)   --->   "%add_ln717_31 = add i12 %zext_ln1171_96, i12 %zext_ln1171_92"   --->   Operation 693 'add' 'add_ln717_31' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%mult_V_415 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_31, i32 1, i32 11"   --->   Operation 694 'partselect' 'mult_V_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln1171_98 = zext i8 %p_read_181"   --->   Operation 695 'zext' 'zext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln1171_99 = zext i8 %p_read_181"   --->   Operation 696 'zext' 'zext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%mult_V_436 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_181, i1 0"   --->   Operation 697 'bitconcatenate' 'mult_V_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln1171_100 = zext i9 %mult_V_436"   --->   Operation 698 'zext' 'zext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (1.36ns)   --->   "%sub_ln1171_82 = sub i10 0, i10 %zext_ln1171_100"   --->   Operation 699 'sub' 'sub_ln1171_82' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln717_287 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_82, i32 1, i32 9"   --->   Operation 700 'partselect' 'trunc_ln717_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln717_117 = zext i8 %p_read_181"   --->   Operation 701 'zext' 'zext_ln717_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%shl_ln717_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_181, i3 0"   --->   Operation 702 'bitconcatenate' 'shl_ln717_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln717_118 = zext i11 %shl_ln717_22"   --->   Operation 703 'zext' 'zext_ln717_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (1.48ns)   --->   "%add_ln717_32 = add i12 %zext_ln717_118, i12 %zext_ln1171_98"   --->   Operation 704 'add' 'add_ln717_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%mult_V_419 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_32, i32 1, i32 11"   --->   Operation 705 'partselect' 'mult_V_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%mult_V_442 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_181, i2 0"   --->   Operation 706 'bitconcatenate' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln1171_101 = zext i10 %mult_V_442"   --->   Operation 707 'zext' 'zext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln1171_102 = zext i10 %mult_V_442"   --->   Operation 708 'zext' 'zext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (1.41ns)   --->   "%sub_ln1171_83 = sub i11 0, i11 %zext_ln1171_102"   --->   Operation 709 'sub' 'sub_ln1171_83' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln717_288 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_83, i32 1, i32 10"   --->   Operation 710 'partselect' 'trunc_ln717_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (3.81ns)   --->   "%mul_ln1171_17 = mul i13 %zext_ln1171_99, i13 8181"   --->   Operation 711 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln717_289 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_17, i32 1, i32 12"   --->   Operation 712 'partselect' 'trunc_ln717_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln717_119 = zext i10 %mult_V_442"   --->   Operation 713 'zext' 'zext_ln717_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (1.41ns)   --->   "%add_ln717_33 = add i11 %zext_ln1171_102, i11 %zext_ln717_117"   --->   Operation 714 'add' 'add_ln717_33' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%mult_V_429 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_33, i32 1, i32 10"   --->   Operation 715 'partselect' 'mult_V_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln717_120 = zext i9 %mult_V_436"   --->   Operation 716 'zext' 'zext_ln717_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln717_121 = zext i9 %mult_V_436"   --->   Operation 717 'zext' 'zext_ln717_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (1.48ns)   --->   "%sub_ln717_39 = sub i12 %zext_ln717_118, i12 %zext_ln717_121"   --->   Operation 718 'sub' 'sub_ln717_39' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%mult_V_430 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_39, i32 1, i32 11"   --->   Operation 719 'partselect' 'mult_V_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%shl_ln1171_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_181, i4 0"   --->   Operation 720 'bitconcatenate' 'shl_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1171_103 = zext i12 %shl_ln1171_13"   --->   Operation 721 'zext' 'zext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (1.54ns)   --->   "%sub_ln1171_84 = sub i13 0, i13 %zext_ln1171_103"   --->   Operation 722 'sub' 'sub_ln1171_84' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i13 %sub_ln1171_84"   --->   Operation 723 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (1.53ns)   --->   "%sub_ln1171_85 = sub i14 %sext_ln1171_31, i14 %zext_ln1171_101"   --->   Operation 724 'sub' 'sub_ln1171_85' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln717_291 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_85, i32 1, i32 13"   --->   Operation 725 'partselect' 'trunc_ln717_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (1.54ns)   --->   "%sub_ln717_40 = sub i13 %zext_ln1171_103, i13 %zext_ln717_120"   --->   Operation 726 'sub' 'sub_ln717_40' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%mult_V_433 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_40, i32 1, i32 12"   --->   Operation 727 'partselect' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln717_105 = sext i12 %mult_V_433"   --->   Operation 728 'sext' 'sext_ln717_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln717_123 = zext i14 %sext_ln717_105"   --->   Operation 729 'zext' 'zext_ln717_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (1.54ns)   --->   "%add_ln717_34 = add i13 %zext_ln1171_103, i13 %zext_ln717_119"   --->   Operation 730 'add' 'add_ln717_34' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%mult_V_435 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_34, i32 1, i32 12"   --->   Operation 731 'partselect' 'mult_V_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln42_59 = zext i9 %mult_V_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'zext' 'zext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%mult_V_437 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_181, i32 1, i32 7"   --->   Operation 733 'partselect' 'mult_V_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (3.81ns)   --->   "%mul_ln717_23 = mul i12 %zext_ln1171_98, i12 11"   --->   Operation 734 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%mult_V_441 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_23, i32 1, i32 11"   --->   Operation 735 'partselect' 'mult_V_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (3.81ns)   --->   "%mul_ln1171_18 = mul i13 %zext_ln1171_99, i13 8179"   --->   Operation 736 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln717_293 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_18, i32 1, i32 12"   --->   Operation 737 'partselect' 'trunc_ln717_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln1171_104 = zext i8 %p_read_180"   --->   Operation 738 'zext' 'zext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln1171_105 = zext i8 %p_read_180"   --->   Operation 739 'zext' 'zext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln1171_106 = zext i8 %p_read_180"   --->   Operation 740 'zext' 'zext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%mult_V_448 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_180, i1 0"   --->   Operation 741 'bitconcatenate' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln717_124 = zext i9 %mult_V_448"   --->   Operation 742 'zext' 'zext_ln717_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln717_125 = zext i9 %mult_V_448"   --->   Operation 743 'zext' 'zext_ln717_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%shl_ln717_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_180, i2 0"   --->   Operation 744 'bitconcatenate' 'shl_ln717_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln717_126 = zext i10 %shl_ln717_23"   --->   Operation 745 'zext' 'zext_ln717_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (1.41ns)   --->   "%sub_ln717_41 = sub i11 %zext_ln717_126, i11 %zext_ln1171_104"   --->   Operation 746 'sub' 'sub_ln717_41' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_41, i32 1, i32 10"   --->   Operation 747 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%mult_V_465 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_180, i3 0"   --->   Operation 748 'bitconcatenate' 'mult_V_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln717_128 = zext i11 %mult_V_465"   --->   Operation 749 'zext' 'zext_ln717_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (1.48ns)   --->   "%sub_ln717_42 = sub i12 %zext_ln717_128, i12 %zext_ln717_125"   --->   Operation 750 'sub' 'sub_ln717_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%mult_V_450 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_42, i32 1, i32 11"   --->   Operation 751 'partselect' 'mult_V_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (1.48ns)   --->   "%sub_ln1171_433 = sub i12 %zext_ln1171_106, i12 %zext_ln717_128"   --->   Operation 752 'sub' 'sub_ln1171_433' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln717_296 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_433, i32 1, i32 11"   --->   Operation 753 'partselect' 'trunc_ln717_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%mult_V_452 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_180, i32 1, i32 7"   --->   Operation 754 'partselect' 'mult_V_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln717_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_180, i4 0"   --->   Operation 755 'bitconcatenate' 'shl_ln717_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln717_131 = zext i12 %shl_ln717_24"   --->   Operation 756 'zext' 'zext_ln717_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (1.54ns)   --->   "%add_ln717_35 = add i13 %zext_ln717_131, i13 %zext_ln1171_105"   --->   Operation 757 'add' 'add_ln717_35' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_35, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (3.81ns)   --->   "%mul_ln1171_19 = mul i13 %zext_ln1171_105, i13 8179"   --->   Operation 759 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln717_297 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_19, i32 1, i32 12"   --->   Operation 760 'partselect' 'trunc_ln717_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (1.48ns)   --->   "%sub_ln1171_86 = sub i12 0, i12 %zext_ln717_128"   --->   Operation 761 'sub' 'sub_ln1171_86' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i12 %sub_ln1171_86"   --->   Operation 762 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (1.54ns)   --->   "%sub_ln1171_87 = sub i13 %sext_ln1171_32, i13 %zext_ln717_124"   --->   Operation 763 'sub' 'sub_ln1171_87' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln717_298 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_87, i32 1, i32 12"   --->   Operation 764 'partselect' 'trunc_ln717_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (1.54ns)   --->   "%sub_ln1171_88 = sub i13 %sext_ln1171_32, i13 %zext_ln1171_105"   --->   Operation 765 'sub' 'sub_ln1171_88' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln717_299 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_88, i32 1, i32 12"   --->   Operation 766 'partselect' 'trunc_ln717_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (1.48ns)   --->   "%sub_ln1171_89 = sub i12 %zext_ln717_125, i12 %zext_ln717_128"   --->   Operation 767 'sub' 'sub_ln1171_89' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln717_300 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_89, i32 1, i32 11"   --->   Operation 768 'partselect' 'trunc_ln717_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (1.48ns)   --->   "%add_ln717_36 = add i12 %zext_ln717_128, i12 %zext_ln717_125"   --->   Operation 769 'add' 'add_ln717_36' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%mult_V_466 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_36, i32 1, i32 11"   --->   Operation 770 'partselect' 'mult_V_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (1.48ns)   --->   "%add_ln717_37 = add i12 %zext_ln717_128, i12 %zext_ln1171_106"   --->   Operation 771 'add' 'add_ln717_37' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_37, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (1.54ns)   --->   "%sub_ln717_43 = sub i13 %zext_ln717_131, i13 %zext_ln717_124"   --->   Operation 773 'sub' 'sub_ln717_43' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%mult_V_473 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_43, i32 1, i32 12"   --->   Operation 774 'partselect' 'mult_V_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln1171_108 = zext i10 %shl_ln717_23"   --->   Operation 775 'zext' 'zext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (1.54ns)   --->   "%sub_ln1171_91 = sub i13 %zext_ln1171_108, i13 %zext_ln717_131"   --->   Operation 776 'sub' 'sub_ln1171_91' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln717_303 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_91, i32 1, i32 12"   --->   Operation 777 'partselect' 'trunc_ln717_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (1.41ns)   --->   "%sub_ln1171_434 = sub i11 %zext_ln1171_104, i11 %zext_ln717_126"   --->   Operation 778 'sub' 'sub_ln1171_434' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln717_304 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_434, i32 1, i32 10"   --->   Operation 779 'partselect' 'trunc_ln717_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln1171_109 = zext i8 %p_read_179"   --->   Operation 780 'zext' 'zext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln1171_110 = zext i8 %p_read_179"   --->   Operation 781 'zext' 'zext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln1171_111 = zext i8 %p_read_179"   --->   Operation 782 'zext' 'zext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln1171_112 = zext i8 %p_read_179"   --->   Operation 783 'zext' 'zext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln1171_113 = zext i8 %p_read_179"   --->   Operation 784 'zext' 'zext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%shl_ln1171_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_179, i3 0"   --->   Operation 785 'bitconcatenate' 'shl_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln1171_114 = zext i11 %shl_ln1171_14"   --->   Operation 786 'zext' 'zext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (1.48ns)   --->   "%sub_ln1171_92 = sub i12 0, i12 %zext_ln1171_114"   --->   Operation 787 'sub' 'sub_ln1171_92' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln717_305 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_92, i32 1, i32 11"   --->   Operation 788 'partselect' 'trunc_ln717_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%shl_ln717_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_179, i4 0"   --->   Operation 789 'bitconcatenate' 'shl_ln717_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln717_133 = zext i12 %shl_ln717_25"   --->   Operation 790 'zext' 'zext_ln717_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%shl_ln717_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_179, i2 0"   --->   Operation 791 'bitconcatenate' 'shl_ln717_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln717_134 = zext i10 %shl_ln717_26"   --->   Operation 792 'zext' 'zext_ln717_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln717_135 = zext i10 %shl_ln717_26"   --->   Operation 793 'zext' 'zext_ln717_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (1.54ns)   --->   "%sub_ln717_44 = sub i13 %zext_ln717_133, i13 %zext_ln717_135"   --->   Operation 794 'sub' 'sub_ln717_44' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%mult_V_481 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_44, i32 1, i32 12"   --->   Operation 795 'partselect' 'mult_V_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (1.30ns)   --->   "%sub_ln1171_93 = sub i9 0, i9 %zext_ln1171_112"   --->   Operation 796 'sub' 'sub_ln1171_93' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln717_307 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_93, i32 1, i32 8"   --->   Operation 797 'partselect' 'trunc_ln717_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (1.54ns)   --->   "%sub_ln1171_94 = sub i13 0, i13 %zext_ln717_133"   --->   Operation 798 'sub' 'sub_ln1171_94' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i13 %sub_ln1171_94"   --->   Operation 799 'sext' 'sext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln1171_115 = zext i10 %shl_ln717_26"   --->   Operation 800 'zext' 'zext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (1.53ns)   --->   "%sub_ln1171_95 = sub i14 %sext_ln1171_33, i14 %zext_ln1171_115"   --->   Operation 801 'sub' 'sub_ln1171_95' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln717_308 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_95, i32 1, i32 13"   --->   Operation 802 'partselect' 'trunc_ln717_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (3.81ns)   --->   "%mul_ln1171_20 = mul i13 %zext_ln1171_110, i13 8179"   --->   Operation 803 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln717_309 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_20, i32 1, i32 12"   --->   Operation 804 'partselect' 'trunc_ln717_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%mult_V_501 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_179, i1 0"   --->   Operation 805 'bitconcatenate' 'mult_V_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln1171_116 = zext i9 %mult_V_501"   --->   Operation 806 'zext' 'zext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (1.36ns)   --->   "%sub_ln1171_96 = sub i10 0, i10 %zext_ln1171_116"   --->   Operation 807 'sub' 'sub_ln1171_96' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln717_310 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_96, i32 1, i32 9"   --->   Operation 808 'partselect' 'trunc_ln717_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (1.41ns)   --->   "%add_ln717_38 = add i11 %zext_ln717_134, i11 %zext_ln1171_113"   --->   Operation 809 'add' 'add_ln717_38' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%mult_V_486 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_38, i32 1, i32 10"   --->   Operation 810 'partselect' 'mult_V_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln42_67 = zext i10 %mult_V_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'zext' 'zext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (3.81ns)   --->   "%mul_ln717_24 = mul i12 %zext_ln1171_111, i12 11"   --->   Operation 812 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%mult_V_488 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_24, i32 1, i32 11"   --->   Operation 813 'partselect' 'mult_V_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (1.54ns)   --->   "%sub_ln1171_97 = sub i13 %zext_ln717_135, i13 %zext_ln717_133"   --->   Operation 814 'sub' 'sub_ln1171_97' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln717_311 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_97, i32 1, i32 12"   --->   Operation 815 'partselect' 'trunc_ln717_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (3.81ns)   --->   "%mul_ln1171_21 = mul i14 %zext_ln1171_109, i14 16361"   --->   Operation 816 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln717_312 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_21, i32 1, i32 13"   --->   Operation 817 'partselect' 'trunc_ln717_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%shl_ln717_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_179, i5 0"   --->   Operation 818 'bitconcatenate' 'shl_ln717_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln717_139 = zext i13 %shl_ln717_27"   --->   Operation 819 'zext' 'zext_ln717_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (1.53ns)   --->   "%add_ln717_39 = add i14 %zext_ln717_139, i14 %zext_ln1171_109"   --->   Operation 820 'add' 'add_ln717_39' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%mult_V_494 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_39, i32 1, i32 13"   --->   Operation 821 'partselect' 'mult_V_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (1.53ns)   --->   "%sub_ln1171_98 = sub i14 %sext_ln1171_33, i14 %zext_ln1171_109"   --->   Operation 822 'sub' 'sub_ln1171_98' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln717_313 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_98, i32 1, i32 13"   --->   Operation 823 'partselect' 'trunc_ln717_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln717_140 = zext i11 %shl_ln1171_14"   --->   Operation 824 'zext' 'zext_ln717_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (1.53ns)   --->   "%sub_ln717_45 = sub i14 %zext_ln717_139, i14 %zext_ln717_140"   --->   Operation 825 'sub' 'sub_ln717_45' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%mult_V_499 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_45, i32 1, i32 13"   --->   Operation 826 'partselect' 'mult_V_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%mult_V_500 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_179, i32 1, i32 7"   --->   Operation 827 'partselect' 'mult_V_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln717_143 = zext i9 %mult_V_501"   --->   Operation 828 'zext' 'zext_ln717_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln717_144 = zext i9 %mult_V_501"   --->   Operation 829 'zext' 'zext_ln717_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (1.54ns)   --->   "%sub_ln717_46 = sub i13 %zext_ln717_133, i13 %zext_ln717_144"   --->   Operation 830 'sub' 'sub_ln717_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%mult_V_506 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_46, i32 1, i32 12"   --->   Operation 831 'partselect' 'mult_V_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (1.53ns)   --->   "%sub_ln717_47 = sub i14 %zext_ln717_139, i14 %zext_ln717_143"   --->   Operation 832 'sub' 'sub_ln717_47' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%mult_V_510 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_47, i32 1, i32 13"   --->   Operation 833 'partselect' 'mult_V_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln1171_118 = zext i8 %p_read_178"   --->   Operation 834 'zext' 'zext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln1171_119 = zext i8 %p_read_178"   --->   Operation 835 'zext' 'zext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln717_148 = zext i8 %p_read_178"   --->   Operation 836 'zext' 'zext_ln717_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (3.81ns)   --->   "%mul_ln717_25 = mul i12 %zext_ln717_148, i12 11"   --->   Operation 837 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%mult_V_513 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_25, i32 1, i32 11"   --->   Operation 838 'partselect' 'mult_V_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%mult_V_520 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_178, i1 0"   --->   Operation 839 'bitconcatenate' 'mult_V_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln1171_121 = zext i9 %mult_V_520"   --->   Operation 840 'zext' 'zext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (1.36ns)   --->   "%sub_ln1171_99 = sub i10 0, i10 %zext_ln1171_121"   --->   Operation 841 'sub' 'sub_ln1171_99' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln717_317 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_99, i32 1, i32 9"   --->   Operation 842 'partselect' 'trunc_ln717_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln1171_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_178, i3 0"   --->   Operation 843 'bitconcatenate' 'shl_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln1171_122 = zext i11 %shl_ln1171_15"   --->   Operation 844 'zext' 'zext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (1.48ns)   --->   "%sub_ln1171_100 = sub i12 0, i12 %zext_ln1171_122"   --->   Operation 845 'sub' 'sub_ln1171_100' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%mult_V_536 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_178, i2 0"   --->   Operation 846 'bitconcatenate' 'mult_V_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln717_150 = zext i10 %mult_V_536"   --->   Operation 847 'zext' 'zext_ln717_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln717_151 = zext i10 %mult_V_536"   --->   Operation 848 'zext' 'zext_ln717_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (1.41ns)   --->   "%sub_ln717_48 = sub i11 %zext_ln717_151, i11 %zext_ln1171_118"   --->   Operation 849 'sub' 'sub_ln717_48' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%mult_V_517 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_48, i32 1, i32 10"   --->   Operation 850 'partselect' 'mult_V_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (1.30ns)   --->   "%sub_ln1171_102 = sub i9 0, i9 %zext_ln1171_119"   --->   Operation 851 'sub' 'sub_ln1171_102' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln717_320 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_102, i32 1, i32 8"   --->   Operation 852 'partselect' 'trunc_ln717_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (1.48ns)   --->   "%sub_ln717_49 = sub i12 %zext_ln1171_122, i12 %zext_ln717_148"   --->   Operation 853 'sub' 'sub_ln717_49' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln717_321 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_49, i32 1, i32 11"   --->   Operation 854 'partselect' 'trunc_ln717_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%shl_ln717_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_178, i4 0"   --->   Operation 855 'bitconcatenate' 'shl_ln717_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln717_154 = zext i12 %shl_ln717_28"   --->   Operation 856 'zext' 'zext_ln717_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (1.54ns)   --->   "%sub_ln717_50 = sub i13 %zext_ln717_154, i13 %zext_ln717_150"   --->   Operation 857 'sub' 'sub_ln717_50' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%mult_V_532 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_50, i32 1, i32 12"   --->   Operation 858 'partselect' 'mult_V_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (1.41ns)   --->   "%sub_ln1171_435 = sub i11 %zext_ln1171_118, i11 %zext_ln717_151"   --->   Operation 859 'sub' 'sub_ln1171_435' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln717_324 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_435, i32 1, i32 10"   --->   Operation 860 'partselect' 'trunc_ln717_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln1171_123 = zext i8 %p_read_177"   --->   Operation 861 'zext' 'zext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln1171_124 = zext i8 %p_read_177"   --->   Operation 862 'zext' 'zext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln1171_125 = zext i8 %p_read_177"   --->   Operation 863 'zext' 'zext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (3.81ns)   --->   "%mul_ln717_26 = mul i12 %zext_ln1171_123, i12 13"   --->   Operation 864 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%mult_V_544 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_26, i32 1, i32 11"   --->   Operation 865 'partselect' 'mult_V_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%mult_V_545 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_177, i1 0"   --->   Operation 866 'bitconcatenate' 'mult_V_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln717_159 = zext i9 %mult_V_545"   --->   Operation 867 'zext' 'zext_ln717_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln717_160 = zext i9 %mult_V_545"   --->   Operation 868 'zext' 'zext_ln717_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%mult_V_556 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_177, i3 0"   --->   Operation 869 'bitconcatenate' 'mult_V_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln1171_126 = zext i11 %mult_V_556"   --->   Operation 870 'zext' 'zext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (1.48ns)   --->   "%sub_ln1171_103 = sub i12 0, i12 %zext_ln1171_126"   --->   Operation 871 'sub' 'sub_ln1171_103' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i12 %sub_ln1171_103"   --->   Operation 872 'sext' 'sext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln1171_127 = zext i9 %mult_V_545"   --->   Operation 873 'zext' 'zext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (1.54ns)   --->   "%sub_ln1171_104 = sub i13 %sext_ln1171_35, i13 %zext_ln717_160"   --->   Operation 874 'sub' 'sub_ln1171_104' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln717_327 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_104, i32 1, i32 12"   --->   Operation 875 'partselect' 'trunc_ln717_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%mult_V_565 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_177, i2 0"   --->   Operation 876 'bitconcatenate' 'mult_V_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln1171_128 = zext i10 %mult_V_565"   --->   Operation 877 'zext' 'zext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln1171_129 = zext i10 %mult_V_565"   --->   Operation 878 'zext' 'zext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (1.41ns)   --->   "%sub_ln1171_105 = sub i11 0, i11 %zext_ln1171_129"   --->   Operation 879 'sub' 'sub_ln1171_105' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln717_328 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_105, i32 1, i32 10"   --->   Operation 880 'partselect' 'trunc_ln717_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (1.48ns)   --->   "%add_ln717_40 = add i12 %zext_ln1171_126, i12 %zext_ln1171_123"   --->   Operation 881 'add' 'add_ln717_40' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%mult_V_550 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_40, i32 1, i32 11"   --->   Operation 882 'partselect' 'mult_V_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%mult_V_554 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_177, i32 1, i32 7"   --->   Operation 883 'partselect' 'mult_V_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (3.81ns)   --->   "%mul_ln717_27 = mul i13 %zext_ln1171_124, i13 19"   --->   Operation 884 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%mult_V_560 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_27, i32 1, i32 12"   --->   Operation 885 'partselect' 'mult_V_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%shl_ln717_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_177, i4 0"   --->   Operation 886 'bitconcatenate' 'shl_ln717_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln717_162 = zext i12 %shl_ln717_29"   --->   Operation 887 'zext' 'zext_ln717_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (1.54ns)   --->   "%add_ln717_41 = add i13 %zext_ln717_162, i13 %zext_ln717_160"   --->   Operation 888 'add' 'add_ln717_41' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%mult_V_561 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_41, i32 1, i32 12"   --->   Operation 889 'partselect' 'mult_V_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (1.48ns)   --->   "%sub_ln717_53 = sub i12 %zext_ln1171_126, i12 %zext_ln717_159"   --->   Operation 890 'sub' 'sub_ln717_53' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%mult_V_562 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_53, i32 1, i32 11"   --->   Operation 891 'partselect' 'mult_V_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln717_330 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_103, i32 1, i32 11"   --->   Operation 892 'partselect' 'trunc_ln717_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (1.48ns)   --->   "%sub_ln1171_106 = sub i12 %zext_ln717_159, i12 %zext_ln1171_126"   --->   Operation 893 'sub' 'sub_ln1171_106' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln717_331 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_106, i32 1, i32 11"   --->   Operation 894 'partselect' 'trunc_ln717_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (3.81ns)   --->   "%mul_ln1171_22 = mul i13 %zext_ln1171_124, i13 8181"   --->   Operation 895 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln717_332 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_22, i32 1, i32 12"   --->   Operation 896 'partselect' 'trunc_ln717_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (1.54ns)   --->   "%sub_ln1171_107 = sub i13 %zext_ln1171_128, i13 %zext_ln717_162"   --->   Operation 897 'sub' 'sub_ln1171_107' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln717_333 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_107, i32 1, i32 12"   --->   Operation 898 'partselect' 'trunc_ln717_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (1.41ns)   --->   "%sub_ln1171_437 = sub i11 %zext_ln1171_125, i11 %zext_ln1171_129"   --->   Operation 899 'sub' 'sub_ln1171_437' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln717_334 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_437, i32 1, i32 10"   --->   Operation 900 'partselect' 'trunc_ln717_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (1.54ns)   --->   "%sub_ln1171_108 = sub i13 0, i13 %zext_ln717_162"   --->   Operation 901 'sub' 'sub_ln1171_108' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i13 %sub_ln1171_108"   --->   Operation 902 'sext' 'sext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (1.53ns)   --->   "%sub_ln1171_109 = sub i14 %sext_ln1171_36, i14 %zext_ln1171_127"   --->   Operation 903 'sub' 'sub_ln1171_109' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln717_335 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_109, i32 1, i32 13"   --->   Operation 904 'partselect' 'trunc_ln717_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (1.54ns)   --->   "%sub_ln1171_438 = sub i13 %zext_ln1171_124, i13 %zext_ln717_162"   --->   Operation 905 'sub' 'sub_ln1171_438' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln717_336 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_438, i32 1, i32 12"   --->   Operation 906 'partselect' 'trunc_ln717_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln1171_130 = zext i8 %p_read_176"   --->   Operation 907 'zext' 'zext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln1171_131 = zext i8 %p_read_176"   --->   Operation 908 'zext' 'zext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln1171_132 = zext i8 %p_read_176"   --->   Operation 909 'zext' 'zext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln1171_133 = zext i8 %p_read_176"   --->   Operation 910 'zext' 'zext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (3.81ns)   --->   "%mul_ln717_28 = mul i12 %zext_ln1171_130, i12 11"   --->   Operation 911 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%mult_V_576 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_28, i32 1, i32 11"   --->   Operation 912 'partselect' 'mult_V_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%mult_V_577 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_176, i2 0"   --->   Operation 913 'bitconcatenate' 'mult_V_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln717_166 = zext i10 %mult_V_577"   --->   Operation 914 'zext' 'zext_ln717_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%mult_V_578 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_176, i32 1, i32 7"   --->   Operation 915 'partselect' 'mult_V_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln1171_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_176, i3 0"   --->   Operation 916 'bitconcatenate' 'shl_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln1171_135 = zext i11 %shl_ln1171_16"   --->   Operation 917 'zext' 'zext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (1.48ns)   --->   "%sub_ln1171_110 = sub i12 0, i12 %zext_ln1171_135"   --->   Operation 918 'sub' 'sub_ln1171_110' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i12 %sub_ln1171_110"   --->   Operation 919 'sext' 'sext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (1.54ns)   --->   "%sub_ln1171_111 = sub i13 %sext_ln1171_37, i13 %zext_ln1171_133"   --->   Operation 920 'sub' 'sub_ln1171_111' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln717_337 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_111, i32 1, i32 12"   --->   Operation 921 'partselect' 'trunc_ln717_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (1.30ns)   --->   "%sub_ln1171_112 = sub i9 0, i9 %zext_ln1171_132"   --->   Operation 922 'sub' 'sub_ln1171_112' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln717_338 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_112, i32 1, i32 8"   --->   Operation 923 'partselect' 'trunc_ln717_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (3.81ns)   --->   "%mul_ln717_29 = mul i13 %zext_ln1171_133, i13 23"   --->   Operation 924 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_29, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 925 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (3.81ns)   --->   "%mul_ln1171_23 = mul i14 %zext_ln1171_131, i14 16363"   --->   Operation 926 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln717_339 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_23, i32 1, i32 13"   --->   Operation 927 'partselect' 'trunc_ln717_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%shl_ln717_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_176, i4 0"   --->   Operation 928 'bitconcatenate' 'shl_ln717_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln717_167 = zext i12 %shl_ln717_30"   --->   Operation 929 'zext' 'zext_ln717_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (1.54ns)   --->   "%sub_ln717_54 = sub i13 %zext_ln717_167, i13 %zext_ln1171_133"   --->   Operation 930 'sub' 'sub_ln717_54' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%mult_V_588 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_54, i32 1, i32 12"   --->   Operation 931 'partselect' 'mult_V_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%mult_V_602 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_176, i1 0"   --->   Operation 932 'bitconcatenate' 'mult_V_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln717_169 = zext i9 %mult_V_602"   --->   Operation 933 'zext' 'zext_ln717_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln717_170 = zext i9 %mult_V_602"   --->   Operation 934 'zext' 'zext_ln717_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (1.48ns)   --->   "%sub_ln717_55 = sub i12 %zext_ln1171_135, i12 %zext_ln717_170"   --->   Operation 935 'sub' 'sub_ln717_55' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%mult_V_589 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_55, i32 1, i32 11"   --->   Operation 936 'partselect' 'mult_V_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (3.81ns)   --->   "%mul_ln1171_24 = mul i13 %zext_ln1171_133, i13 8179"   --->   Operation 937 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln717_342 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_24, i32 1, i32 12"   --->   Operation 938 'partselect' 'trunc_ln717_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln1171_136 = zext i9 %mult_V_602"   --->   Operation 939 'zext' 'zext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (1.36ns)   --->   "%sub_ln1171_113 = sub i10 0, i10 %zext_ln1171_136"   --->   Operation 940 'sub' 'sub_ln1171_113' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln717_343 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_113, i32 1, i32 9"   --->   Operation 941 'partselect' 'trunc_ln717_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (1.54ns)   --->   "%sub_ln717_56 = sub i13 %zext_ln717_167, i13 %zext_ln717_169"   --->   Operation 942 'sub' 'sub_ln717_56' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%mult_V_595 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_56, i32 1, i32 12"   --->   Operation 943 'partselect' 'mult_V_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (1.48ns)   --->   "%sub_ln1171_440 = sub i12 %zext_ln1171_130, i12 %zext_ln1171_135"   --->   Operation 944 'sub' 'sub_ln1171_440' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln717_346 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_440, i32 1, i32 11"   --->   Operation 945 'partselect' 'trunc_ln717_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (1.48ns)   --->   "%add_ln717_43 = add i12 %zext_ln1171_135, i12 %zext_ln717_170"   --->   Operation 946 'add' 'add_ln717_43' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%mult_V_600 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_43, i32 1, i32 11"   --->   Operation 947 'partselect' 'mult_V_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (1.41ns)   --->   "%sub_ln1171_114 = sub i11 0, i11 %zext_ln717_166"   --->   Operation 948 'sub' 'sub_ln1171_114' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i11 %sub_ln1171_114"   --->   Operation 949 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (1.48ns)   --->   "%sub_ln1171_115 = sub i12 %sext_ln1171_38, i12 %zext_ln1171_130"   --->   Operation 950 'sub' 'sub_ln1171_115' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln717_347 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_115, i32 1, i32 11"   --->   Operation 951 'partselect' 'trunc_ln717_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln717_348 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_110, i32 1, i32 11"   --->   Operation 952 'partselect' 'trunc_ln717_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln42_85 = zext i8 %p_read_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 953 'zext' 'zext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln42_86 = zext i8 %p_read_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 954 'zext' 'zext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln42_88 = zext i8 %p_read_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 955 'zext' 'zext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln42_89 = zext i8 %p_read_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 956 'zext' 'zext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%shl_ln717_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_175, i3 0"   --->   Operation 957 'bitconcatenate' 'shl_ln717_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln717_175 = zext i11 %shl_ln717_32"   --->   Operation 958 'zext' 'zext_ln717_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (3.81ns)   --->   "%mul_ln1171_25 = mul i13 %zext_ln42_89, i13 8181"   --->   Operation 959 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln717_350 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_25, i32 1, i32 12"   --->   Operation 960 'partselect' 'trunc_ln717_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (1.30ns)   --->   "%sub_ln1171_116 = sub i9 0, i9 %zext_ln42_88"   --->   Operation 961 'sub' 'sub_ln1171_116' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln717_351 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_116, i32 1, i32 8"   --->   Operation 962 'partselect' 'trunc_ln717_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (1.48ns)   --->   "%sub_ln1171_117 = sub i12 0, i12 %zext_ln717_175"   --->   Operation 963 'sub' 'sub_ln1171_117' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln717_133 = sext i12 %sub_ln1171_117"   --->   Operation 964 'sext' 'sext_ln717_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln717_352 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_117, i32 1, i32 11"   --->   Operation 965 'partselect' 'trunc_ln717_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln717_134 = sext i11 %trunc_ln717_352"   --->   Operation 966 'sext' 'sext_ln717_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%shl_ln717_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_175, i1 0"   --->   Operation 967 'bitconcatenate' 'shl_ln717_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln717_178 = zext i9 %shl_ln717_33"   --->   Operation 968 'zext' 'zext_ln717_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln717_179 = zext i9 %shl_ln717_33"   --->   Operation 969 'zext' 'zext_ln717_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (1.48ns)   --->   "%add_ln717_44 = add i12 %zext_ln717_175, i12 %zext_ln717_179"   --->   Operation 970 'add' 'add_ln717_44' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%mult_V_616 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_44, i32 1, i32 11"   --->   Operation 971 'partselect' 'mult_V_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%shl_ln717_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_175, i4 0"   --->   Operation 972 'bitconcatenate' 'shl_ln717_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln717_181 = zext i12 %shl_ln717_34"   --->   Operation 973 'zext' 'zext_ln717_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (1.54ns)   --->   "%add_ln717_46 = add i13 %zext_ln717_181, i13 %zext_ln717_178"   --->   Operation 974 'add' 'add_ln717_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%mult_V_620 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_46, i32 1, i32 12"   --->   Operation 975 'partselect' 'mult_V_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%shl_ln717_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_175, i2 0"   --->   Operation 976 'bitconcatenate' 'shl_ln717_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln1171_137 = zext i9 %shl_ln717_33"   --->   Operation 977 'zext' 'zext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (1.48ns)   --->   "%sub_ln1171_118 = sub i12 %zext_ln717_179, i12 %zext_ln717_175"   --->   Operation 978 'sub' 'sub_ln1171_118' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln717_353 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_118, i32 1, i32 11"   --->   Operation 979 'partselect' 'trunc_ln717_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (1.54ns)   --->   "%sub_ln1171_119 = sub i13 0, i13 %zext_ln717_181"   --->   Operation 980 'sub' 'sub_ln1171_119' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i13 %sub_ln1171_119"   --->   Operation 981 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (1.53ns)   --->   "%sub_ln1171_120 = sub i14 %sext_ln1171_39, i14 %zext_ln1171_137"   --->   Operation 982 'sub' 'sub_ln1171_120' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln717_354 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_120, i32 1, i32 13"   --->   Operation 983 'partselect' 'trunc_ln717_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (3.81ns)   --->   "%mul_ln1171_26 = mul i14 %zext_ln42_85, i14 16359"   --->   Operation 984 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln717_355 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_26, i32 1, i32 13"   --->   Operation 985 'partselect' 'trunc_ln717_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (1.48ns)   --->   "%add_ln717_48 = add i12 %zext_ln717_175, i12 %zext_ln42_86"   --->   Operation 986 'add' 'add_ln717_48' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%mult_V_626 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_48, i32 1, i32 11"   --->   Operation 987 'partselect' 'mult_V_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (1.48ns)   --->   "%sub_ln717_58 = sub i12 %zext_ln717_175, i12 %zext_ln717_179"   --->   Operation 988 'sub' 'sub_ln717_58' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%mult_V_630 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_58, i32 1, i32 11"   --->   Operation 989 'partselect' 'mult_V_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (1.54ns)   --->   "%sub_ln1171_121 = sub i13 %sext_ln717_133, i13 %zext_ln717_178"   --->   Operation 990 'sub' 'sub_ln1171_121' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln717_357 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_121, i32 1, i32 12"   --->   Operation 991 'partselect' 'trunc_ln717_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln1171_138 = zext i10 %shl_ln717_35"   --->   Operation 992 'zext' 'zext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (1.54ns)   --->   "%sub_ln1171_122 = sub i13 %zext_ln1171_138, i13 %zext_ln717_181"   --->   Operation 993 'sub' 'sub_ln1171_122' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln717_359 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_122, i32 1, i32 12"   --->   Operation 994 'partselect' 'trunc_ln717_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (3.81ns)   --->   "%mul_ln717_30 = mul i13 %zext_ln42_89, i13 23"   --->   Operation 995 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_30, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 996 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln1171_139 = zext i8 %p_read_174"   --->   Operation 997 'zext' 'zext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln1171_140 = zext i8 %p_read_174"   --->   Operation 998 'zext' 'zext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln1171_141 = zext i8 %p_read_174"   --->   Operation 999 'zext' 'zext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln1171_142 = zext i8 %p_read_174"   --->   Operation 1000 'zext' 'zext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln1171_143 = zext i8 %p_read_174"   --->   Operation 1001 'zext' 'zext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%shl_ln717_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_174, i4 0"   --->   Operation 1002 'bitconcatenate' 'shl_ln717_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln717_185 = zext i12 %shl_ln717_36"   --->   Operation 1003 'zext' 'zext_ln717_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%shl_ln717_37 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_174, i1 0"   --->   Operation 1004 'bitconcatenate' 'shl_ln717_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln717_186 = zext i9 %shl_ln717_37"   --->   Operation 1005 'zext' 'zext_ln717_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln717_187 = zext i9 %shl_ln717_37"   --->   Operation 1006 'zext' 'zext_ln717_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (1.54ns)   --->   "%sub_ln717_60 = sub i13 %zext_ln717_185, i13 %zext_ln717_187"   --->   Operation 1007 'sub' 'sub_ln717_60' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln717_360 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_60, i32 1, i32 12"   --->   Operation 1008 'partselect' 'trunc_ln717_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (3.81ns)   --->   "%mul_ln1171_27 = mul i14 %zext_ln1171_143, i14 16365"   --->   Operation 1009 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln717_361 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_27, i32 1, i32 13"   --->   Operation 1010 'partselect' 'trunc_ln717_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%mult_V_645 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_174, i32 1, i32 7"   --->   Operation 1011 'partselect' 'mult_V_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%mult_V_665 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_174, i3 0"   --->   Operation 1012 'bitconcatenate' 'mult_V_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln717_189 = zext i11 %mult_V_665"   --->   Operation 1013 'zext' 'zext_ln717_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (1.48ns)   --->   "%sub_ln717_61 = sub i12 %zext_ln717_189, i12 %zext_ln1171_141"   --->   Operation 1014 'sub' 'sub_ln717_61' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln717_362 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_61, i32 1, i32 11"   --->   Operation 1015 'partselect' 'trunc_ln717_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (1.30ns)   --->   "%sub_ln1171_123 = sub i9 0, i9 %zext_ln1171_142"   --->   Operation 1016 'sub' 'sub_ln1171_123' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln717_363 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_123, i32 1, i32 8"   --->   Operation 1017 'partselect' 'trunc_ln717_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (1.48ns)   --->   "%add_ln717_50 = add i12 %zext_ln717_189, i12 %zext_ln717_186"   --->   Operation 1018 'add' 'add_ln717_50' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%mult_V_648 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_50, i32 1, i32 11"   --->   Operation 1019 'partselect' 'mult_V_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (1.48ns)   --->   "%sub_ln1171_441 = sub i12 %zext_ln1171_141, i12 %zext_ln717_189"   --->   Operation 1020 'sub' 'sub_ln1171_441' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln717_364 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_441, i32 1, i32 11"   --->   Operation 1021 'partselect' 'trunc_ln717_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln1171_185 = sext i11 %trunc_ln717_364"   --->   Operation 1022 'sext' 'sext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (1.54ns)   --->   "%sub_ln1171_124 = sub i13 0, i13 %zext_ln717_185"   --->   Operation 1023 'sub' 'sub_ln1171_124' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i13 %sub_ln1171_124"   --->   Operation 1024 'sext' 'sext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln1171_144 = zext i9 %shl_ln717_37"   --->   Operation 1025 'zext' 'zext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (1.53ns)   --->   "%sub_ln1171_125 = sub i14 %sext_ln1171_40, i14 %zext_ln1171_144"   --->   Operation 1026 'sub' 'sub_ln1171_125' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln717_365 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_125, i32 1, i32 13"   --->   Operation 1027 'partselect' 'trunc_ln717_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_652 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_174, i2 0"   --->   Operation 1028 'bitconcatenate' 'mult_V_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln717_191 = zext i10 %mult_V_652"   --->   Operation 1029 'zext' 'zext_ln717_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln717_192 = zext i10 %mult_V_652"   --->   Operation 1030 'zext' 'zext_ln717_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (1.41ns)   --->   "%sub_ln1171_126 = sub i11 0, i11 %zext_ln717_191"   --->   Operation 1031 'sub' 'sub_ln1171_126' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln717_366 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_126, i32 1, i32 10"   --->   Operation 1032 'partselect' 'trunc_ln717_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (1.48ns)   --->   "%sub_ln1171_127 = sub i12 0, i12 %zext_ln717_189"   --->   Operation 1033 'sub' 'sub_ln1171_127' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i12 %sub_ln1171_127"   --->   Operation 1034 'sext' 'sext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (1.54ns)   --->   "%sub_ln1171_128 = sub i13 %sext_ln1171_41, i13 %zext_ln1171_139"   --->   Operation 1035 'sub' 'sub_ln1171_128' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln717_367 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_128, i32 1, i32 12"   --->   Operation 1036 'partselect' 'trunc_ln717_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (1.54ns)   --->   "%add_ln717_51 = add i13 %zext_ln717_185, i13 %zext_ln1171_139"   --->   Operation 1037 'add' 'add_ln717_51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%mult_V_659 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_51, i32 1, i32 12"   --->   Operation 1038 'partselect' 'mult_V_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (3.81ns)   --->   "%mul_ln717_31 = mul i13 %zext_ln1171_139, i13 21"   --->   Operation 1039 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%mult_V_660 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_31, i32 1, i32 12"   --->   Operation 1040 'partselect' 'mult_V_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (3.81ns)   --->   "%mul_ln717_32 = mul i13 %zext_ln1171_139, i13 22"   --->   Operation 1041 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%mult_V_663 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_32, i32 1, i32 12"   --->   Operation 1042 'partselect' 'mult_V_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (1.54ns)   --->   "%sub_ln717_62 = sub i13 %zext_ln717_185, i13 %zext_ln717_192"   --->   Operation 1043 'sub' 'sub_ln717_62' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%mult_V_667 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_62, i32 1, i32 12"   --->   Operation 1044 'partselect' 'mult_V_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (1.41ns)   --->   "%sub_ln717_63 = sub i11 %zext_ln717_191, i11 %zext_ln1171_140"   --->   Operation 1045 'sub' 'sub_ln717_63' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln717_369 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_63, i32 1, i32 10"   --->   Operation 1046 'partselect' 'trunc_ln717_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (3.81ns)   --->   "%mul_ln717_33 = mul i13 %zext_ln1171_139, i13 23"   --->   Operation 1047 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%mult_V_670 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_33, i32 1, i32 12"   --->   Operation 1048 'partselect' 'mult_V_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln717_370 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_124, i32 1, i32 12"   --->   Operation 1049 'partselect' 'trunc_ln717_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln1171_145 = zext i8 %p_read_173"   --->   Operation 1050 'zext' 'zext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln1171_146 = zext i8 %p_read_173"   --->   Operation 1051 'zext' 'zext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln1171_147 = zext i8 %p_read_173"   --->   Operation 1052 'zext' 'zext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln1171_148 = zext i8 %p_read_173"   --->   Operation 1053 'zext' 'zext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%shl_ln1171_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_173, i3 0"   --->   Operation 1054 'bitconcatenate' 'shl_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1171_149 = zext i11 %shl_ln1171_17"   --->   Operation 1055 'zext' 'zext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (1.48ns)   --->   "%sub_ln1171_129 = sub i12 0, i12 %zext_ln1171_149"   --->   Operation 1056 'sub' 'sub_ln1171_129' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i12 %sub_ln1171_129"   --->   Operation 1057 'sext' 'sext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (1.54ns)   --->   "%sub_ln1171_130 = sub i13 %sext_ln1171_42, i13 %zext_ln1171_147"   --->   Operation 1058 'sub' 'sub_ln1171_130' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln717_371 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_130, i32 1, i32 12"   --->   Operation 1059 'partselect' 'trunc_ln717_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%mult_V_676 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_173, i1 0"   --->   Operation 1060 'bitconcatenate' 'mult_V_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln717_197 = zext i9 %mult_V_676"   --->   Operation 1061 'zext' 'zext_ln717_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln717_198 = zext i9 %mult_V_676"   --->   Operation 1062 'zext' 'zext_ln717_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (1.48ns)   --->   "%sub_ln717_64 = sub i12 %zext_ln1171_149, i12 %zext_ln717_198"   --->   Operation 1063 'sub' 'sub_ln717_64' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%mult_V_674 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_64, i32 1, i32 11"   --->   Operation 1064 'partselect' 'mult_V_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln717_150 = sext i11 %mult_V_674"   --->   Operation 1065 'sext' 'sext_ln717_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln717_199 = zext i14 %sext_ln717_150"   --->   Operation 1066 'zext' 'zext_ln717_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (3.81ns)   --->   "%mul_ln717_34 = mul i12 %zext_ln1171_145, i12 11"   --->   Operation 1067 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%mult_V_675 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_34, i32 1, i32 11"   --->   Operation 1068 'partselect' 'mult_V_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%shl_ln717_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_173, i4 0"   --->   Operation 1069 'bitconcatenate' 'shl_ln717_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln717_200 = zext i12 %shl_ln717_38"   --->   Operation 1070 'zext' 'zext_ln717_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (1.54ns)   --->   "%add_ln717_52 = add i13 %zext_ln717_200, i13 %zext_ln717_197"   --->   Operation 1071 'add' 'add_ln717_52' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_52, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1072 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (3.81ns)   --->   "%mul_ln717_35 = mul i13 %zext_ln1171_147, i13 21"   --->   Operation 1073 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%mult_V_679 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_35, i32 1, i32 12"   --->   Operation 1074 'partselect' 'mult_V_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%shl_ln1171_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_173, i2 0"   --->   Operation 1075 'bitconcatenate' 'shl_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln1171_150 = zext i10 %shl_ln1171_18"   --->   Operation 1076 'zext' 'zext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (1.41ns)   --->   "%sub_ln1171_131 = sub i11 0, i11 %zext_ln1171_150"   --->   Operation 1077 'sub' 'sub_ln1171_131' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln717_373 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_131, i32 1, i32 10"   --->   Operation 1078 'partselect' 'trunc_ln717_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (1.41ns)   --->   "%sub_ln1171_442 = sub i11 %zext_ln1171_148, i11 %zext_ln1171_150"   --->   Operation 1079 'sub' 'sub_ln1171_442' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln717_374 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_442, i32 1, i32 10"   --->   Operation 1080 'partselect' 'trunc_ln717_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln717_151 = sext i10 %trunc_ln717_374"   --->   Operation 1081 'sext' 'sext_ln717_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln717_375 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_129, i32 1, i32 11"   --->   Operation 1082 'partselect' 'trunc_ln717_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln717_152 = sext i11 %trunc_ln717_375"   --->   Operation 1083 'sext' 'sext_ln717_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln717_203 = zext i10 %shl_ln1171_18"   --->   Operation 1084 'zext' 'zext_ln717_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (1.54ns)   --->   "%sub_ln717_65 = sub i13 %zext_ln717_200, i13 %zext_ln717_203"   --->   Operation 1085 'sub' 'sub_ln717_65' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%mult_V_684 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_65, i32 1, i32 12"   --->   Operation 1086 'partselect' 'mult_V_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (3.81ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_146, i14 16361"   --->   Operation 1087 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln717_377 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_28, i32 1, i32 13"   --->   Operation 1088 'partselect' 'trunc_ln717_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (1.54ns)   --->   "%add_ln717_53 = add i13 %zext_ln717_200, i13 %zext_ln1171_147"   --->   Operation 1089 'add' 'add_ln717_53' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%mult_V_692 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_53, i32 1, i32 12"   --->   Operation 1090 'partselect' 'mult_V_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (3.81ns)   --->   "%mul_ln717_36 = mul i12 %zext_ln1171_145, i12 13"   --->   Operation 1091 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%mult_V_693 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_36, i32 1, i32 11"   --->   Operation 1092 'partselect' 'mult_V_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (3.81ns)   --->   "%mul_ln1171_29 = mul i13 %zext_ln1171_147, i13 8179"   --->   Operation 1093 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln717_378 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_29, i32 1, i32 12"   --->   Operation 1094 'partselect' 'trunc_ln717_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (1.48ns)   --->   "%add_ln717_54 = add i12 %zext_ln1171_149, i12 %zext_ln717_198"   --->   Operation 1095 'add' 'add_ln717_54' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%mult_V_698 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_54, i32 1, i32 11"   --->   Operation 1096 'partselect' 'mult_V_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (1.54ns)   --->   "%sub_ln1171_132 = sub i13 %sext_ln1171_42, i13 %zext_ln717_197"   --->   Operation 1097 'sub' 'sub_ln1171_132' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln717_379 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_132, i32 1, i32 12"   --->   Operation 1098 'partselect' 'trunc_ln717_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (1.54ns)   --->   "%sub_ln1171_133 = sub i13 %zext_ln717_197, i13 %zext_ln717_200"   --->   Operation 1099 'sub' 'sub_ln1171_133' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln717_380 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_133, i32 1, i32 12"   --->   Operation 1100 'partselect' 'trunc_ln717_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (1.54ns)   --->   "%sub_ln717_66 = sub i13 %zext_ln717_200, i13 %zext_ln717_197"   --->   Operation 1101 'sub' 'sub_ln717_66' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%mult_V_702 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_66, i32 1, i32 12"   --->   Operation 1102 'partselect' 'mult_V_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln717_157 = sext i12 %mult_V_702"   --->   Operation 1103 'sext' 'sext_ln717_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln717_207 = zext i14 %sext_ln717_157"   --->   Operation 1104 'zext' 'zext_ln717_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln717_209 = zext i8 %p_read_172"   --->   Operation 1105 'zext' 'zext_ln717_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln717_212 = zext i8 %p_read_172"   --->   Operation 1106 'zext' 'zext_ln717_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%mult_V_704 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_172, i32 1, i32 7"   --->   Operation 1107 'partselect' 'mult_V_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%shl_ln717_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_172, i4 0"   --->   Operation 1108 'bitconcatenate' 'shl_ln717_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln717_213 = zext i12 %shl_ln717_39"   --->   Operation 1109 'zext' 'zext_ln717_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%mult_V_712 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_172, i1 0"   --->   Operation 1110 'bitconcatenate' 'mult_V_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln717_214 = zext i9 %mult_V_712"   --->   Operation 1111 'zext' 'zext_ln717_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln717_215 = zext i9 %mult_V_712"   --->   Operation 1112 'zext' 'zext_ln717_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (1.54ns)   --->   "%sub_ln717_67 = sub i13 %zext_ln717_213, i13 %zext_ln717_215"   --->   Operation 1113 'sub' 'sub_ln717_67' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%mult_V_705 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_67, i32 1, i32 12"   --->   Operation 1114 'partselect' 'mult_V_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (1.54ns)   --->   "%add_ln717_55 = add i13 %zext_ln717_213, i13 %zext_ln717_215"   --->   Operation 1115 'add' 'add_ln717_55' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%mult_V_706 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_55, i32 1, i32 12"   --->   Operation 1116 'partselect' 'mult_V_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln42_107 = zext i12 %mult_V_706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1117 'zext' 'zext_ln42_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (1.54ns)   --->   "%sub_ln1171_135 = sub i13 0, i13 %zext_ln717_213"   --->   Operation 1118 'sub' 'sub_ln1171_135' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln1171_151 = zext i9 %mult_V_712"   --->   Operation 1119 'zext' 'zext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%shl_ln717_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_172, i3 0"   --->   Operation 1120 'bitconcatenate' 'shl_ln717_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln717_217 = zext i11 %shl_ln717_40"   --->   Operation 1121 'zext' 'zext_ln717_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln717_218 = zext i11 %shl_ln717_40"   --->   Operation 1122 'zext' 'zext_ln717_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (1.36ns)   --->   "%sub_ln1171_137 = sub i10 0, i10 %zext_ln1171_151"   --->   Operation 1123 'sub' 'sub_ln1171_137' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln717_385 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_137, i32 1, i32 9"   --->   Operation 1124 'partselect' 'trunc_ln717_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%shl_ln1171_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_172, i2 0"   --->   Operation 1125 'bitconcatenate' 'shl_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln1171_153 = zext i10 %shl_ln1171_19"   --->   Operation 1126 'zext' 'zext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln1171_154 = zext i10 %shl_ln1171_19"   --->   Operation 1127 'zext' 'zext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (1.54ns)   --->   "%sub_ln1171_138 = sub i13 %zext_ln1171_154, i13 %zext_ln717_213"   --->   Operation 1128 'sub' 'sub_ln1171_138' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln717_386 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_138, i32 1, i32 12"   --->   Operation 1129 'partselect' 'trunc_ln717_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (1.41ns)   --->   "%sub_ln1171_139 = sub i11 0, i11 %zext_ln1171_153"   --->   Operation 1130 'sub' 'sub_ln1171_139' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln717_387 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_139, i32 1, i32 10"   --->   Operation 1131 'partselect' 'trunc_ln717_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln1171_192 = sext i10 %trunc_ln717_387"   --->   Operation 1132 'sext' 'sext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (1.48ns)   --->   "%sub_ln1171_140 = sub i12 %zext_ln717_214, i12 %zext_ln717_218"   --->   Operation 1133 'sub' 'sub_ln1171_140' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%trunc_ln717_388 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_140, i32 1, i32 11"   --->   Operation 1134 'partselect' 'trunc_ln717_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (3.81ns)   --->   "%mul_ln717_37 = mul i13 %zext_ln717_212, i13 19"   --->   Operation 1135 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%mult_V_723 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_37, i32 1, i32 12"   --->   Operation 1136 'partselect' 'mult_V_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (1.48ns)   --->   "%sub_ln717_69 = sub i12 %zext_ln717_218, i12 %zext_ln717_214"   --->   Operation 1137 'sub' 'sub_ln717_69' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%mult_V_726 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_69, i32 1, i32 11"   --->   Operation 1138 'partselect' 'mult_V_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (1.48ns)   --->   "%add_ln717_57 = add i12 %zext_ln717_218, i12 %zext_ln717_214"   --->   Operation 1139 'add' 'add_ln717_57' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%mult_V_727 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_57, i32 1, i32 11"   --->   Operation 1140 'partselect' 'mult_V_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (1.54ns)   --->   "%add_ln717_58 = add i13 %zext_ln717_213, i13 %zext_ln717_212"   --->   Operation 1141 'add' 'add_ln717_58' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%mult_V_728 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_58, i32 1, i32 12"   --->   Operation 1142 'partselect' 'mult_V_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%shl_ln717_41 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_172, i5 0"   --->   Operation 1143 'bitconcatenate' 'shl_ln717_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln717_223 = zext i13 %shl_ln717_41"   --->   Operation 1144 'zext' 'zext_ln717_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (1.53ns)   --->   "%sub_ln717_70 = sub i14 %zext_ln717_223, i14 %zext_ln717_217"   --->   Operation 1145 'sub' 'sub_ln717_70' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%mult_V_732 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_70, i32 1, i32 13"   --->   Operation 1146 'partselect' 'mult_V_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln717_163 = sext i13 %mult_V_732"   --->   Operation 1147 'sext' 'sext_ln717_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln717_224 = zext i14 %sext_ln717_163"   --->   Operation 1148 'zext' 'zext_ln717_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (1.41ns)   --->   "%sub_ln717_71 = sub i11 %zext_ln1171_153, i11 %zext_ln717_209"   --->   Operation 1149 'sub' 'sub_ln717_71' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%mult_V_734 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_71, i32 1, i32 10"   --->   Operation 1150 'partselect' 'mult_V_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln717_164 = sext i10 %mult_V_734"   --->   Operation 1151 'sext' 'sext_ln717_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln717_225 = zext i14 %sext_ln717_164"   --->   Operation 1152 'zext' 'zext_ln717_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (1.48ns)   --->   "%sub_ln1171_142 = sub i12 0, i12 %zext_ln717_218"   --->   Operation 1153 'sub' 'sub_ln1171_142' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i12 %sub_ln1171_142"   --->   Operation 1154 'sext' 'sext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (1.54ns)   --->   "%sub_ln1171_143 = sub i13 %sext_ln1171_44, i13 %zext_ln717_215"   --->   Operation 1155 'sub' 'sub_ln1171_143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln717_394 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_143, i32 1, i32 12"   --->   Operation 1156 'partselect' 'trunc_ln717_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln1171_155 = zext i8 %p_read_171"   --->   Operation 1157 'zext' 'zext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln1171_156 = zext i8 %p_read_171"   --->   Operation 1158 'zext' 'zext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln1171_157 = zext i8 %p_read_171"   --->   Operation 1159 'zext' 'zext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln1171_158 = zext i8 %p_read_171"   --->   Operation 1160 'zext' 'zext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln1171_159 = zext i8 %p_read_171"   --->   Operation 1161 'zext' 'zext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%shl_ln717_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_171, i4 0"   --->   Operation 1162 'bitconcatenate' 'shl_ln717_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln717_226 = zext i12 %shl_ln717_42"   --->   Operation 1163 'zext' 'zext_ln717_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%mult_V_758 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_171, i1 0"   --->   Operation 1164 'bitconcatenate' 'mult_V_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln717_227 = zext i9 %mult_V_758"   --->   Operation 1165 'zext' 'zext_ln717_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln717_228 = zext i9 %mult_V_758"   --->   Operation 1166 'zext' 'zext_ln717_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (1.54ns)   --->   "%sub_ln717_72 = sub i13 %zext_ln717_226, i13 %zext_ln717_228"   --->   Operation 1167 'sub' 'sub_ln717_72' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%mult_V_736 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_72, i32 1, i32 12"   --->   Operation 1168 'partselect' 'mult_V_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (1.54ns)   --->   "%sub_ln1171_144 = sub i13 0, i13 %zext_ln717_226"   --->   Operation 1169 'sub' 'sub_ln1171_144' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i13 %sub_ln1171_144"   --->   Operation 1170 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (1.53ns)   --->   "%sub_ln1171_145 = sub i14 %sext_ln1171_45, i14 %zext_ln1171_158"   --->   Operation 1171 'sub' 'sub_ln1171_145' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln717_396 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_145, i32 1, i32 13"   --->   Operation 1172 'partselect' 'trunc_ln717_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (3.81ns)   --->   "%mul_ln717_38 = mul i12 %zext_ln1171_159, i12 11"   --->   Operation 1173 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%mult_V_738 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_38, i32 1, i32 11"   --->   Operation 1174 'partselect' 'mult_V_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_171, i2 0"   --->   Operation 1175 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln1171_160 = zext i10 %tmp_3"   --->   Operation 1176 'zext' 'zext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (1.41ns)   --->   "%sub_ln1171_443 = sub i11 %zext_ln1171_157, i11 %zext_ln1171_160"   --->   Operation 1177 'sub' 'sub_ln1171_443' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln717_397 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_443, i32 1, i32 10"   --->   Operation 1178 'partselect' 'trunc_ln717_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln717_167 = sext i10 %trunc_ln717_397"   --->   Operation 1179 'sext' 'sext_ln717_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (1.54ns)   --->   "%sub_ln717_73 = sub i13 %zext_ln717_226, i13 %zext_ln1171_155"   --->   Operation 1180 'sub' 'sub_ln717_73' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%mult_V_740 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_73, i32 1, i32 12"   --->   Operation 1181 'partselect' 'mult_V_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (1.41ns)   --->   "%sub_ln1171_146 = sub i11 0, i11 %zext_ln1171_160"   --->   Operation 1182 'sub' 'sub_ln1171_146' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln717_399 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_146, i32 1, i32 10"   --->   Operation 1183 'partselect' 'trunc_ln717_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (3.81ns)   --->   "%mul_ln1171_30 = mul i14 %zext_ln1171_158, i14 16359"   --->   Operation 1184 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln717_400 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_30, i32 1, i32 13"   --->   Operation 1185 'partselect' 'trunc_ln717_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%mult_V_755 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_171, i3 0"   --->   Operation 1186 'bitconcatenate' 'mult_V_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln717_231 = zext i11 %mult_V_755"   --->   Operation 1187 'zext' 'zext_ln717_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (1.48ns)   --->   "%sub_ln717_74 = sub i12 %zext_ln717_231, i12 %zext_ln717_227"   --->   Operation 1188 'sub' 'sub_ln717_74' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%mult_V_743 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_74, i32 1, i32 11"   --->   Operation 1189 'partselect' 'mult_V_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln717_170 = sext i11 %mult_V_743"   --->   Operation 1190 'sext' 'sext_ln717_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln717_232 = zext i14 %sext_ln717_170"   --->   Operation 1191 'zext' 'zext_ln717_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln1171_161 = zext i9 %mult_V_758"   --->   Operation 1192 'zext' 'zext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln1171_162 = zext i9 %mult_V_758"   --->   Operation 1193 'zext' 'zext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (1.54ns)   --->   "%sub_ln1171_147 = sub i13 %zext_ln717_228, i13 %zext_ln717_226"   --->   Operation 1194 'sub' 'sub_ln1171_147' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln717_402 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_147, i32 1, i32 12"   --->   Operation 1195 'partselect' 'trunc_ln717_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (1.36ns)   --->   "%sub_ln1171_148 = sub i10 0, i10 %zext_ln1171_162"   --->   Operation 1196 'sub' 'sub_ln1171_148' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%trunc_ln717_403 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_148, i32 1, i32 9"   --->   Operation 1197 'partselect' 'trunc_ln717_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (1.48ns)   --->   "%add_ln717_59 = add i12 %zext_ln717_231, i12 %zext_ln1171_159"   --->   Operation 1198 'add' 'add_ln717_59' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%mult_V_749 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_59, i32 1, i32 11"   --->   Operation 1199 'partselect' 'mult_V_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (1.54ns)   --->   "%add_ln717_60 = add i13 %zext_ln717_226, i13 %zext_ln1171_155"   --->   Operation 1200 'add' 'add_ln717_60' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%mult_V_756 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_60, i32 1, i32 12"   --->   Operation 1201 'partselect' 'mult_V_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln42_113 = zext i12 %mult_V_756" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1202 'zext' 'zext_ln42_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (1.53ns)   --->   "%sub_ln1171_149 = sub i14 %sext_ln1171_45, i14 %zext_ln1171_161"   --->   Operation 1203 'sub' 'sub_ln1171_149' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln717_404 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_149, i32 1, i32 13"   --->   Operation 1204 'partselect' 'trunc_ln717_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln42_114 = zext i9 %mult_V_758" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1205 'zext' 'zext_ln42_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (1.48ns)   --->   "%sub_ln1171_150 = sub i12 0, i12 %zext_ln717_231"   --->   Operation 1206 'sub' 'sub_ln1171_150' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i12 %sub_ln1171_150"   --->   Operation 1207 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (1.54ns)   --->   "%sub_ln1171_151 = sub i13 %sext_ln1171_46, i13 %zext_ln717_228"   --->   Operation 1208 'sub' 'sub_ln1171_151' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln717_405 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_151, i32 1, i32 12"   --->   Operation 1209 'partselect' 'trunc_ln717_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (1.54ns)   --->   "%sub_ln1171_152 = sub i13 %sext_ln1171_46, i13 %zext_ln1171_155"   --->   Operation 1210 'sub' 'sub_ln1171_152' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln717_406 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_152, i32 1, i32 12"   --->   Operation 1211 'partselect' 'trunc_ln717_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%mult_V_767 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_171, i32 1, i32 7"   --->   Operation 1212 'partselect' 'mult_V_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln1171_163 = zext i8 %p_read_170"   --->   Operation 1213 'zext' 'zext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln1171_164 = zext i8 %p_read_170"   --->   Operation 1214 'zext' 'zext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln1171_165 = zext i8 %p_read_170"   --->   Operation 1215 'zext' 'zext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln717_234 = zext i8 %p_read_170"   --->   Operation 1216 'zext' 'zext_ln717_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%shl_ln717_43 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_170, i4 0"   --->   Operation 1217 'bitconcatenate' 'shl_ln717_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln717_235 = zext i12 %shl_ln717_43"   --->   Operation 1218 'zext' 'zext_ln717_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (1.54ns)   --->   "%add_ln717_61 = add i13 %zext_ln717_235, i13 %zext_ln717_234"   --->   Operation 1219 'add' 'add_ln717_61' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%mult_V_769 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_61, i32 1, i32 12"   --->   Operation 1220 'partselect' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (3.81ns)   --->   "%mul_ln717_39 = mul i13 %zext_ln717_234, i13 25"   --->   Operation 1221 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%mult_V_771 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_39, i32 1, i32 12"   --->   Operation 1222 'partselect' 'mult_V_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%shl_ln717_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_170, i2 0"   --->   Operation 1223 'bitconcatenate' 'shl_ln717_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln717_237 = zext i10 %shl_ln717_44"   --->   Operation 1224 'zext' 'zext_ln717_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (1.41ns)   --->   "%add_ln717_62 = add i11 %zext_ln717_237, i11 %zext_ln1171_163"   --->   Operation 1225 'add' 'add_ln717_62' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%mult_V_772 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_62, i32 1, i32 10"   --->   Operation 1226 'partselect' 'mult_V_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%mult_V_773 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_170, i32 1, i32 7"   --->   Operation 1227 'partselect' 'mult_V_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln42_119 = zext i7 %mult_V_773" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1228 'zext' 'zext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (1.54ns)   --->   "%sub_ln717_75 = sub i13 %zext_ln717_235, i13 %zext_ln717_234"   --->   Operation 1229 'sub' 'sub_ln717_75' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%mult_V_774 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_75, i32 1, i32 12"   --->   Operation 1230 'partselect' 'mult_V_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (3.81ns)   --->   "%mul_ln1171_31 = mul i14 %zext_ln1171_165, i14 16365"   --->   Operation 1231 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln717_408 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_31, i32 1, i32 13"   --->   Operation 1232 'partselect' 'trunc_ln717_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (1.41ns)   --->   "%sub_ln717_76 = sub i11 %zext_ln717_237, i11 %zext_ln1171_163"   --->   Operation 1233 'sub' 'sub_ln717_76' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%mult_V_776 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_76, i32 1, i32 10"   --->   Operation 1234 'partselect' 'mult_V_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (3.81ns)   --->   "%mul_ln717_40 = mul i13 %zext_ln717_234, i13 23"   --->   Operation 1235 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%mult_V_778 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_40, i32 1, i32 12"   --->   Operation 1236 'partselect' 'mult_V_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (1.41ns)   --->   "%sub_ln1171_153 = sub i11 0, i11 %zext_ln717_237"   --->   Operation 1237 'sub' 'sub_ln1171_153' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln717_175 = sext i11 %sub_ln1171_153"   --->   Operation 1238 'sext' 'sext_ln717_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln717_410 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_153, i32 1, i32 10"   --->   Operation 1239 'partselect' 'trunc_ln717_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%shl_ln1171_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_170, i1 0"   --->   Operation 1240 'bitconcatenate' 'shl_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln1171_166 = zext i9 %shl_ln1171_20"   --->   Operation 1241 'zext' 'zext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln1171_167 = zext i9 %shl_ln1171_20"   --->   Operation 1242 'zext' 'zext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (1.54ns)   --->   "%sub_ln1171_154 = sub i13 %zext_ln1171_167, i13 %zext_ln717_235"   --->   Operation 1243 'sub' 'sub_ln1171_154' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%trunc_ln717_411 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_154, i32 1, i32 12"   --->   Operation 1244 'partselect' 'trunc_ln717_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%shl_ln1171_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_170, i3 0"   --->   Operation 1245 'bitconcatenate' 'shl_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln1171_168 = zext i11 %shl_ln1171_21"   --->   Operation 1246 'zext' 'zext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (1.48ns)   --->   "%sub_ln1171_155 = sub i12 0, i12 %zext_ln1171_168"   --->   Operation 1247 'sub' 'sub_ln1171_155' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln717_412 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_155, i32 1, i32 11"   --->   Operation 1248 'partselect' 'trunc_ln717_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (3.81ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_165, i14 16362"   --->   Operation 1249 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%trunc_ln717_413 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_32, i32 1, i32 13"   --->   Operation 1250 'partselect' 'trunc_ln717_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (3.81ns)   --->   "%mul_ln1171_33 = mul i14 %zext_ln1171_165, i14 16359"   --->   Operation 1251 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln717_414 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_33, i32 1, i32 13"   --->   Operation 1252 'partselect' 'trunc_ln717_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (1.48ns)   --->   "%sub_ln1171_156 = sub i12 %zext_ln1171_166, i12 %zext_ln1171_168"   --->   Operation 1253 'sub' 'sub_ln1171_156' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%trunc_ln717_415 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_156, i32 1, i32 11"   --->   Operation 1254 'partselect' 'trunc_ln717_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln717_176 = sext i11 %trunc_ln717_415"   --->   Operation 1255 'sext' 'sext_ln717_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (1.48ns)   --->   "%sub_ln717_77 = sub i12 %zext_ln1171_168, i12 %zext_ln1171_164"   --->   Operation 1256 'sub' 'sub_ln717_77' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%mult_V_791 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_77, i32 1, i32 11"   --->   Operation 1257 'partselect' 'mult_V_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (3.81ns)   --->   "%mul_ln717_41 = mul i13 %zext_ln717_234, i13 27"   --->   Operation 1258 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%mult_V_792 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_41, i32 1, i32 12"   --->   Operation 1259 'partselect' 'mult_V_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (1.48ns)   --->   "%sub_ln1171_157 = sub i12 %sext_ln717_175, i12 %zext_ln1171_164"   --->   Operation 1260 'sub' 'sub_ln1171_157' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln717_417 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_157, i32 1, i32 11"   --->   Operation 1261 'partselect' 'trunc_ln717_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (3.81ns)   --->   "%mul_ln717_42 = mul i12 %zext_ln1171_164, i12 11"   --->   Operation 1262 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%mult_V_795 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_42, i32 1, i32 11"   --->   Operation 1263 'partselect' 'mult_V_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln1171_170 = zext i8 %p_read_169"   --->   Operation 1264 'zext' 'zext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln1171_172 = zext i8 %p_read_169"   --->   Operation 1265 'zext' 'zext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln1171_173 = zext i8 %p_read_169"   --->   Operation 1266 'zext' 'zext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%mult_V_821 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_169, i2 0"   --->   Operation 1267 'bitconcatenate' 'mult_V_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln1171_174 = zext i10 %mult_V_821"   --->   Operation 1268 'zext' 'zext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (1.41ns)   --->   "%sub_ln1171_444 = sub i11 %zext_ln1171_173, i11 %zext_ln1171_174"   --->   Operation 1269 'sub' 'sub_ln1171_444' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln717_418 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_444, i32 1, i32 10"   --->   Operation 1270 'partselect' 'trunc_ln717_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln717_180 = sext i10 %trunc_ln717_418"   --->   Operation 1271 'sext' 'sext_ln717_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%shl_ln717_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_169, i4 0"   --->   Operation 1272 'bitconcatenate' 'shl_ln717_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln717_244 = zext i12 %shl_ln717_45"   --->   Operation 1273 'zext' 'zext_ln717_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (1.54ns)   --->   "%add_ln717_63 = add i13 %zext_ln717_244, i13 %zext_ln1171_172"   --->   Operation 1274 'add' 'add_ln717_63' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%mult_V_802 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_63, i32 1, i32 12"   --->   Operation 1275 'partselect' 'mult_V_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln717_246 = zext i10 %mult_V_821"   --->   Operation 1276 'zext' 'zext_ln717_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (1.41ns)   --->   "%sub_ln717_78 = sub i11 %zext_ln1171_174, i11 %zext_ln1171_173"   --->   Operation 1277 'sub' 'sub_ln717_78' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%mult_V_807 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_78, i32 1, i32 10"   --->   Operation 1278 'partselect' 'mult_V_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln717_182 = sext i10 %mult_V_807"   --->   Operation 1279 'sext' 'sext_ln717_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln717_247 = zext i14 %sext_ln717_182"   --->   Operation 1280 'zext' 'zext_ln717_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (1.54ns)   --->   "%sub_ln717_79 = sub i13 %zext_ln717_244, i13 %zext_ln1171_172"   --->   Operation 1281 'sub' 'sub_ln717_79' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%mult_V_808 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_79, i32 1, i32 12"   --->   Operation 1282 'partselect' 'mult_V_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln717_183 = sext i12 %mult_V_808"   --->   Operation 1283 'sext' 'sext_ln717_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln717_248 = zext i14 %sext_ln717_183"   --->   Operation 1284 'zext' 'zext_ln717_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%shl_ln1171_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_169, i3 0"   --->   Operation 1285 'bitconcatenate' 'shl_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln1171_175 = zext i11 %shl_ln1171_22"   --->   Operation 1286 'zext' 'zext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (1.48ns)   --->   "%sub_ln1171_158 = sub i12 0, i12 %zext_ln1171_175"   --->   Operation 1287 'sub' 'sub_ln1171_158' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i12 %sub_ln1171_158"   --->   Operation 1288 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (1.54ns)   --->   "%sub_ln1171_159 = sub i13 %sext_ln1171_47, i13 %zext_ln1171_172"   --->   Operation 1289 'sub' 'sub_ln1171_159' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln717_421 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_159, i32 1, i32 12"   --->   Operation 1290 'partselect' 'trunc_ln717_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%mult_V_811 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_169, i32 1, i32 7"   --->   Operation 1291 'partselect' 'mult_V_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (1.54ns)   --->   "%sub_ln717_80 = sub i13 %zext_ln717_244, i13 %zext_ln717_246"   --->   Operation 1292 'sub' 'sub_ln717_80' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%mult_V_812 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_80, i32 1, i32 12"   --->   Operation 1293 'partselect' 'mult_V_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln717_185 = sext i12 %mult_V_812"   --->   Operation 1294 'sext' 'sext_ln717_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln717_249 = zext i14 %sext_ln717_185"   --->   Operation 1295 'zext' 'zext_ln717_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (3.81ns)   --->   "%mul_ln717_43 = mul i12 %zext_ln1171_170, i12 11"   --->   Operation 1296 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%mult_V_818 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_43, i32 1, i32 11"   --->   Operation 1297 'partselect' 'mult_V_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%mult_V_823 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_169, i1 0"   --->   Operation 1298 'bitconcatenate' 'mult_V_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln717_250 = zext i9 %mult_V_823"   --->   Operation 1299 'zext' 'zext_ln717_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (3.81ns)   --->   "%mul_ln717_44 = mul i13 %zext_ln1171_172, i13 19"   --->   Operation 1300 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%mult_V_824 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_44, i32 1, i32 12"   --->   Operation 1301 'partselect' 'mult_V_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (1.48ns)   --->   "%sub_ln1171_445 = sub i12 %zext_ln1171_170, i12 %zext_ln1171_175"   --->   Operation 1302 'sub' 'sub_ln1171_445' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln717_424 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_445, i32 1, i32 11"   --->   Operation 1303 'partselect' 'trunc_ln717_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (1.48ns)   --->   "%sub_ln717_81 = sub i12 %zext_ln1171_175, i12 %zext_ln717_250"   --->   Operation 1304 'sub' 'sub_ln717_81' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%mult_V_828 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_81, i32 1, i32 11"   --->   Operation 1305 'partselect' 'mult_V_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln717_187 = sext i11 %mult_V_828"   --->   Operation 1306 'sext' 'sext_ln717_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln717_252 = zext i14 %sext_ln717_187"   --->   Operation 1307 'zext' 'zext_ln717_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (1.41ns)   --->   "%sub_ln1171_161 = sub i11 0, i11 %zext_ln1171_174"   --->   Operation 1308 'sub' 'sub_ln1171_161' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln717_426 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_161, i32 1, i32 10"   --->   Operation 1309 'partselect' 'trunc_ln717_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln717_253 = zext i8 %p_read_168"   --->   Operation 1310 'zext' 'zext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln717_254 = zext i8 %p_read_168"   --->   Operation 1311 'zext' 'zext_ln717_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln717_255 = zext i8 %p_read_168"   --->   Operation 1312 'zext' 'zext_ln717_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln717_256 = zext i8 %p_read_168"   --->   Operation 1313 'zext' 'zext_ln717_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln717_257 = zext i8 %p_read_168"   --->   Operation 1314 'zext' 'zext_ln717_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln717_258 = zext i8 %p_read_168"   --->   Operation 1315 'zext' 'zext_ln717_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%mult_V_832 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_168, i32 1, i32 7"   --->   Operation 1316 'partselect' 'mult_V_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln42_126 = zext i7 %mult_V_832" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1317 'zext' 'zext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (3.81ns)   --->   "%mul_ln1171_34 = mul i13 %zext_ln717_258, i13 8181"   --->   Operation 1318 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln717_427 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_34, i32 1, i32 12"   --->   Operation 1319 'partselect' 'trunc_ln717_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%shl_ln717_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_168, i4 0"   --->   Operation 1320 'bitconcatenate' 'shl_ln717_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln717_259 = zext i12 %shl_ln717_46"   --->   Operation 1321 'zext' 'zext_ln717_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%shl_ln717_47 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_168, i1 0"   --->   Operation 1322 'bitconcatenate' 'shl_ln717_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln717_260 = zext i9 %shl_ln717_47"   --->   Operation 1323 'zext' 'zext_ln717_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (1.54ns)   --->   "%add_ln717_64 = add i13 %zext_ln717_259, i13 %zext_ln717_260"   --->   Operation 1324 'add' 'add_ln717_64' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_64, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1325 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (1.30ns)   --->   "%sub_ln1171_162 = sub i9 0, i9 %zext_ln717_257"   --->   Operation 1326 'sub' 'sub_ln1171_162' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln717_428 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_162, i32 1, i32 8"   --->   Operation 1327 'partselect' 'trunc_ln717_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln1171_202 = sext i8 %trunc_ln717_428"   --->   Operation 1328 'sext' 'sext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%shl_ln1171_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_168, i2 0"   --->   Operation 1329 'bitconcatenate' 'shl_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln1171_178 = zext i10 %shl_ln1171_24"   --->   Operation 1330 'zext' 'zext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln1171_179 = zext i10 %shl_ln1171_24"   --->   Operation 1331 'zext' 'zext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (1.41ns)   --->   "%sub_ln1171_163 = sub i11 0, i11 %zext_ln1171_179"   --->   Operation 1332 'sub' 'sub_ln1171_163' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln717_429 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_163, i32 1, i32 10"   --->   Operation 1333 'partselect' 'trunc_ln717_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (1.54ns)   --->   "%sub_ln1171_164 = sub i13 0, i13 %zext_ln717_259"   --->   Operation 1334 'sub' 'sub_ln1171_164' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i13 %sub_ln1171_164"   --->   Operation 1335 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln1171_180 = zext i9 %shl_ln717_47"   --->   Operation 1336 'zext' 'zext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln1171_181 = zext i9 %shl_ln717_47"   --->   Operation 1337 'zext' 'zext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (1.53ns)   --->   "%sub_ln1171_165 = sub i14 %sext_ln1171_48, i14 %zext_ln1171_181"   --->   Operation 1338 'sub' 'sub_ln1171_165' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln717_430 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_165, i32 1, i32 13"   --->   Operation 1339 'partselect' 'trunc_ln717_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (1.41ns)   --->   "%add_ln717_65 = add i11 %zext_ln1171_179, i11 %zext_ln717_254"   --->   Operation 1340 'add' 'add_ln717_65' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%mult_V_842 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_65, i32 1, i32 10"   --->   Operation 1341 'partselect' 'mult_V_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln717_261 = zext i10 %mult_V_842"   --->   Operation 1342 'zext' 'zext_ln717_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (3.81ns)   --->   "%mul_ln717_45 = mul i13 %zext_ln717_258, i13 22"   --->   Operation 1343 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%mult_V_843 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_45, i32 1, i32 12"   --->   Operation 1344 'partselect' 'mult_V_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (1.54ns)   --->   "%add_ln717_66 = add i13 %zext_ln717_259, i13 %zext_ln1171_178"   --->   Operation 1345 'add' 'add_ln717_66' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%mult_V_846 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_66, i32 1, i32 12"   --->   Operation 1346 'partselect' 'mult_V_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%shl_ln717_48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_168, i3 0"   --->   Operation 1347 'bitconcatenate' 'shl_ln717_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln717_262 = zext i11 %shl_ln717_48"   --->   Operation 1348 'zext' 'zext_ln717_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (1.48ns)   --->   "%sub_ln717_82 = sub i12 %zext_ln717_262, i12 %zext_ln717_255"   --->   Operation 1349 'sub' 'sub_ln717_82' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%mult_V_848 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_82, i32 1, i32 11"   --->   Operation 1350 'partselect' 'mult_V_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (1.54ns)   --->   "%add_ln717_67 = add i13 %zext_ln717_259, i13 %zext_ln717_258"   --->   Operation 1351 'add' 'add_ln717_67' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%mult_V_849 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_67, i32 1, i32 12"   --->   Operation 1352 'partselect' 'mult_V_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (1.41ns)   --->   "%sub_ln1171_446 = sub i11 %zext_ln717_254, i11 %zext_ln1171_179"   --->   Operation 1353 'sub' 'sub_ln1171_446' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln717_432 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_446, i32 1, i32 10"   --->   Operation 1354 'partselect' 'trunc_ln717_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (1.36ns)   --->   "%sub_ln1171_166 = sub i10 0, i10 %zext_ln1171_180"   --->   Operation 1355 'sub' 'sub_ln1171_166' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln717_433 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_166, i32 1, i32 9"   --->   Operation 1356 'partselect' 'trunc_ln717_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (1.48ns)   --->   "%sub_ln1171_167 = sub i12 0, i12 %zext_ln717_262"   --->   Operation 1357 'sub' 'sub_ln1171_167' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i12 %sub_ln1171_167"   --->   Operation 1358 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (1.54ns)   --->   "%sub_ln1171_168 = sub i13 %sext_ln1171_49, i13 %zext_ln717_258"   --->   Operation 1359 'sub' 'sub_ln1171_168' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln717_434 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_168, i32 1, i32 12"   --->   Operation 1360 'partselect' 'trunc_ln717_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (3.81ns)   --->   "%mul_ln1171_35 = mul i14 %zext_ln717_253, i14 16365"   --->   Operation 1361 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln717_435 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_35, i32 1, i32 13"   --->   Operation 1362 'partselect' 'trunc_ln717_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (1.54ns)   --->   "%sub_ln1171_169 = sub i13 %zext_ln1171_178, i13 %zext_ln717_259"   --->   Operation 1363 'sub' 'sub_ln1171_169' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln717_436 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_169, i32 1, i32 12"   --->   Operation 1364 'partselect' 'trunc_ln717_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln1171_182 = zext i8 %p_read_167"   --->   Operation 1365 'zext' 'zext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln1171_183 = zext i8 %p_read_167"   --->   Operation 1366 'zext' 'zext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln1171_184 = zext i8 %p_read_167"   --->   Operation 1367 'zext' 'zext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%mult_V_864 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_167, i2 0"   --->   Operation 1368 'bitconcatenate' 'mult_V_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln717_265 = zext i10 %mult_V_864"   --->   Operation 1369 'zext' 'zext_ln717_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln717_266 = zext i10 %mult_V_864"   --->   Operation 1370 'zext' 'zext_ln717_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln42_129 = zext i10 %mult_V_864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1371 'zext' 'zext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%shl_ln717_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_167, i4 0"   --->   Operation 1372 'bitconcatenate' 'shl_ln717_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln717_267 = zext i12 %shl_ln717_49"   --->   Operation 1373 'zext' 'zext_ln717_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (1.54ns)   --->   "%add_ln717_68 = add i13 %zext_ln717_267, i13 %zext_ln717_266"   --->   Operation 1374 'add' 'add_ln717_68' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%mult_V_866 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_68, i32 1, i32 12"   --->   Operation 1375 'partselect' 'mult_V_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (1.54ns)   --->   "%sub_ln1171_170 = sub i13 %zext_ln717_266, i13 %zext_ln717_267"   --->   Operation 1376 'sub' 'sub_ln1171_170' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%trunc_ln717_437 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_170, i32 1, i32 12"   --->   Operation 1377 'partselect' 'trunc_ln717_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (3.81ns)   --->   "%mul_ln717_46 = mul i13 %zext_ln1171_182, i13 26"   --->   Operation 1378 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%mult_V_868 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_46, i32 1, i32 12"   --->   Operation 1379 'partselect' 'mult_V_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (1.41ns)   --->   "%sub_ln1171_171 = sub i11 0, i11 %zext_ln717_265"   --->   Operation 1380 'sub' 'sub_ln1171_171' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i11 %sub_ln1171_171"   --->   Operation 1381 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (1.48ns)   --->   "%sub_ln1171_172 = sub i12 %sext_ln1171_50, i12 %zext_ln1171_184"   --->   Operation 1382 'sub' 'sub_ln1171_172' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln717_438 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_172, i32 1, i32 11"   --->   Operation 1383 'partselect' 'trunc_ln717_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%mult_V_870 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_167, i32 1, i32 7"   --->   Operation 1384 'partselect' 'mult_V_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (3.81ns)   --->   "%mul_ln717_47 = mul i12 %zext_ln1171_184, i12 11"   --->   Operation 1385 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%mult_V_871 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_47, i32 1, i32 11"   --->   Operation 1386 'partselect' 'mult_V_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (1.41ns)   --->   "%sub_ln1171_447 = sub i11 %zext_ln1171_183, i11 %zext_ln717_265"   --->   Operation 1387 'sub' 'sub_ln1171_447' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln717_439 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_447, i32 1, i32 10"   --->   Operation 1388 'partselect' 'trunc_ln717_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln717_194 = sext i10 %trunc_ln717_439"   --->   Operation 1389 'sext' 'sext_ln717_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (1.41ns)   --->   "%sub_ln717_83 = sub i11 %zext_ln717_265, i11 %zext_ln1171_183"   --->   Operation 1390 'sub' 'sub_ln717_83' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%mult_V_876 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_83, i32 1, i32 10"   --->   Operation 1391 'partselect' 'mult_V_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln717_195 = sext i10 %mult_V_876"   --->   Operation 1392 'sext' 'sext_ln717_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln717_270 = zext i14 %sext_ln717_195"   --->   Operation 1393 'zext' 'zext_ln717_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (3.81ns)   --->   "%mul_ln1171_36 = mul i13 %zext_ln1171_182, i13 8179"   --->   Operation 1394 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%trunc_ln717_441 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_36, i32 1, i32 12"   --->   Operation 1395 'partselect' 'trunc_ln717_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (1.54ns)   --->   "%add_ln717_69 = add i13 %zext_ln717_267, i13 %zext_ln1171_182"   --->   Operation 1396 'add' 'add_ln717_69' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%mult_V_882 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_69, i32 1, i32 12"   --->   Operation 1397 'partselect' 'mult_V_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [1/1] (1.54ns)   --->   "%sub_ln717_84 = sub i13 %zext_ln717_267, i13 %zext_ln1171_182"   --->   Operation 1398 'sub' 'sub_ln717_84' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%mult_V_883 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_84, i32 1, i32 12"   --->   Operation 1399 'partselect' 'mult_V_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln717_197 = sext i12 %mult_V_883"   --->   Operation 1400 'sext' 'sext_ln717_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln717_271 = zext i14 %sext_ln717_197"   --->   Operation 1401 'zext' 'zext_ln717_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%shl_ln717_50 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_167, i5 0"   --->   Operation 1402 'bitconcatenate' 'shl_ln717_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln717_272 = zext i13 %shl_ln717_50"   --->   Operation 1403 'zext' 'zext_ln717_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%shl_ln717_51 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_167, i3 0"   --->   Operation 1404 'bitconcatenate' 'shl_ln717_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln717_273 = zext i11 %shl_ln717_51"   --->   Operation 1405 'zext' 'zext_ln717_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln717_274 = zext i11 %shl_ln717_51"   --->   Operation 1406 'zext' 'zext_ln717_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (1.53ns)   --->   "%sub_ln717_85 = sub i14 %zext_ln717_272, i14 %zext_ln717_274"   --->   Operation 1407 'sub' 'sub_ln717_85' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%mult_V_884 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_85, i32 1, i32 13"   --->   Operation 1408 'partselect' 'mult_V_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln717_198 = sext i13 %mult_V_884"   --->   Operation 1409 'sext' 'sext_ln717_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln717_275 = zext i14 %sext_ln717_198"   --->   Operation 1410 'zext' 'zext_ln717_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (1.54ns)   --->   "%sub_ln1171_173 = sub i13 0, i13 %zext_ln717_267"   --->   Operation 1411 'sub' 'sub_ln1171_173' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i13 %sub_ln1171_173"   --->   Operation 1412 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%shl_ln1171_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_167, i1 0"   --->   Operation 1413 'bitconcatenate' 'shl_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln1171_185 = zext i9 %shl_ln1171_25"   --->   Operation 1414 'zext' 'zext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln1171_186 = zext i9 %shl_ln1171_25"   --->   Operation 1415 'zext' 'zext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (1.53ns)   --->   "%sub_ln1171_174 = sub i14 %sext_ln1171_51, i14 %zext_ln1171_186"   --->   Operation 1416 'sub' 'sub_ln1171_174' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln717_444 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_174, i32 1, i32 13"   --->   Operation 1417 'partselect' 'trunc_ln717_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (1.48ns)   --->   "%sub_ln717_86 = sub i12 %zext_ln717_273, i12 %zext_ln1171_184"   --->   Operation 1418 'sub' 'sub_ln717_86' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%mult_V_890 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_86, i32 1, i32 11"   --->   Operation 1419 'partselect' 'mult_V_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (1.48ns)   --->   "%sub_ln1171_175 = sub i12 %zext_ln1171_185, i12 %zext_ln717_273"   --->   Operation 1420 'sub' 'sub_ln1171_175' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%trunc_ln717_446 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_175, i32 1, i32 11"   --->   Operation 1421 'partselect' 'trunc_ln717_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln717_201 = sext i11 %trunc_ln717_446"   --->   Operation 1422 'sext' 'sext_ln717_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln717_277 = zext i9 %shl_ln1171_25"   --->   Operation 1423 'zext' 'zext_ln717_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (1.54ns)   --->   "%sub_ln717_87 = sub i13 %zext_ln717_267, i13 %zext_ln717_277"   --->   Operation 1424 'sub' 'sub_ln717_87' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%mult_V_895 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_87, i32 1, i32 12"   --->   Operation 1425 'partselect' 'mult_V_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln717_202 = sext i12 %mult_V_895"   --->   Operation 1426 'sext' 'sext_ln717_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln717_278 = zext i14 %sext_ln717_202"   --->   Operation 1427 'zext' 'zext_ln717_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln1171_187 = zext i8 %p_read_166"   --->   Operation 1428 'zext' 'zext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln1171_188 = zext i8 %p_read_166"   --->   Operation 1429 'zext' 'zext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln1171_189 = zext i8 %p_read_166"   --->   Operation 1430 'zext' 'zext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln1171_190 = zext i8 %p_read_166"   --->   Operation 1431 'zext' 'zext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln1171_191 = zext i8 %p_read_166"   --->   Operation 1432 'zext' 'zext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln1171_192 = zext i8 %p_read_166"   --->   Operation 1433 'zext' 'zext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%mult_V_896 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_166, i3 0"   --->   Operation 1434 'bitconcatenate' 'mult_V_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln717_279 = zext i11 %mult_V_896"   --->   Operation 1435 'zext' 'zext_ln717_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%mult_V_906 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_166, i2 0"   --->   Operation 1436 'bitconcatenate' 'mult_V_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln1171_193 = zext i10 %mult_V_906"   --->   Operation 1437 'zext' 'zext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln1171_194 = zext i10 %mult_V_906"   --->   Operation 1438 'zext' 'zext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (1.41ns)   --->   "%sub_ln1171_176 = sub i11 0, i11 %zext_ln1171_194"   --->   Operation 1439 'sub' 'sub_ln1171_176' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i11 %sub_ln1171_176"   --->   Operation 1440 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (1.48ns)   --->   "%sub_ln1171_177 = sub i12 %sext_ln1171_52, i12 %zext_ln1171_191"   --->   Operation 1441 'sub' 'sub_ln1171_177' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%trunc_ln717_448 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_177, i32 1, i32 11"   --->   Operation 1442 'partselect' 'trunc_ln717_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%shl_ln717_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_166, i4 0"   --->   Operation 1443 'bitconcatenate' 'shl_ln717_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%zext_ln717_280 = zext i12 %shl_ln717_52"   --->   Operation 1444 'zext' 'zext_ln717_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (1.54ns)   --->   "%sub_ln717_88 = sub i13 %zext_ln717_280, i13 %zext_ln1171_188"   --->   Operation 1445 'sub' 'sub_ln717_88' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%mult_V_898 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_88, i32 1, i32 12"   --->   Operation 1446 'partselect' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln717_204 = sext i12 %mult_V_898"   --->   Operation 1447 'sext' 'sext_ln717_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln717_281 = zext i14 %sext_ln717_204"   --->   Operation 1448 'zext' 'zext_ln717_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (1.54ns)   --->   "%sub_ln1171_178 = sub i13 %zext_ln1171_193, i13 %zext_ln717_280"   --->   Operation 1449 'sub' 'sub_ln1171_178' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln717_450 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_178, i32 1, i32 12"   --->   Operation 1450 'partselect' 'trunc_ln717_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (1.48ns)   --->   "%sub_ln717_89 = sub i12 %zext_ln717_279, i12 %zext_ln1171_191"   --->   Operation 1451 'sub' 'sub_ln717_89' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%mult_V_901 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_89, i32 1, i32 11"   --->   Operation 1452 'partselect' 'mult_V_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln717_205 = sext i11 %mult_V_901"   --->   Operation 1453 'sext' 'sext_ln717_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns)   --->   "%zext_ln717_282 = zext i14 %sext_ln717_205"   --->   Operation 1454 'zext' 'zext_ln717_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (1.48ns)   --->   "%sub_ln1171_180 = sub i12 0, i12 %zext_ln717_279"   --->   Operation 1455 'sub' 'sub_ln1171_180' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i12 %sub_ln1171_180"   --->   Operation 1456 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%shl_ln1171_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_166, i1 0"   --->   Operation 1457 'bitconcatenate' 'shl_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln1171_195 = zext i9 %shl_ln1171_26"   --->   Operation 1458 'zext' 'zext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (1.54ns)   --->   "%sub_ln1171_181 = sub i13 %sext_ln1171_53, i13 %zext_ln1171_195"   --->   Operation 1459 'sub' 'sub_ln1171_181' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%trunc_ln717_453 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_181, i32 1, i32 12"   --->   Operation 1460 'partselect' 'trunc_ln717_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (1.41ns)   --->   "%sub_ln1171_448 = sub i11 %zext_ln1171_189, i11 %zext_ln1171_194"   --->   Operation 1461 'sub' 'sub_ln1171_448' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%trunc_ln717_454 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_448, i32 1, i32 10"   --->   Operation 1462 'partselect' 'trunc_ln717_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln717_206 = sext i10 %trunc_ln717_454"   --->   Operation 1463 'sext' 'sext_ln717_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln717_283 = zext i9 %shl_ln1171_26"   --->   Operation 1464 'zext' 'zext_ln717_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (1.54ns)   --->   "%sub_ln717_90 = sub i13 %zext_ln717_280, i13 %zext_ln1171_195"   --->   Operation 1465 'sub' 'sub_ln717_90' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%mult_V_908 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_90, i32 1, i32 12"   --->   Operation 1466 'partselect' 'mult_V_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (3.81ns)   --->   "%mul_ln717_48 = mul i12 %zext_ln1171_191, i12 13"   --->   Operation 1467 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%mult_V_909 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_48, i32 1, i32 11"   --->   Operation 1468 'partselect' 'mult_V_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (1.48ns)   --->   "%add_ln717_70 = add i12 %zext_ln717_279, i12 %zext_ln717_283"   --->   Operation 1469 'add' 'add_ln717_70' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%mult_V_915 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_70, i32 1, i32 11"   --->   Operation 1470 'partselect' 'mult_V_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln42_134 = zext i11 %mult_V_915" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1471 'zext' 'zext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (1.48ns)   --->   "%sub_ln717_91 = sub i12 %zext_ln717_279, i12 %zext_ln717_283"   --->   Operation 1472 'sub' 'sub_ln717_91' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1473 [1/1] (0.00ns)   --->   "%mult_V_916 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_91, i32 1, i32 11"   --->   Operation 1473 'partselect' 'mult_V_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1474 [1/1] (1.54ns)   --->   "%sub_ln1171_449 = sub i13 %zext_ln1171_188, i13 %zext_ln717_280"   --->   Operation 1474 'sub' 'sub_ln1171_449' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln717_457 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_449, i32 1, i32 12"   --->   Operation 1475 'partselect' 'trunc_ln717_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln717_209 = sext i12 %trunc_ln717_457"   --->   Operation 1476 'sext' 'sext_ln717_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (1.41ns)   --->   "%sub_ln717_92 = sub i11 %zext_ln1171_194, i11 %zext_ln1171_189"   --->   Operation 1477 'sub' 'sub_ln717_92' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%mult_V_919 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_92, i32 1, i32 10"   --->   Operation 1478 'partselect' 'mult_V_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (3.81ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_187, i14 16363"   --->   Operation 1479 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%trunc_ln717_459 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_37, i32 1, i32 13"   --->   Operation 1480 'partselect' 'trunc_ln717_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (3.81ns)   --->   "%mul_ln717_49 = mul i13 %zext_ln1171_188, i13 19"   --->   Operation 1481 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_49, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1482 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (3.81ns)   --->   "%mul_ln1171_38 = mul i13 %zext_ln1171_188, i13 8179"   --->   Operation 1483 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln717_460 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_38, i32 1, i32 12"   --->   Operation 1484 'partselect' 'trunc_ln717_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%mult_V_925 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_166, i32 1, i32 7"   --->   Operation 1485 'partselect' 'mult_V_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln1171_197 = zext i8 %p_read_165"   --->   Operation 1486 'zext' 'zext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln1171_198 = zext i8 %p_read_165"   --->   Operation 1487 'zext' 'zext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln1171_199 = zext i8 %p_read_165"   --->   Operation 1488 'zext' 'zext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln1171_200 = zext i8 %p_read_165"   --->   Operation 1489 'zext' 'zext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%mult_V_930 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_165, i3 0"   --->   Operation 1490 'bitconcatenate' 'mult_V_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln717_289 = zext i11 %mult_V_930"   --->   Operation 1491 'zext' 'zext_ln717_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%mult_V_931 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_165, i1 0"   --->   Operation 1492 'bitconcatenate' 'mult_V_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln717_290 = zext i9 %mult_V_931"   --->   Operation 1493 'zext' 'zext_ln717_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (1.48ns)   --->   "%sub_ln717_93 = sub i12 %zext_ln717_289, i12 %zext_ln717_290"   --->   Operation 1494 'sub' 'sub_ln717_93' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%mult_V_928 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_93, i32 1, i32 11"   --->   Operation 1495 'partselect' 'mult_V_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%shl_ln1171_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_165, i4 0"   --->   Operation 1496 'bitconcatenate' 'shl_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln1171_201 = zext i12 %shl_ln1171_27"   --->   Operation 1497 'zext' 'zext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (1.54ns)   --->   "%sub_ln1171_182 = sub i13 0, i13 %zext_ln1171_201"   --->   Operation 1498 'sub' 'sub_ln1171_182' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i13 %sub_ln1171_182"   --->   Operation 1499 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln1171_202 = zext i9 %mult_V_931"   --->   Operation 1500 'zext' 'zext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln1171_203 = zext i9 %mult_V_931"   --->   Operation 1501 'zext' 'zext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln1171_204 = zext i9 %mult_V_931"   --->   Operation 1502 'zext' 'zext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (1.53ns)   --->   "%sub_ln1171_183 = sub i14 %sext_ln1171_54, i14 %zext_ln1171_204"   --->   Operation 1503 'sub' 'sub_ln1171_183' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%trunc_ln717_462 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_183, i32 1, i32 13"   --->   Operation 1504 'partselect' 'trunc_ln717_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln42_136 = zext i11 %mult_V_930" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1505 'zext' 'zext_ln42_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (1.48ns)   --->   "%sub_ln717_94 = sub i12 %zext_ln717_289, i12 %zext_ln1171_200"   --->   Operation 1506 'sub' 'sub_ln717_94' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln717_463 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_94, i32 1, i32 11"   --->   Operation 1507 'partselect' 'trunc_ln717_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%shl_ln717_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_165, i2 0"   --->   Operation 1508 'bitconcatenate' 'shl_ln717_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln717_293 = zext i10 %shl_ln717_53"   --->   Operation 1509 'zext' 'zext_ln717_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (1.48ns)   --->   "%sub_ln1171_184 = sub i12 %zext_ln717_290, i12 %zext_ln717_289"   --->   Operation 1510 'sub' 'sub_ln1171_184' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln717_464 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_184, i32 1, i32 11"   --->   Operation 1511 'partselect' 'trunc_ln717_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (1.36ns)   --->   "%sub_ln1171_185 = sub i10 0, i10 %zext_ln1171_203"   --->   Operation 1512 'sub' 'sub_ln1171_185' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln717_465 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_185, i32 1, i32 9"   --->   Operation 1513 'partselect' 'trunc_ln717_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln1171_209 = sext i9 %trunc_ln717_465"   --->   Operation 1514 'sext' 'sext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (1.53ns)   --->   "%sub_ln1171_186 = sub i14 %sext_ln1171_54, i14 %zext_ln1171_197"   --->   Operation 1515 'sub' 'sub_ln1171_186' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln717_466 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_186, i32 1, i32 13"   --->   Operation 1516 'partselect' 'trunc_ln717_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (1.41ns)   --->   "%add_ln717_72 = add i11 %zext_ln717_293, i11 %zext_ln1171_198"   --->   Operation 1517 'add' 'add_ln717_72' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%mult_V_947 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_72, i32 1, i32 10"   --->   Operation 1518 'partselect' 'mult_V_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (1.41ns)   --->   "%sub_ln717_96 = sub i11 %zext_ln717_293, i11 %zext_ln1171_198"   --->   Operation 1519 'sub' 'sub_ln717_96' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%trunc_ln717_468 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_96, i32 1, i32 10"   --->   Operation 1520 'partselect' 'trunc_ln717_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (1.48ns)   --->   "%sub_ln1171_187 = sub i12 0, i12 %zext_ln717_289"   --->   Operation 1521 'sub' 'sub_ln1171_187' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i12 %sub_ln1171_187"   --->   Operation 1522 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (1.54ns)   --->   "%sub_ln1171_188 = sub i13 %sext_ln1171_55, i13 %zext_ln1171_202"   --->   Operation 1523 'sub' 'sub_ln1171_188' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln717_469 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_188, i32 1, i32 12"   --->   Operation 1524 'partselect' 'trunc_ln717_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%mult_V_952 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_165, i32 1, i32 7"   --->   Operation 1525 'partselect' 'mult_V_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (3.81ns)   --->   "%mul_ln717_50 = mul i12 %zext_ln1171_200, i12 13"   --->   Operation 1526 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%mult_V_953 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_50, i32 1, i32 11"   --->   Operation 1527 'partselect' 'mult_V_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%trunc_ln717_470 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_187, i32 1, i32 11"   --->   Operation 1528 'partselect' 'trunc_ln717_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln1171_210 = sext i11 %trunc_ln717_470"   --->   Operation 1529 'sext' 'sext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (1.48ns)   --->   "%sub_ln1171_450 = sub i12 %zext_ln1171_200, i12 %zext_ln717_289"   --->   Operation 1530 'sub' 'sub_ln1171_450' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln717_471 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_450, i32 1, i32 11"   --->   Operation 1531 'partselect' 'trunc_ln717_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln1171_212 = sext i11 %trunc_ln717_471"   --->   Operation 1532 'sext' 'sext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (1.41ns)   --->   "%sub_ln1171_189 = sub i11 0, i11 %zext_ln717_293"   --->   Operation 1533 'sub' 'sub_ln1171_189' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%trunc_ln717_472 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_189, i32 1, i32 10"   --->   Operation 1534 'partselect' 'trunc_ln717_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln1171_205 = zext i8 %p_read_164"   --->   Operation 1535 'zext' 'zext_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln1171_207 = zext i8 %p_read_164"   --->   Operation 1536 'zext' 'zext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%shl_ln1171_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_164, i4 0"   --->   Operation 1537 'bitconcatenate' 'shl_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln1171_208 = zext i12 %shl_ln1171_28"   --->   Operation 1538 'zext' 'zext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (1.54ns)   --->   "%sub_ln1171_190 = sub i13 0, i13 %zext_ln1171_208"   --->   Operation 1539 'sub' 'sub_ln1171_190' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i13 %sub_ln1171_190"   --->   Operation 1540 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%mult_V_986 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_164, i2 0"   --->   Operation 1541 'bitconcatenate' 'mult_V_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln1171_209 = zext i10 %mult_V_986"   --->   Operation 1542 'zext' 'zext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln1171_210 = zext i10 %mult_V_986"   --->   Operation 1543 'zext' 'zext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [1/1] (1.53ns)   --->   "%sub_ln1171_191 = sub i14 %sext_ln1171_56, i14 %zext_ln1171_210"   --->   Operation 1544 'sub' 'sub_ln1171_191' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%trunc_ln717_474 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_191, i32 1, i32 13"   --->   Operation 1545 'partselect' 'trunc_ln717_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln717_300 = zext i8 %p_read_164"   --->   Operation 1546 'zext' 'zext_ln717_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1547 [1/1] (1.54ns)   --->   "%sub_ln717_97 = sub i13 %zext_ln1171_208, i13 %zext_ln717_300"   --->   Operation 1547 'sub' 'sub_ln717_97' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%mult_V_962 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_97, i32 1, i32 12"   --->   Operation 1548 'partselect' 'mult_V_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%mult_V_963 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_164, i32 1, i32 7"   --->   Operation 1549 'partselect' 'mult_V_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln42_140 = zext i7 %mult_V_963" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1550 'zext' 'zext_ln42_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%shl_ln1171_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_164, i3 0"   --->   Operation 1551 'bitconcatenate' 'shl_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln1171_211 = zext i11 %shl_ln1171_29"   --->   Operation 1552 'zext' 'zext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (1.48ns)   --->   "%sub_ln1171_193 = sub i12 0, i12 %zext_ln1171_211"   --->   Operation 1553 'sub' 'sub_ln1171_193' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln717_221 = sext i12 %sub_ln1171_193"   --->   Operation 1554 'sext' 'sext_ln717_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln717_477 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_193, i32 1, i32 11"   --->   Operation 1555 'partselect' 'trunc_ln717_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1556 [1/1] (1.41ns)   --->   "%sub_ln1171_194 = sub i11 0, i11 %zext_ln1171_209"   --->   Operation 1556 'sub' 'sub_ln1171_194' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%trunc_ln717_478 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_194, i32 1, i32 10"   --->   Operation 1557 'partselect' 'trunc_ln717_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (3.81ns)   --->   "%mul_ln1171_39 = mul i14 %zext_ln1171_205, i14 16362"   --->   Operation 1558 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln717_479 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_39, i32 1, i32 13"   --->   Operation 1559 'partselect' 'trunc_ln717_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%mult_V_991 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_164, i1 0"   --->   Operation 1560 'bitconcatenate' 'mult_V_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln1171_212 = zext i9 %mult_V_991"   --->   Operation 1561 'zext' 'zext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (1.54ns)   --->   "%sub_ln1171_195 = sub i13 %sext_ln717_221, i13 %zext_ln1171_212"   --->   Operation 1562 'sub' 'sub_ln1171_195' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%trunc_ln717_480 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_195, i32 1, i32 12"   --->   Operation 1563 'partselect' 'trunc_ln717_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (3.81ns)   --->   "%mul_ln1171_40 = mul i14 %zext_ln1171_205, i14 16365"   --->   Operation 1564 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln717_481 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_40, i32 1, i32 13"   --->   Operation 1565 'partselect' 'trunc_ln717_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (3.81ns)   --->   "%mul_ln717_51 = mul i12 %zext_ln1171_207, i12 13"   --->   Operation 1566 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%mult_V_974 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_51, i32 1, i32 11"   --->   Operation 1567 'partselect' 'mult_V_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (3.81ns)   --->   "%mul_ln1171_41 = mul i14 %zext_ln1171_205, i14 16361"   --->   Operation 1568 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln717_482 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_41, i32 1, i32 13"   --->   Operation 1569 'partselect' 'trunc_ln717_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (3.81ns)   --->   "%mul_ln1171_42 = mul i14 %zext_ln1171_205, i14 16363"   --->   Operation 1570 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln717_483 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_42, i32 1, i32 13"   --->   Operation 1571 'partselect' 'trunc_ln717_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%shl_ln717_54 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_164, i5 0"   --->   Operation 1572 'bitconcatenate' 'shl_ln717_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%zext_ln717_303 = zext i13 %shl_ln717_54"   --->   Operation 1573 'zext' 'zext_ln717_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln717_304 = zext i11 %shl_ln1171_29"   --->   Operation 1574 'zext' 'zext_ln717_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (1.53ns)   --->   "%sub_ln717_98 = sub i14 %zext_ln717_303, i14 %zext_ln717_304"   --->   Operation 1575 'sub' 'sub_ln717_98' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%mult_V_979 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_98, i32 1, i32 13"   --->   Operation 1576 'partselect' 'mult_V_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (3.81ns)   --->   "%mul_ln717_52 = mul i12 %zext_ln1171_207, i12 11"   --->   Operation 1577 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%mult_V_981 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_52, i32 1, i32 11"   --->   Operation 1578 'partselect' 'mult_V_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln717_306 = zext i9 %mult_V_991"   --->   Operation 1579 'zext' 'zext_ln717_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (1.54ns)   --->   "%add_ln717_73 = add i13 %zext_ln1171_208, i13 %zext_ln1171_212"   --->   Operation 1580 'add' 'add_ln717_73' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%mult_V_982 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_73, i32 1, i32 12"   --->   Operation 1581 'partselect' 'mult_V_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln42_142 = zext i10 %mult_V_986" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1582 'zext' 'zext_ln42_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (1.48ns)   --->   "%add_ln717_74 = add i12 %zext_ln1171_211, i12 %zext_ln717_306"   --->   Operation 1583 'add' 'add_ln717_74' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%mult_V_988 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_74, i32 1, i32 11"   --->   Operation 1584 'partselect' 'mult_V_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (1.54ns)   --->   "%add_ln717_75 = add i13 %zext_ln1171_208, i13 %zext_ln717_300"   --->   Operation 1585 'add' 'add_ln717_75' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_75, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1586 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln42_143 = zext i9 %mult_V_991" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1587 'zext' 'zext_ln42_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln1171_213 = zext i8 %p_read_163"   --->   Operation 1588 'zext' 'zext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln1171_214 = zext i8 %p_read_163"   --->   Operation 1589 'zext' 'zext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln1171_215 = zext i8 %p_read_163"   --->   Operation 1590 'zext' 'zext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln1171_216 = zext i8 %p_read_163"   --->   Operation 1591 'zext' 'zext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%shl_ln1171_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_163, i1 0"   --->   Operation 1592 'bitconcatenate' 'shl_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln1171_217 = zext i9 %shl_ln1171_30"   --->   Operation 1593 'zext' 'zext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln1171_218 = zext i9 %shl_ln1171_30"   --->   Operation 1594 'zext' 'zext_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln1171_219 = zext i9 %shl_ln1171_30"   --->   Operation 1595 'zext' 'zext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (1.36ns)   --->   "%sub_ln1171_196 = sub i10 0, i10 %zext_ln1171_219"   --->   Operation 1596 'sub' 'sub_ln1171_196' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln717_485 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_196, i32 1, i32 9"   --->   Operation 1597 'partselect' 'trunc_ln717_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%mult_V_996 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_163, i3 0"   --->   Operation 1598 'bitconcatenate' 'mult_V_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln717_309 = zext i11 %mult_V_996"   --->   Operation 1599 'zext' 'zext_ln717_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (1.48ns)   --->   "%sub_ln717_99 = sub i12 %zext_ln717_309, i12 %zext_ln1171_218"   --->   Operation 1600 'sub' 'sub_ln717_99' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%mult_V_993 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_99, i32 1, i32 11"   --->   Operation 1601 'partselect' 'mult_V_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (3.81ns)   --->   "%mul_ln717_53 = mul i13 %zext_ln1171_213, i13 19"   --->   Operation 1602 'mul' 'mul_ln717_53' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%mult_V_994 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_53, i32 1, i32 12"   --->   Operation 1603 'partselect' 'mult_V_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%mult_V_995 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_163, i2 0"   --->   Operation 1604 'bitconcatenate' 'mult_V_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln717_311 = zext i10 %mult_V_995"   --->   Operation 1605 'zext' 'zext_ln717_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (1.48ns)   --->   "%sub_ln1171_197 = sub i12 %zext_ln1171_218, i12 %zext_ln717_309"   --->   Operation 1606 'sub' 'sub_ln1171_197' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln717_487 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_197, i32 1, i32 11"   --->   Operation 1607 'partselect' 'trunc_ln717_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (1.48ns)   --->   "%add_ln717_76 = add i12 %zext_ln717_309, i12 %zext_ln1171_218"   --->   Operation 1608 'add' 'add_ln717_76' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1609 [1/1] (0.00ns)   --->   "%mult_V_1000 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_76, i32 1, i32 11"   --->   Operation 1609 'partselect' 'mult_V_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln42_148 = zext i11 %mult_V_1000" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1610 'zext' 'zext_ln42_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%shl_ln1171_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_163, i4 0"   --->   Operation 1611 'bitconcatenate' 'shl_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln1171_220 = zext i12 %shl_ln1171_31"   --->   Operation 1612 'zext' 'zext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1613 [1/1] (1.54ns)   --->   "%sub_ln1171_198 = sub i13 %zext_ln1171_217, i13 %zext_ln1171_220"   --->   Operation 1613 'sub' 'sub_ln1171_198' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln717_488 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_198, i32 1, i32 12"   --->   Operation 1614 'partselect' 'trunc_ln717_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (1.54ns)   --->   "%sub_ln717_100 = sub i13 %zext_ln1171_220, i13 %zext_ln1171_217"   --->   Operation 1615 'sub' 'sub_ln717_100' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%mult_V_1005 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_100, i32 1, i32 12"   --->   Operation 1616 'partselect' 'mult_V_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (3.81ns)   --->   "%mul_ln717_54 = mul i12 %zext_ln1171_214, i12 11"   --->   Operation 1617 'mul' 'mul_ln717_54' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_54, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1618 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (1.48ns)   --->   "%sub_ln1171_199 = sub i12 0, i12 %zext_ln717_309"   --->   Operation 1619 'sub' 'sub_ln1171_199' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i12 %sub_ln1171_199"   --->   Operation 1620 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (1.54ns)   --->   "%sub_ln1171_200 = sub i13 %sext_ln1171_57, i13 %zext_ln1171_217"   --->   Operation 1621 'sub' 'sub_ln1171_200' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln717_490 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_200, i32 1, i32 12"   --->   Operation 1622 'partselect' 'trunc_ln717_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (3.81ns)   --->   "%mul_ln717_55 = mul i12 %zext_ln1171_214, i12 13"   --->   Operation 1623 'mul' 'mul_ln717_55' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%mult_V_1010 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_55, i32 1, i32 11"   --->   Operation 1624 'partselect' 'mult_V_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (1.54ns)   --->   "%sub_ln717_101 = sub i13 %zext_ln1171_220, i13 %zext_ln1171_213"   --->   Operation 1625 'sub' 'sub_ln717_101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%mult_V_1013 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_101, i32 1, i32 12"   --->   Operation 1626 'partselect' 'mult_V_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (1.48ns)   --->   "%add_ln717_77 = add i12 %zext_ln717_309, i12 %zext_ln1171_214"   --->   Operation 1627 'add' 'add_ln717_77' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%mult_V_1015 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_77, i32 1, i32 11"   --->   Operation 1628 'partselect' 'mult_V_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (3.81ns)   --->   "%mul_ln1171_43 = mul i13 %zext_ln1171_213, i13 8179"   --->   Operation 1629 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%trunc_ln717_492 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_43, i32 1, i32 12"   --->   Operation 1630 'partselect' 'trunc_ln717_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (1.54ns)   --->   "%add_ln717_78 = add i13 %zext_ln1171_220, i13 %zext_ln1171_213"   --->   Operation 1631 'add' 'add_ln717_78' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_78, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1632 'partselect' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (1.54ns)   --->   "%sub_ln717_102 = sub i13 %zext_ln1171_220, i13 %zext_ln717_311"   --->   Operation 1633 'sub' 'sub_ln717_102' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%mult_V_1019 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_102, i32 1, i32 12"   --->   Operation 1634 'partselect' 'mult_V_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (1.48ns)   --->   "%sub_ln1171_452 = sub i12 %zext_ln1171_214, i12 %zext_ln717_309"   --->   Operation 1635 'sub' 'sub_ln1171_452' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%trunc_ln717_494 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_452, i32 1, i32 11"   --->   Operation 1636 'partselect' 'trunc_ln717_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (1.54ns)   --->   "%sub_ln1171_201 = sub i13 %zext_ln717_311, i13 %zext_ln1171_220"   --->   Operation 1637 'sub' 'sub_ln1171_201' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln717_495 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_201, i32 1, i32 12"   --->   Operation 1638 'partselect' 'trunc_ln717_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln1171_221 = zext i10 %mult_V_995"   --->   Operation 1639 'zext' 'zext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (1.41ns)   --->   "%sub_ln1171_453 = sub i11 %zext_ln1171_215, i11 %zext_ln1171_221"   --->   Operation 1640 'sub' 'sub_ln1171_453' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln717_496 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_453, i32 1, i32 10"   --->   Operation 1641 'partselect' 'trunc_ln717_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln42_44 = sext i10 %trunc_ln717_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1642 'sext' 'sext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln1171_222 = zext i8 %p_read_162"   --->   Operation 1643 'zext' 'zext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln1171_223 = zext i8 %p_read_162"   --->   Operation 1644 'zext' 'zext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln1171_224 = zext i8 %p_read_162"   --->   Operation 1645 'zext' 'zext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln1171_225 = zext i8 %p_read_162"   --->   Operation 1646 'zext' 'zext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_162, i2 0"   --->   Operation 1647 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln1171_226 = zext i10 %tmp_5"   --->   Operation 1648 'zext' 'zext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (1.41ns)   --->   "%sub_ln1171_454 = sub i11 %zext_ln1171_225, i11 %zext_ln1171_226"   --->   Operation 1649 'sub' 'sub_ln1171_454' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%trunc_ln717_497 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_454, i32 1, i32 10"   --->   Operation 1650 'partselect' 'trunc_ln717_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (1.41ns)   --->   "%sub_ln1171_202 = sub i11 0, i11 %zext_ln1171_226"   --->   Operation 1651 'sub' 'sub_ln1171_202' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i11 %sub_ln1171_202"   --->   Operation 1652 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (1.48ns)   --->   "%sub_ln1171_203 = sub i12 %sext_ln1171_58, i12 %zext_ln1171_224"   --->   Operation 1653 'sub' 'sub_ln1171_203' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%trunc_ln717_498 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_203, i32 1, i32 11"   --->   Operation 1654 'partselect' 'trunc_ln717_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (1.41ns)   --->   "%sub_ln717_103 = sub i11 %zext_ln1171_226, i11 %zext_ln1171_225"   --->   Operation 1655 'sub' 'sub_ln717_103' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%mult_V_1027 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_103, i32 1, i32 10"   --->   Operation 1656 'partselect' 'mult_V_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%shl_ln1171_32 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_162, i5 0"   --->   Operation 1657 'bitconcatenate' 'shl_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln1171_228 = zext i13 %shl_ln1171_32"   --->   Operation 1658 'zext' 'zext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%shl_ln1171_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_162, i3 0"   --->   Operation 1659 'bitconcatenate' 'shl_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln1171_229 = zext i11 %shl_ln1171_33"   --->   Operation 1660 'zext' 'zext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln1171_230 = zext i11 %shl_ln1171_33"   --->   Operation 1661 'zext' 'zext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (1.53ns)   --->   "%sub_ln1171_204 = sub i14 %zext_ln1171_230, i14 %zext_ln1171_228"   --->   Operation 1662 'sub' 'sub_ln1171_204' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%trunc_ln717_500 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_204, i32 1, i32 13"   --->   Operation 1663 'partselect' 'trunc_ln717_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln1171_224 = sext i13 %trunc_ln717_500"   --->   Operation 1664 'sext' 'sext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%shl_ln1171_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_162, i1 0"   --->   Operation 1665 'bitconcatenate' 'shl_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln1171_231 = zext i9 %shl_ln1171_34"   --->   Operation 1666 'zext' 'zext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln1171_232 = zext i9 %shl_ln1171_34"   --->   Operation 1667 'zext' 'zext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln1171_233 = zext i9 %shl_ln1171_34"   --->   Operation 1668 'zext' 'zext_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (1.48ns)   --->   "%sub_ln1171_205 = sub i12 %zext_ln1171_233, i12 %zext_ln1171_229"   --->   Operation 1669 'sub' 'sub_ln1171_205' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%trunc_ln717_501 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_205, i32 1, i32 11"   --->   Operation 1670 'partselect' 'trunc_ln717_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (1.36ns)   --->   "%sub_ln1171_206 = sub i10 0, i10 %zext_ln1171_232"   --->   Operation 1671 'sub' 'sub_ln1171_206' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln717_502 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_206, i32 1, i32 9"   --->   Operation 1672 'partselect' 'trunc_ln717_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%shl_ln717_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_162, i4 0"   --->   Operation 1673 'bitconcatenate' 'shl_ln717_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln717_316 = zext i12 %shl_ln717_55"   --->   Operation 1674 'zext' 'zext_ln717_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (1.54ns)   --->   "%add_ln717_79 = add i13 %zext_ln717_316, i13 %zext_ln1171_223"   --->   Operation 1675 'add' 'add_ln717_79' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%mult_V_1035 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_79, i32 1, i32 12"   --->   Operation 1676 'partselect' 'mult_V_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (1.48ns)   --->   "%sub_ln717_104 = sub i12 %zext_ln1171_229, i12 %zext_ln1171_224"   --->   Operation 1677 'sub' 'sub_ln717_104' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%mult_V_1036 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_104, i32 1, i32 11"   --->   Operation 1678 'partselect' 'mult_V_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln717_238 = sext i11 %mult_V_1036"   --->   Operation 1679 'sext' 'sext_ln717_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%zext_ln717_318 = zext i14 %sext_ln717_238"   --->   Operation 1680 'zext' 'zext_ln717_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (3.81ns)   --->   "%mul_ln717_56 = mul i12 %zext_ln1171_224, i12 11"   --->   Operation 1681 'mul' 'mul_ln717_56' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%mult_V_1037 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_56, i32 1, i32 11"   --->   Operation 1682 'partselect' 'mult_V_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%mult_V_1038 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_162, i32 1, i32 7"   --->   Operation 1683 'partselect' 'mult_V_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (1.48ns)   --->   "%sub_ln1171_455 = sub i12 %zext_ln1171_224, i12 %zext_ln1171_229"   --->   Operation 1684 'sub' 'sub_ln1171_455' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%trunc_ln717_504 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_455, i32 1, i32 11"   --->   Operation 1685 'partselect' 'trunc_ln717_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (3.81ns)   --->   "%mul_ln1171_44 = mul i14 %zext_ln1171_222, i14 16365"   --->   Operation 1686 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%trunc_ln717_505 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_44, i32 1, i32 13"   --->   Operation 1687 'partselect' 'trunc_ln717_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (3.81ns)   --->   "%mul_ln717_57 = mul i13 %zext_ln1171_223, i13 19"   --->   Operation 1688 'mul' 'mul_ln717_57' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%mult_V_1046 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_57, i32 1, i32 12"   --->   Operation 1689 'partselect' 'mult_V_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (1.48ns)   --->   "%sub_ln1171_208 = sub i12 0, i12 %zext_ln1171_229"   --->   Operation 1690 'sub' 'sub_ln1171_208' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i12 %sub_ln1171_208"   --->   Operation 1691 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (1.54ns)   --->   "%sub_ln1171_209 = sub i13 %sext_ln1171_59, i13 %zext_ln1171_231"   --->   Operation 1692 'sub' 'sub_ln1171_209' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln717_508 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_209, i32 1, i32 12"   --->   Operation 1693 'partselect' 'trunc_ln717_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln1171_234 = zext i8 %p_read_161"   --->   Operation 1694 'zext' 'zext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln1171_235 = zext i8 %p_read_161"   --->   Operation 1695 'zext' 'zext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln1171_236 = zext i8 %p_read_161"   --->   Operation 1696 'zext' 'zext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln717_322 = zext i8 %p_read_161"   --->   Operation 1697 'zext' 'zext_ln717_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (3.81ns)   --->   "%mul_ln717_58 = mul i13 %zext_ln717_322, i13 21"   --->   Operation 1698 'mul' 'mul_ln717_58' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_58, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1699 'partselect' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (3.81ns)   --->   "%mul_ln717_59 = mul i12 %zext_ln1171_235, i12 13"   --->   Operation 1700 'mul' 'mul_ln717_59' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%mult_V_1057 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_59, i32 1, i32 11"   --->   Operation 1701 'partselect' 'mult_V_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%shl_ln1171_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_161, i1 0"   --->   Operation 1702 'bitconcatenate' 'shl_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln1171_237 = zext i9 %shl_ln1171_35"   --->   Operation 1703 'zext' 'zext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (1.36ns)   --->   "%sub_ln1171_210 = sub i10 0, i10 %zext_ln1171_237"   --->   Operation 1704 'sub' 'sub_ln1171_210' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln717_509 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_210, i32 1, i32 9"   --->   Operation 1705 'partselect' 'trunc_ln717_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%mult_V_1063 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_161, i2 0"   --->   Operation 1706 'bitconcatenate' 'mult_V_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln717_324 = zext i10 %mult_V_1063"   --->   Operation 1707 'zext' 'zext_ln717_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (3.81ns)   --->   "%mul_ln717_60 = mul i13 %zext_ln717_322, i13 27"   --->   Operation 1708 'mul' 'mul_ln717_60' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%mult_V_1068 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_60, i32 1, i32 12"   --->   Operation 1709 'partselect' 'mult_V_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln1171_238 = zext i10 %mult_V_1063"   --->   Operation 1710 'zext' 'zext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (1.41ns)   --->   "%sub_ln1171_211 = sub i11 0, i11 %zext_ln717_324"   --->   Operation 1711 'sub' 'sub_ln1171_211' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln717_246 = sext i11 %sub_ln1171_211"   --->   Operation 1712 'sext' 'sext_ln717_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln717_511 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_211, i32 1, i32 10"   --->   Operation 1713 'partselect' 'trunc_ln717_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (3.81ns)   --->   "%mul_ln717_61 = mul i12 %zext_ln1171_235, i12 11"   --->   Operation 1714 'mul' 'mul_ln717_61' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%mult_V_1072 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_61, i32 1, i32 11"   --->   Operation 1715 'partselect' 'mult_V_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (1.48ns)   --->   "%sub_ln1171_212 = sub i12 %sext_ln717_246, i12 %zext_ln1171_235"   --->   Operation 1716 'sub' 'sub_ln1171_212' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%trunc_ln717_512 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_212, i32 1, i32 11"   --->   Operation 1717 'partselect' 'trunc_ln717_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%shl_ln1171_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_161, i4 0"   --->   Operation 1718 'bitconcatenate' 'shl_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln1171_239 = zext i12 %shl_ln1171_36"   --->   Operation 1719 'zext' 'zext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (1.54ns)   --->   "%sub_ln1171_213 = sub i13 %zext_ln1171_238, i13 %zext_ln1171_239"   --->   Operation 1720 'sub' 'sub_ln1171_213' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%trunc_ln717_513 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_213, i32 1, i32 12"   --->   Operation 1721 'partselect' 'trunc_ln717_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%mult_V_1077 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_161, i32 1, i32 7"   --->   Operation 1722 'partselect' 'mult_V_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln42_155 = zext i7 %mult_V_1077" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1723 'zext' 'zext_ln42_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_161, i3 0"   --->   Operation 1724 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln1171_240 = zext i11 %tmp_6"   --->   Operation 1725 'zext' 'zext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (1.48ns)   --->   "%sub_ln1171_456 = sub i12 %zext_ln1171_235, i12 %zext_ln1171_240"   --->   Operation 1726 'sub' 'sub_ln1171_456' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%trunc_ln717_514 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_456, i32 1, i32 11"   --->   Operation 1727 'partselect' 'trunc_ln717_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln1171_228 = sext i11 %trunc_ln717_514"   --->   Operation 1728 'sext' 'sext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (1.54ns)   --->   "%sub_ln1171_214 = sub i13 0, i13 %zext_ln1171_239"   --->   Operation 1729 'sub' 'sub_ln1171_214' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i13 %sub_ln1171_214"   --->   Operation 1730 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (1.53ns)   --->   "%sub_ln1171_215 = sub i14 %sext_ln1171_60, i14 %zext_ln1171_234"   --->   Operation 1731 'sub' 'sub_ln1171_215' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln717_515 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_215, i32 1, i32 13"   --->   Operation 1732 'partselect' 'trunc_ln717_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (1.30ns)   --->   "%sub_ln1171_216 = sub i9 0, i9 %zext_ln1171_236"   --->   Operation 1733 'sub' 'sub_ln1171_216' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln717_516 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_216, i32 1, i32 8"   --->   Operation 1734 'partselect' 'trunc_ln717_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (3.81ns)   --->   "%mul_ln1171_45 = mul i14 %zext_ln1171_234, i14 16363"   --->   Operation 1735 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln717_517 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_45, i32 1, i32 13"   --->   Operation 1736 'partselect' 'trunc_ln717_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (3.81ns)   --->   "%mul_ln1171_46 = mul i14 %zext_ln1171_234, i14 16361"   --->   Operation 1737 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln717_518 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_46, i32 1, i32 13"   --->   Operation 1738 'partselect' 'trunc_ln717_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln1171_241 = zext i8 %p_read_160"   --->   Operation 1739 'zext' 'zext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln1171_242 = zext i8 %p_read_160"   --->   Operation 1740 'zext' 'zext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln1171_243 = zext i8 %p_read_160"   --->   Operation 1741 'zext' 'zext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%zext_ln1171_244 = zext i8 %p_read_160"   --->   Operation 1742 'zext' 'zext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%zext_ln1171_245 = zext i8 %p_read_160"   --->   Operation 1743 'zext' 'zext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln1171_246 = zext i8 %p_read_160"   --->   Operation 1744 'zext' 'zext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (1.30ns)   --->   "%sub_ln1171_217 = sub i9 0, i9 %zext_ln1171_246"   --->   Operation 1745 'sub' 'sub_ln1171_217' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%trunc_ln717_519 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_217, i32 1, i32 8"   --->   Operation 1746 'partselect' 'trunc_ln717_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (3.81ns)   --->   "%mul_ln717_62 = mul i12 %zext_ln1171_243, i12 11"   --->   Operation 1747 'mul' 'mul_ln717_62' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%mult_V_1090 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_62, i32 1, i32 11"   --->   Operation 1748 'partselect' 'mult_V_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (3.81ns)   --->   "%mul_ln1171_47 = mul i14 %zext_ln1171_245, i14 16361"   --->   Operation 1749 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%trunc_ln717_520 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_47, i32 1, i32 13"   --->   Operation 1750 'partselect' 'trunc_ln717_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%shl_ln1171_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_160, i2 0"   --->   Operation 1751 'bitconcatenate' 'shl_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln1171_248 = zext i10 %shl_ln1171_37"   --->   Operation 1752 'zext' 'zext_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (1.41ns)   --->   "%sub_ln1171_218 = sub i11 0, i11 %zext_ln1171_248"   --->   Operation 1753 'sub' 'sub_ln1171_218' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%trunc_ln717_521 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_218, i32 1, i32 10"   --->   Operation 1754 'partselect' 'trunc_ln717_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln717_255 = sext i10 %trunc_ln717_521"   --->   Operation 1755 'sext' 'sext_ln717_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%mult_V_1098 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_160, i32 1, i32 7"   --->   Operation 1756 'partselect' 'mult_V_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln42_159 = zext i7 %mult_V_1098" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1757 'zext' 'zext_ln42_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (1.41ns)   --->   "%add_ln717_82 = add i11 %zext_ln1171_248, i11 %zext_ln1171_242"   --->   Operation 1758 'add' 'add_ln717_82' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%mult_V_1100 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_82, i32 1, i32 10"   --->   Operation 1759 'partselect' 'mult_V_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%mult_V_1110 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_160, i1 0"   --->   Operation 1760 'bitconcatenate' 'mult_V_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%shl_ln1171_39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_160, i3 0"   --->   Operation 1761 'bitconcatenate' 'shl_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%zext_ln1171_251 = zext i11 %shl_ln1171_39"   --->   Operation 1762 'zext' 'zext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (1.48ns)   --->   "%sub_ln1171_222 = sub i12 0, i12 %zext_ln1171_251"   --->   Operation 1763 'sub' 'sub_ln1171_222' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln717_256 = sext i12 %sub_ln1171_222"   --->   Operation 1764 'sext' 'sext_ln717_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln717_524 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_222, i32 1, i32 11"   --->   Operation 1765 'partselect' 'trunc_ln717_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (1.41ns)   --->   "%sub_ln1171_457 = sub i11 %zext_ln1171_242, i11 %zext_ln1171_248"   --->   Operation 1766 'sub' 'sub_ln1171_457' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%trunc_ln717_525 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_457, i32 1, i32 10"   --->   Operation 1767 'partselect' 'trunc_ln717_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (3.81ns)   --->   "%mul_ln1171_48 = mul i14 %zext_ln1171_245, i14 16365"   --->   Operation 1768 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln717_527 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_48, i32 1, i32 13"   --->   Operation 1769 'partselect' 'trunc_ln717_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln717_329 = zext i9 %mult_V_1110"   --->   Operation 1770 'zext' 'zext_ln717_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln42_161 = zext i9 %mult_V_1110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1771 'zext' 'zext_ln42_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (1.48ns)   --->   "%sub_ln717_108 = sub i12 %zext_ln1171_251, i12 %zext_ln717_329"   --->   Operation 1772 'sub' 'sub_ln717_108' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%mult_V_1111 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_108, i32 1, i32 11"   --->   Operation 1773 'partselect' 'mult_V_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (3.81ns)   --->   "%mul_ln717_63 = mul i13 %zext_ln1171_241, i13 21"   --->   Operation 1774 'mul' 'mul_ln717_63' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%mult_V_1113 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_63, i32 1, i32 12"   --->   Operation 1775 'partselect' 'mult_V_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (1.54ns)   --->   "%sub_ln1171_223 = sub i13 %sext_ln717_256, i13 %zext_ln1171_241"   --->   Operation 1776 'sub' 'sub_ln1171_223' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%trunc_ln717_529 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_223, i32 1, i32 12"   --->   Operation 1777 'partselect' 'trunc_ln717_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln1171_252 = zext i8 %p_read_159"   --->   Operation 1778 'zext' 'zext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln1171_253 = zext i8 %p_read_159"   --->   Operation 1779 'zext' 'zext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln1171_255 = zext i8 %p_read_159"   --->   Operation 1780 'zext' 'zext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln1171_256 = zext i8 %p_read_159"   --->   Operation 1781 'zext' 'zext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%mult_V_1145 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_159, i1 0"   --->   Operation 1782 'bitconcatenate' 'mult_V_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln1171_259 = zext i9 %mult_V_1145"   --->   Operation 1783 'zext' 'zext_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln1171_260 = zext i9 %mult_V_1145"   --->   Operation 1784 'zext' 'zext_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (1.36ns)   --->   "%sub_ln1171_224 = sub i10 0, i10 %zext_ln1171_260"   --->   Operation 1785 'sub' 'sub_ln1171_224' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%trunc_ln717_531 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_224, i32 1, i32 9"   --->   Operation 1786 'partselect' 'trunc_ln717_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (1.30ns)   --->   "%sub_ln1171_225 = sub i9 0, i9 %zext_ln1171_256"   --->   Operation 1787 'sub' 'sub_ln1171_225' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%trunc_ln717_532 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_225, i32 1, i32 8"   --->   Operation 1788 'partselect' 'trunc_ln717_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%shl_ln717_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_159, i4 0"   --->   Operation 1789 'bitconcatenate' 'shl_ln717_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln717_333 = zext i12 %shl_ln717_56"   --->   Operation 1790 'zext' 'zext_ln717_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (1.54ns)   --->   "%add_ln717_83 = add i13 %zext_ln717_333, i13 %zext_ln1171_252"   --->   Operation 1791 'add' 'add_ln717_83' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_83, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1792 'partselect' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (3.81ns)   --->   "%mul_ln1171_49 = mul i14 %zext_ln1171_255, i14 16365"   --->   Operation 1793 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln717_533 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_49, i32 1, i32 13"   --->   Operation 1794 'partselect' 'trunc_ln717_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%mult_V_1137 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_159, i32 1, i32 7"   --->   Operation 1795 'partselect' 'mult_V_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (3.81ns)   --->   "%mul_ln717_64 = mul i12 %zext_ln1171_253, i12 11"   --->   Operation 1796 'mul' 'mul_ln717_64' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%mult_V_1139 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_64, i32 1, i32 11"   --->   Operation 1797 'partselect' 'mult_V_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (1.54ns)   --->   "%sub_ln1171_227 = sub i13 %zext_ln1171_259, i13 %zext_ln717_333"   --->   Operation 1798 'sub' 'sub_ln1171_227' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%trunc_ln717_537 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_227, i32 1, i32 12"   --->   Operation 1799 'partselect' 'trunc_ln717_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln42_50 = sext i12 %trunc_ln717_537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1800 'sext' 'sext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln1171_263 = zext i8 %p_read_158"   --->   Operation 1801 'zext' 'zext_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%zext_ln1171_265 = zext i8 %p_read_158"   --->   Operation 1802 'zext' 'zext_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%shl_ln1171_41 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_158, i3 0"   --->   Operation 1803 'bitconcatenate' 'shl_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln1171_267 = zext i11 %shl_ln1171_41"   --->   Operation 1804 'zext' 'zext_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%shl_ln1171_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_158, i1 0"   --->   Operation 1805 'bitconcatenate' 'shl_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%zext_ln1171_268 = zext i9 %shl_ln1171_42"   --->   Operation 1806 'zext' 'zext_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln1171_269 = zext i9 %shl_ln1171_42"   --->   Operation 1807 'zext' 'zext_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (1.48ns)   --->   "%sub_ln1171_231 = sub i12 %zext_ln1171_269, i12 %zext_ln1171_267"   --->   Operation 1808 'sub' 'sub_ln1171_231' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%trunc_ln717_541 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_231, i32 1, i32 11"   --->   Operation 1809 'partselect' 'trunc_ln717_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%shl_ln1171_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_158, i2 0"   --->   Operation 1810 'bitconcatenate' 'shl_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%zext_ln1171_270 = zext i10 %shl_ln1171_43"   --->   Operation 1811 'zext' 'zext_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (1.41ns)   --->   "%sub_ln1171_232 = sub i11 0, i11 %zext_ln1171_270"   --->   Operation 1812 'sub' 'sub_ln1171_232' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i11 %sub_ln1171_232"   --->   Operation 1813 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (1.48ns)   --->   "%sub_ln1171_233 = sub i12 %sext_ln1171_62, i12 %zext_ln1171_265"   --->   Operation 1814 'sub' 'sub_ln1171_233' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%trunc_ln717_542 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_233, i32 1, i32 11"   --->   Operation 1815 'partselect' 'trunc_ln717_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (1.48ns)   --->   "%sub_ln1171_234 = sub i12 0, i12 %zext_ln1171_267"   --->   Operation 1816 'sub' 'sub_ln1171_234' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%trunc_ln717_544 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_234, i32 1, i32 11"   --->   Operation 1817 'partselect' 'trunc_ln717_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (3.81ns)   --->   "%mul_ln1171_50 = mul i13 %zext_ln1171_263, i13 8179"   --->   Operation 1818 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%trunc_ln717_545 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_50, i32 1, i32 12"   --->   Operation 1819 'partselect' 'trunc_ln717_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%mult_V_1163 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_158, i4 0"   --->   Operation 1820 'bitconcatenate' 'mult_V_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln717_337 = zext i12 %mult_V_1163"   --->   Operation 1821 'zext' 'zext_ln717_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln717_338 = zext i10 %shl_ln1171_43"   --->   Operation 1822 'zext' 'zext_ln717_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (1.54ns)   --->   "%add_ln717_85 = add i13 %zext_ln717_337, i13 %zext_ln717_338"   --->   Operation 1823 'add' 'add_ln717_85' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%trunc_ln42_19 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_85, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1824 'partselect' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (1.36ns)   --->   "%sub_ln1171_235 = sub i10 0, i10 %zext_ln1171_268"   --->   Operation 1825 'sub' 'sub_ln1171_235' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%trunc_ln717_546 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_235, i32 1, i32 9"   --->   Operation 1826 'partselect' 'trunc_ln717_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln42_52 = sext i9 %trunc_ln717_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1827 'sext' 'sext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (3.81ns)   --->   "%mul_ln717_65 = mul i12 %zext_ln1171_265, i12 11"   --->   Operation 1828 'mul' 'mul_ln717_65' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%mult_V_1165 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_65, i32 1, i32 11"   --->   Operation 1829 'partselect' 'mult_V_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (1.48ns)   --->   "%sub_ln717_111 = sub i12 %zext_ln1171_267, i12 %zext_ln1171_269"   --->   Operation 1830 'sub' 'sub_ln717_111' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%mult_V_1171 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_111, i32 1, i32 11"   --->   Operation 1831 'partselect' 'mult_V_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (1.54ns)   --->   "%sub_ln1171_236 = sub i13 0, i13 %zext_ln717_337"   --->   Operation 1832 'sub' 'sub_ln1171_236' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln42_167 = zext i8 %p_read_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1833 'zext' 'zext_ln42_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln42_168 = zext i8 %p_read_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1834 'zext' 'zext_ln42_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln42_169 = zext i8 %p_read_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1835 'zext' 'zext_ln42_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln717_344 = zext i8 %p_read_157"   --->   Operation 1836 'zext' 'zext_ln717_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (3.81ns)   --->   "%mul_ln717_66 = mul i12 %zext_ln717_344, i12 13"   --->   Operation 1837 'mul' 'mul_ln717_66' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%mult_V_1185 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_66, i32 1, i32 11"   --->   Operation 1838 'partselect' 'mult_V_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (1.30ns)   --->   "%sub_ln1171_238 = sub i9 0, i9 %zext_ln42_169"   --->   Operation 1839 'sub' 'sub_ln1171_238' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%trunc_ln717_552 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_238, i32 1, i32 8"   --->   Operation 1840 'partselect' 'trunc_ln717_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%shl_ln717_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_157, i2 0"   --->   Operation 1841 'bitconcatenate' 'shl_ln717_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln717_346 = zext i10 %shl_ln717_58"   --->   Operation 1842 'zext' 'zext_ln717_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln717_347 = zext i10 %shl_ln717_58"   --->   Operation 1843 'zext' 'zext_ln717_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (1.41ns)   --->   "%sub_ln717_114 = sub i11 %zext_ln717_347, i11 %zext_ln42_168"   --->   Operation 1844 'sub' 'sub_ln717_114' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%mult_V_1187 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_114, i32 1, i32 10"   --->   Operation 1845 'partselect' 'mult_V_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%shl_ln717_59 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_157, i3 0"   --->   Operation 1846 'bitconcatenate' 'shl_ln717_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln717_349 = zext i11 %shl_ln717_59"   --->   Operation 1847 'zext' 'zext_ln717_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%shl_ln717_60 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_157, i1 0"   --->   Operation 1848 'bitconcatenate' 'shl_ln717_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%zext_ln717_350 = zext i9 %shl_ln717_60"   --->   Operation 1849 'zext' 'zext_ln717_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%zext_ln717_351 = zext i9 %shl_ln717_60"   --->   Operation 1850 'zext' 'zext_ln717_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (1.48ns)   --->   "%add_ln717_88 = add i12 %zext_ln717_349, i12 %zext_ln717_351"   --->   Operation 1851 'add' 'add_ln717_88' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%mult_V_1189 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_88, i32 1, i32 11"   --->   Operation 1852 'partselect' 'mult_V_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln42_170 = zext i11 %mult_V_1189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1853 'zext' 'zext_ln42_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.00ns)   --->   "%mult_V_1192 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_157, i32 1, i32 7"   --->   Operation 1854 'partselect' 'mult_V_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%shl_ln717_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_157, i4 0"   --->   Operation 1855 'bitconcatenate' 'shl_ln717_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%zext_ln717_352 = zext i12 %shl_ln717_61"   --->   Operation 1856 'zext' 'zext_ln717_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (1.54ns)   --->   "%sub_ln717_115 = sub i13 %zext_ln717_352, i13 %zext_ln717_346"   --->   Operation 1857 'sub' 'sub_ln717_115' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%mult_V_1196 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_115, i32 1, i32 12"   --->   Operation 1858 'partselect' 'mult_V_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (1.54ns)   --->   "%add_ln717_89 = add i13 %zext_ln717_352, i13 %zext_ln717_346"   --->   Operation 1859 'add' 'add_ln717_89' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln42_21 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_89, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1860 'partselect' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (1.54ns)   --->   "%add_ln717_90 = add i13 %zext_ln717_352, i13 %zext_ln717_350"   --->   Operation 1861 'add' 'add_ln717_90' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%mult_V_1198 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_90, i32 1, i32 12"   --->   Operation 1862 'partselect' 'mult_V_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln1171_272 = zext i9 %shl_ln717_60"   --->   Operation 1863 'zext' 'zext_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (1.36ns)   --->   "%sub_ln1171_239 = sub i10 0, i10 %zext_ln1171_272"   --->   Operation 1864 'sub' 'sub_ln1171_239' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%trunc_ln717_555 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_239, i32 1, i32 9"   --->   Operation 1865 'partselect' 'trunc_ln717_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (1.48ns)   --->   "%sub_ln1171_240 = sub i12 0, i12 %zext_ln717_349"   --->   Operation 1866 'sub' 'sub_ln1171_240' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i12 %sub_ln1171_240"   --->   Operation 1867 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (1.54ns)   --->   "%sub_ln1171_241 = sub i13 %sext_ln1171_64, i13 %zext_ln717_350"   --->   Operation 1868 'sub' 'sub_ln1171_241' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%trunc_ln717_556 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_241, i32 1, i32 12"   --->   Operation 1869 'partselect' 'trunc_ln717_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (1.41ns)   --->   "%sub_ln1171_242 = sub i11 0, i11 %zext_ln717_347"   --->   Operation 1870 'sub' 'sub_ln1171_242' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%trunc_ln717_557 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_242, i32 1, i32 10"   --->   Operation 1871 'partselect' 'trunc_ln717_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (3.81ns)   --->   "%mul_ln1171_51 = mul i13 %zext_ln42_167, i13 8181"   --->   Operation 1872 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln717_558 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_51, i32 1, i32 12"   --->   Operation 1873 'partselect' 'trunc_ln717_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (1.41ns)   --->   "%add_ln717_91 = add i11 %zext_ln717_347, i11 %zext_ln42_168"   --->   Operation 1874 'add' 'add_ln717_91' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%mult_V_1207 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_91, i32 1, i32 10"   --->   Operation 1875 'partselect' 'mult_V_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (1.54ns)   --->   "%sub_ln1171_461 = sub i13 %zext_ln42_167, i13 %zext_ln717_352"   --->   Operation 1876 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%trunc_ln717_559 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_461, i32 1, i32 12"   --->   Operation 1877 'partselect' 'trunc_ln717_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%zext_ln1171_273 = zext i8 %p_read_156"   --->   Operation 1878 'zext' 'zext_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln1171_274 = zext i8 %p_read_156"   --->   Operation 1879 'zext' 'zext_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln1171_275 = zext i8 %p_read_156"   --->   Operation 1880 'zext' 'zext_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln1171_276 = zext i8 %p_read_156"   --->   Operation 1881 'zext' 'zext_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%shl_ln1171_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_156, i3 0"   --->   Operation 1882 'bitconcatenate' 'shl_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln1171_277 = zext i11 %shl_ln1171_44"   --->   Operation 1883 'zext' 'zext_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%mult_V_1222 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_156, i1 0"   --->   Operation 1884 'bitconcatenate' 'mult_V_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln1171_278 = zext i9 %mult_V_1222"   --->   Operation 1885 'zext' 'zext_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%zext_ln1171_279 = zext i9 %mult_V_1222"   --->   Operation 1886 'zext' 'zext_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (1.48ns)   --->   "%sub_ln1171_243 = sub i12 %zext_ln1171_279, i12 %zext_ln1171_277"   --->   Operation 1887 'sub' 'sub_ln1171_243' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln717_560 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_243, i32 1, i32 11"   --->   Operation 1888 'partselect' 'trunc_ln717_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (1.30ns)   --->   "%sub_ln1171_244 = sub i9 0, i9 %zext_ln1171_275"   --->   Operation 1889 'sub' 'sub_ln1171_244' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%trunc_ln717_561 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_244, i32 1, i32 8"   --->   Operation 1890 'partselect' 'trunc_ln717_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%shl_ln1171_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_156, i4 0"   --->   Operation 1891 'bitconcatenate' 'shl_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%zext_ln1171_280 = zext i12 %shl_ln1171_45"   --->   Operation 1892 'zext' 'zext_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%mult_V_1245 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_156, i2 0"   --->   Operation 1893 'bitconcatenate' 'mult_V_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln1171_281 = zext i10 %mult_V_1245"   --->   Operation 1894 'zext' 'zext_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln1171_282 = zext i10 %mult_V_1245"   --->   Operation 1895 'zext' 'zext_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln1171_283 = zext i10 %mult_V_1245"   --->   Operation 1896 'zext' 'zext_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (1.54ns)   --->   "%sub_ln1171_245 = sub i13 %zext_ln1171_283, i13 %zext_ln1171_280"   --->   Operation 1897 'sub' 'sub_ln1171_245' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln717_562 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_245, i32 1, i32 12"   --->   Operation 1898 'partselect' 'trunc_ln717_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (1.48ns)   --->   "%sub_ln717_116 = sub i12 %zext_ln1171_277, i12 %zext_ln1171_274"   --->   Operation 1899 'sub' 'sub_ln717_116' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%mult_V_1219 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_116, i32 1, i32 11"   --->   Operation 1900 'partselect' 'mult_V_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (1.48ns)   --->   "%sub_ln1171_246 = sub i12 0, i12 %zext_ln1171_277"   --->   Operation 1901 'sub' 'sub_ln1171_246' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i12 %sub_ln1171_246"   --->   Operation 1902 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (1.54ns)   --->   "%sub_ln1171_247 = sub i13 %sext_ln1171_65, i13 %zext_ln1171_273"   --->   Operation 1903 'sub' 'sub_ln1171_247' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%trunc_ln717_564 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_247, i32 1, i32 12"   --->   Operation 1904 'partselect' 'trunc_ln717_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln42_173 = zext i9 %mult_V_1222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1905 'zext' 'zext_ln42_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (1.41ns)   --->   "%add_ln717_92 = add i11 %zext_ln1171_281, i11 %zext_ln1171_276"   --->   Operation 1906 'add' 'add_ln717_92' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%mult_V_1223 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_92, i32 1, i32 10"   --->   Operation 1907 'partselect' 'mult_V_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln42_174 = zext i10 %mult_V_1223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1908 'zext' 'zext_ln42_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (1.41ns)   --->   "%sub_ln1171_462 = sub i11 %zext_ln1171_276, i11 %zext_ln1171_281"   --->   Operation 1909 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln717_565 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_462, i32 1, i32 10"   --->   Operation 1910 'partselect' 'trunc_ln717_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (1.54ns)   --->   "%sub_ln717_117 = sub i13 %zext_ln1171_280, i13 %zext_ln1171_273"   --->   Operation 1911 'sub' 'sub_ln717_117' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1912 [1/1] (0.00ns)   --->   "%mult_V_1227 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_117, i32 1, i32 12"   --->   Operation 1912 'partselect' 'mult_V_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%mult_V_1229 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_156, i32 1, i32 7"   --->   Operation 1913 'partselect' 'mult_V_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (1.54ns)   --->   "%sub_ln1171_248 = sub i13 0, i13 %zext_ln1171_280"   --->   Operation 1914 'sub' 'sub_ln1171_248' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i13 %sub_ln1171_248"   --->   Operation 1915 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (1.53ns)   --->   "%sub_ln1171_249 = sub i14 %sext_ln1171_66, i14 %zext_ln1171_282"   --->   Operation 1916 'sub' 'sub_ln1171_249' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%trunc_ln717_567 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_249, i32 1, i32 13"   --->   Operation 1917 'partselect' 'trunc_ln717_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (3.81ns)   --->   "%mul_ln1171_52 = mul i13 %zext_ln1171_273, i13 8181"   --->   Operation 1918 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%trunc_ln717_568 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_52, i32 1, i32 12"   --->   Operation 1919 'partselect' 'trunc_ln717_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (1.48ns)   --->   "%add_ln717_93 = add i12 %zext_ln1171_277, i12 %zext_ln1171_274"   --->   Operation 1920 'add' 'add_ln717_93' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%trunc_ln42_22 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_93, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1921 'partselect' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (1.54ns)   --->   "%sub_ln1171_250 = sub i13 %zext_ln1171_278, i13 %zext_ln1171_280"   --->   Operation 1922 'sub' 'sub_ln1171_250' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln717_569 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_250, i32 1, i32 12"   --->   Operation 1923 'partselect' 'trunc_ln717_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (3.81ns)   --->   "%mul_ln717_67 = mul i12 %zext_ln1171_274, i12 13"   --->   Operation 1924 'mul' 'mul_ln717_67' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1925 [1/1] (0.00ns)   --->   "%mult_V_1241 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_67, i32 1, i32 11"   --->   Operation 1925 'partselect' 'mult_V_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1926 [1/1] (1.41ns)   --->   "%sub_ln1171_251 = sub i11 0, i11 %zext_ln1171_281"   --->   Operation 1926 'sub' 'sub_ln1171_251' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln717_570 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_251, i32 1, i32 10"   --->   Operation 1927 'partselect' 'trunc_ln717_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (3.81ns)   --->   "%mul_ln1171_53 = mul i13 %zext_ln1171_273, i13 8179"   --->   Operation 1928 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln717_571 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_53, i32 1, i32 12"   --->   Operation 1929 'partselect' 'trunc_ln717_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%zext_ln1171_284 = zext i8 %p_read_155"   --->   Operation 1930 'zext' 'zext_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln1171_285 = zext i8 %p_read_155"   --->   Operation 1931 'zext' 'zext_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln1171_286 = zext i8 %p_read_155"   --->   Operation 1932 'zext' 'zext_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln1171_287 = zext i8 %p_read_155"   --->   Operation 1933 'zext' 'zext_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (3.81ns)   --->   "%mul_ln717_68 = mul i13 %zext_ln1171_285, i13 19"   --->   Operation 1934 'mul' 'mul_ln717_68' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%mult_V_1248 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_68, i32 1, i32 12"   --->   Operation 1935 'partselect' 'mult_V_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%mult_V_1250 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_155, i2 0"   --->   Operation 1936 'bitconcatenate' 'mult_V_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln717_359 = zext i10 %mult_V_1250"   --->   Operation 1937 'zext' 'zext_ln717_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln717_360 = zext i10 %mult_V_1250"   --->   Operation 1938 'zext' 'zext_ln717_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%shl_ln717_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_155, i4 0"   --->   Operation 1939 'bitconcatenate' 'shl_ln717_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln717_361 = zext i12 %shl_ln717_62"   --->   Operation 1940 'zext' 'zext_ln717_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1941 [1/1] (1.54ns)   --->   "%sub_ln717_118 = sub i13 %zext_ln717_361, i13 %zext_ln717_360"   --->   Operation 1941 'sub' 'sub_ln717_118' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%mult_V_1252 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_118, i32 1, i32 12"   --->   Operation 1942 'partselect' 'mult_V_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%shl_ln717_63 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_155, i3 0"   --->   Operation 1943 'bitconcatenate' 'shl_ln717_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%zext_ln717_363 = zext i11 %shl_ln717_63"   --->   Operation 1944 'zext' 'zext_ln717_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (1.48ns)   --->   "%add_ln717_94 = add i12 %zext_ln717_363, i12 %zext_ln1171_284"   --->   Operation 1945 'add' 'add_ln717_94' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%mult_V_1256 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_94, i32 1, i32 11"   --->   Operation 1946 'partselect' 'mult_V_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (1.41ns)   --->   "%sub_ln717_119 = sub i11 %zext_ln717_359, i11 %zext_ln1171_286"   --->   Operation 1947 'sub' 'sub_ln717_119' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%mult_V_1259 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_119, i32 1, i32 10"   --->   Operation 1948 'partselect' 'mult_V_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (3.81ns)   --->   "%mul_ln1171_54 = mul i14 %zext_ln1171_287, i14 16365"   --->   Operation 1949 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%trunc_ln717_575 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_54, i32 1, i32 13"   --->   Operation 1950 'partselect' 'trunc_ln717_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%mult_V_1265 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_155, i32 1, i32 7"   --->   Operation 1951 'partselect' 'mult_V_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%shl_ln717_64 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_155, i1 0"   --->   Operation 1952 'bitconcatenate' 'shl_ln717_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln717_365 = zext i9 %shl_ln717_64"   --->   Operation 1953 'zext' 'zext_ln717_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln717_366 = zext i9 %shl_ln717_64"   --->   Operation 1954 'zext' 'zext_ln717_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (1.48ns)   --->   "%add_ln717_95 = add i12 %zext_ln717_363, i12 %zext_ln717_366"   --->   Operation 1955 'add' 'add_ln717_95' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%mult_V_1266 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_95, i32 1, i32 11"   --->   Operation 1956 'partselect' 'mult_V_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (1.54ns)   --->   "%add_ln717_96 = add i13 %zext_ln717_361, i13 %zext_ln1171_285"   --->   Operation 1957 'add' 'add_ln717_96' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_96, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1958 'partselect' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (1.48ns)   --->   "%sub_ln1171_253 = sub i12 %zext_ln717_366, i12 %zext_ln717_363"   --->   Operation 1959 'sub' 'sub_ln1171_253' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln717_576 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_253, i32 1, i32 11"   --->   Operation 1960 'partselect' 'trunc_ln717_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (1.54ns)   --->   "%sub_ln717_120 = sub i13 %zext_ln717_361, i13 %zext_ln717_365"   --->   Operation 1961 'sub' 'sub_ln717_120' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%mult_V_1272 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_120, i32 1, i32 12"   --->   Operation 1962 'partselect' 'mult_V_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (1.41ns)   --->   "%sub_ln1171_463 = sub i11 %zext_ln1171_286, i11 %zext_ln717_359"   --->   Operation 1963 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%trunc_ln717_578 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_463, i32 1, i32 10"   --->   Operation 1964 'partselect' 'trunc_ln717_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln42_60 = sext i10 %trunc_ln717_578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1965 'sext' 'sext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (3.81ns)   --->   "%mul_ln1171_55 = mul i13 %zext_ln1171_285, i13 8181"   --->   Operation 1966 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%trunc_ln717_579 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_55, i32 1, i32 12"   --->   Operation 1967 'partselect' 'trunc_ln717_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (1.41ns)   --->   "%sub_ln1171_254 = sub i11 0, i11 %zext_ln717_359"   --->   Operation 1968 'sub' 'sub_ln1171_254' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i11 %sub_ln1171_254"   --->   Operation 1969 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (1.48ns)   --->   "%sub_ln1171_255 = sub i12 %sext_ln1171_67, i12 %zext_ln1171_284"   --->   Operation 1970 'sub' 'sub_ln1171_255' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1971 [1/1] (0.00ns)   --->   "%trunc_ln717_580 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_255, i32 1, i32 11"   --->   Operation 1971 'partselect' 'trunc_ln717_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln1171_289 = zext i8 %p_read_154"   --->   Operation 1972 'zext' 'zext_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%zext_ln1171_290 = zext i8 %p_read_154"   --->   Operation 1973 'zext' 'zext_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln1171_291 = zext i8 %p_read_154"   --->   Operation 1974 'zext' 'zext_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln1171_292 = zext i8 %p_read_154"   --->   Operation 1975 'zext' 'zext_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%mult_V_1307 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_154, i2 0"   --->   Operation 1976 'bitconcatenate' 'mult_V_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln1171_293 = zext i10 %mult_V_1307"   --->   Operation 1977 'zext' 'zext_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (1.41ns)   --->   "%sub_ln1171_464 = sub i11 %zext_ln1171_292, i11 %zext_ln1171_293"   --->   Operation 1978 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%trunc_ln717_581 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_464, i32 1, i32 10"   --->   Operation 1979 'partselect' 'trunc_ln717_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%shl_ln1171_46 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_154, i3 0"   --->   Operation 1980 'bitconcatenate' 'shl_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln1171_294 = zext i11 %shl_ln1171_46"   --->   Operation 1981 'zext' 'zext_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%mult_V_1298 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_154, i1 0"   --->   Operation 1982 'bitconcatenate' 'mult_V_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln1171_295 = zext i9 %mult_V_1298"   --->   Operation 1983 'zext' 'zext_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%zext_ln1171_296 = zext i9 %mult_V_1298"   --->   Operation 1984 'zext' 'zext_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%zext_ln1171_297 = zext i9 %mult_V_1298"   --->   Operation 1985 'zext' 'zext_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (1.48ns)   --->   "%sub_ln1171_256 = sub i12 %zext_ln1171_297, i12 %zext_ln1171_294"   --->   Operation 1986 'sub' 'sub_ln1171_256' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%trunc_ln717_582 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_256, i32 1, i32 11"   --->   Operation 1987 'partselect' 'trunc_ln717_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln717_368 = zext i8 %p_read_154"   --->   Operation 1988 'zext' 'zext_ln717_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%shl_ln717_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_154, i4 0"   --->   Operation 1989 'bitconcatenate' 'shl_ln717_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln717_369 = zext i12 %shl_ln717_65"   --->   Operation 1990 'zext' 'zext_ln717_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln717_370 = zext i10 %mult_V_1307"   --->   Operation 1991 'zext' 'zext_ln717_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (1.54ns)   --->   "%sub_ln717_121 = sub i13 %zext_ln717_369, i13 %zext_ln717_370"   --->   Operation 1992 'sub' 'sub_ln717_121' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%mult_V_1283 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_121, i32 1, i32 12"   --->   Operation 1993 'partselect' 'mult_V_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (1.41ns)   --->   "%sub_ln717_122 = sub i11 %zext_ln1171_293, i11 %zext_ln1171_292"   --->   Operation 1994 'sub' 'sub_ln717_122' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%mult_V_1285 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_122, i32 1, i32 10"   --->   Operation 1995 'partselect' 'mult_V_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln717_289 = sext i10 %mult_V_1285"   --->   Operation 1996 'sext' 'sext_ln717_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln717_372 = zext i14 %sext_ln717_289"   --->   Operation 1997 'zext' 'zext_ln717_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%shl_ln717_66 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_154, i5 0"   --->   Operation 1998 'bitconcatenate' 'shl_ln717_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln717_374 = zext i13 %shl_ln717_66"   --->   Operation 1999 'zext' 'zext_ln717_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln717_375 = zext i11 %shl_ln1171_46"   --->   Operation 2000 'zext' 'zext_ln717_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (1.53ns)   --->   "%sub_ln717_123 = sub i14 %zext_ln717_374, i14 %zext_ln717_375"   --->   Operation 2001 'sub' 'sub_ln717_123' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%mult_V_1287 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_123, i32 1, i32 13"   --->   Operation 2002 'partselect' 'mult_V_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln717_290 = sext i13 %mult_V_1287"   --->   Operation 2003 'sext' 'sext_ln717_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln717_376 = zext i14 %sext_ln717_290"   --->   Operation 2004 'zext' 'zext_ln717_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (3.81ns)   --->   "%mul_ln1171_56 = mul i14 %zext_ln1171_290, i14 16365"   --->   Operation 2005 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%trunc_ln717_586 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_56, i32 1, i32 13"   --->   Operation 2006 'partselect' 'trunc_ln717_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (1.41ns)   --->   "%add_ln717_97 = add i11 %zext_ln1171_293, i11 %zext_ln1171_292"   --->   Operation 2007 'add' 'add_ln717_97' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%mult_V_1290 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_97, i32 1, i32 10"   --->   Operation 2008 'partselect' 'mult_V_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln717_377 = zext i10 %mult_V_1290"   --->   Operation 2009 'zext' 'zext_ln717_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (1.30ns)   --->   "%sub_ln1171_257 = sub i9 0, i9 %zext_ln1171_291"   --->   Operation 2010 'sub' 'sub_ln1171_257' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%trunc_ln717_587 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_257, i32 1, i32 8"   --->   Operation 2011 'partselect' 'trunc_ln717_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (3.81ns)   --->   "%mul_ln717_69 = mul i13 %zext_ln717_368, i13 22"   --->   Operation 2012 'mul' 'mul_ln717_69' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%mult_V_1297 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_69, i32 1, i32 12"   --->   Operation 2013 'partselect' 'mult_V_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (1.54ns)   --->   "%sub_ln1171_258 = sub i13 %zext_ln1171_296, i13 %zext_ln717_369"   --->   Operation 2014 'sub' 'sub_ln1171_258' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%trunc_ln717_588 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_258, i32 1, i32 12"   --->   Operation 2015 'partselect' 'trunc_ln717_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln42_63 = sext i12 %trunc_ln717_588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2016 'sext' 'sext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (1.36ns)   --->   "%sub_ln1171_259 = sub i10 0, i10 %zext_ln1171_295"   --->   Operation 2017 'sub' 'sub_ln1171_259' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%trunc_ln717_589 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_259, i32 1, i32 9"   --->   Operation 2018 'partselect' 'trunc_ln717_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (1.48ns)   --->   "%sub_ln717_124 = sub i12 %zext_ln1171_294, i12 %zext_ln1171_289"   --->   Operation 2019 'sub' 'sub_ln717_124' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%mult_V_1311 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_124, i32 1, i32 11"   --->   Operation 2020 'partselect' 'mult_V_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln717_293 = sext i11 %mult_V_1311"   --->   Operation 2021 'sext' 'sext_ln717_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln717_380 = zext i14 %sext_ln717_293"   --->   Operation 2022 'zext' 'zext_ln717_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln1171_298 = zext i8 %p_read_153"   --->   Operation 2023 'zext' 'zext_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln1171_299 = zext i8 %p_read_153"   --->   Operation 2024 'zext' 'zext_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln1171_300 = zext i8 %p_read_153"   --->   Operation 2025 'zext' 'zext_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln1171_301 = zext i8 %p_read_153"   --->   Operation 2026 'zext' 'zext_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (3.81ns)   --->   "%mul_ln717_70 = mul i13 %zext_ln1171_298, i13 19"   --->   Operation 2027 'mul' 'mul_ln717_70' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_70, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2028 'partselect' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%shl_ln1171_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_153, i4 0"   --->   Operation 2029 'bitconcatenate' 'shl_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln1171_302 = zext i12 %shl_ln1171_47"   --->   Operation 2030 'zext' 'zext_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (1.54ns)   --->   "%sub_ln1171_260 = sub i13 0, i13 %zext_ln1171_302"   --->   Operation 2031 'sub' 'sub_ln1171_260' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i13 %sub_ln1171_260"   --->   Operation 2032 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (1.53ns)   --->   "%sub_ln1171_261 = sub i14 %sext_ln1171_68, i14 %zext_ln1171_300"   --->   Operation 2033 'sub' 'sub_ln1171_261' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%trunc_ln717_591 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_261, i32 1, i32 13"   --->   Operation 2034 'partselect' 'trunc_ln717_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (3.81ns)   --->   "%mul_ln717_71 = mul i13 %zext_ln1171_298, i13 22"   --->   Operation 2035 'mul' 'mul_ln717_71' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_71, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2036 'partselect' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%mult_V_1316 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_153, i3 0"   --->   Operation 2037 'bitconcatenate' 'mult_V_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln1171_303 = zext i11 %mult_V_1316"   --->   Operation 2038 'zext' 'zext_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (0.00ns)   --->   "%shl_ln1171_48 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_153, i1 0"   --->   Operation 2039 'bitconcatenate' 'shl_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln1171_304 = zext i9 %shl_ln1171_48"   --->   Operation 2040 'zext' 'zext_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln1171_305 = zext i9 %shl_ln1171_48"   --->   Operation 2041 'zext' 'zext_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (1.48ns)   --->   "%sub_ln1171_262 = sub i12 %zext_ln1171_305, i12 %zext_ln1171_303"   --->   Operation 2042 'sub' 'sub_ln1171_262' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%trunc_ln717_592 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_262, i32 1, i32 11"   --->   Operation 2043 'partselect' 'trunc_ln717_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%shl_ln717_67 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_153, i2 0"   --->   Operation 2044 'bitconcatenate' 'shl_ln717_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln717_381 = zext i10 %shl_ln717_67"   --->   Operation 2045 'zext' 'zext_ln717_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%zext_ln717_382 = zext i10 %shl_ln717_67"   --->   Operation 2046 'zext' 'zext_ln717_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (1.41ns)   --->   "%add_ln717_98 = add i11 %zext_ln717_382, i11 %zext_ln1171_299"   --->   Operation 2047 'add' 'add_ln717_98' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%mult_V_1319 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_98, i32 1, i32 10"   --->   Operation 2048 'partselect' 'mult_V_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln717_383 = zext i9 %shl_ln1171_48"   --->   Operation 2049 'zext' 'zext_ln717_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (1.54ns)   --->   "%add_ln717_99 = add i13 %zext_ln1171_302, i13 %zext_ln717_383"   --->   Operation 2050 'add' 'add_ln717_99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_99, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2051 'partselect' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (1.48ns)   --->   "%sub_ln1171_263 = sub i12 0, i12 %zext_ln1171_303"   --->   Operation 2052 'sub' 'sub_ln1171_263' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i12 %sub_ln1171_263"   --->   Operation 2053 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (1.54ns)   --->   "%sub_ln1171_264 = sub i13 %sext_ln1171_69, i13 %zext_ln1171_298"   --->   Operation 2054 'sub' 'sub_ln1171_264' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%trunc_ln717_593 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_264, i32 1, i32 12"   --->   Operation 2055 'partselect' 'trunc_ln717_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (1.41ns)   --->   "%sub_ln1171_465 = sub i11 %zext_ln1171_299, i11 %zext_ln717_382"   --->   Operation 2056 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%trunc_ln717_594 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_465, i32 1, i32 10"   --->   Operation 2057 'partselect' 'trunc_ln717_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%trunc_ln717_595 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_260, i32 1, i32 12"   --->   Operation 2058 'partselect' 'trunc_ln717_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (1.54ns)   --->   "%add_ln717_100 = add i13 %zext_ln1171_302, i13 %zext_ln717_381"   --->   Operation 2059 'add' 'add_ln717_100' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_100, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2060 'partselect' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (1.41ns)   --->   "%sub_ln717_125 = sub i11 %zext_ln717_382, i11 %zext_ln1171_299"   --->   Operation 2061 'sub' 'sub_ln717_125' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2062 [1/1] (0.00ns)   --->   "%mult_V_1329 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_125, i32 1, i32 10"   --->   Operation 2062 'partselect' 'mult_V_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%sext_ln717_298 = sext i10 %mult_V_1329"   --->   Operation 2063 'sext' 'sext_ln717_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%zext_ln717_384 = zext i14 %sext_ln717_298"   --->   Operation 2064 'zext' 'zext_ln717_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (3.81ns)   --->   "%mul_ln717_72 = mul i12 %zext_ln1171_301, i12 11"   --->   Operation 2065 'mul' 'mul_ln717_72' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%mult_V_1332 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_72, i32 1, i32 11"   --->   Operation 2066 'partselect' 'mult_V_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%mult_V_1333 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_153, i32 1, i32 7"   --->   Operation 2067 'partselect' 'mult_V_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (3.81ns)   --->   "%mul_ln1171_57 = mul i14 %zext_ln1171_300, i14 16365"   --->   Operation 2068 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%trunc_ln717_597 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_57, i32 1, i32 13"   --->   Operation 2069 'partselect' 'trunc_ln717_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (1.53ns)   --->   "%sub_ln1171_265 = sub i14 %sext_ln1171_68, i14 %zext_ln1171_304"   --->   Operation 2070 'sub' 'sub_ln1171_265' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%trunc_ln717_598 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_265, i32 1, i32 13"   --->   Operation 2071 'partselect' 'trunc_ln717_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (1.54ns)   --->   "%sub_ln1171_466 = sub i13 %zext_ln1171_298, i13 %zext_ln1171_302"   --->   Operation 2072 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%trunc_ln717_599 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_466, i32 1, i32 12"   --->   Operation 2073 'partselect' 'trunc_ln717_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (1.48ns)   --->   "%sub_ln1171_467 = sub i12 %zext_ln1171_301, i12 %zext_ln1171_303"   --->   Operation 2074 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%trunc_ln717_600 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_467, i32 1, i32 11"   --->   Operation 2075 'partselect' 'trunc_ln717_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln717_385 = zext i8 %p_read_152"   --->   Operation 2076 'zext' 'zext_ln717_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%zext_ln717_386 = zext i8 %p_read_152"   --->   Operation 2077 'zext' 'zext_ln717_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln717_387 = zext i8 %p_read_152"   --->   Operation 2078 'zext' 'zext_ln717_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln717_388 = zext i8 %p_read_152"   --->   Operation 2079 'zext' 'zext_ln717_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%zext_ln717_389 = zext i8 %p_read_152"   --->   Operation 2080 'zext' 'zext_ln717_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%mult_V_1344 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_152, i32 1, i32 7"   --->   Operation 2081 'partselect' 'mult_V_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%shl_ln1171_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_152, i2 0"   --->   Operation 2082 'bitconcatenate' 'shl_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln1171_306 = zext i10 %shl_ln1171_49"   --->   Operation 2083 'zext' 'zext_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln1171_307 = zext i10 %shl_ln1171_49"   --->   Operation 2084 'zext' 'zext_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln1171_308 = zext i10 %shl_ln1171_49"   --->   Operation 2085 'zext' 'zext_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2086 [1/1] (1.41ns)   --->   "%sub_ln1171_266 = sub i11 0, i11 %zext_ln1171_308"   --->   Operation 2086 'sub' 'sub_ln1171_266' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i11 %sub_ln1171_266"   --->   Operation 2087 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (1.48ns)   --->   "%sub_ln1171_267 = sub i12 %sext_ln1171_70, i12 %zext_ln717_389"   --->   Operation 2088 'sub' 'sub_ln1171_267' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%trunc_ln717_601 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_267, i32 1, i32 11"   --->   Operation 2089 'partselect' 'trunc_ln717_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (3.81ns)   --->   "%mul_ln717_73 = mul i13 %zext_ln717_386, i13 26"   --->   Operation 2090 'mul' 'mul_ln717_73' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%mult_V_1346 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_73, i32 1, i32 12"   --->   Operation 2091 'partselect' 'mult_V_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%shl_ln717_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_152, i4 0"   --->   Operation 2092 'bitconcatenate' 'shl_ln717_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln717_390 = zext i12 %shl_ln717_68"   --->   Operation 2093 'zext' 'zext_ln717_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (1.54ns)   --->   "%add_ln717_101 = add i13 %zext_ln717_390, i13 %zext_ln717_386"   --->   Operation 2094 'add' 'add_ln717_101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2095 [1/1] (0.00ns)   --->   "%mult_V_1347 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_101, i32 1, i32 12"   --->   Operation 2095 'partselect' 'mult_V_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (1.54ns)   --->   "%sub_ln1171_268 = sub i13 %zext_ln1171_307, i13 %zext_ln717_390"   --->   Operation 2096 'sub' 'sub_ln1171_268' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%trunc_ln717_602 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_268, i32 1, i32 12"   --->   Operation 2097 'partselect' 'trunc_ln717_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (0.00ns)   --->   "%shl_ln1171_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_152, i3 0"   --->   Operation 2098 'bitconcatenate' 'shl_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%zext_ln1171_309 = zext i11 %shl_ln1171_50"   --->   Operation 2099 'zext' 'zext_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%zext_ln1171_310 = zext i11 %shl_ln1171_50"   --->   Operation 2100 'zext' 'zext_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (1.48ns)   --->   "%sub_ln1171_269 = sub i12 0, i12 %zext_ln1171_310"   --->   Operation 2101 'sub' 'sub_ln1171_269' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln717_301 = sext i12 %sub_ln1171_269"   --->   Operation 2102 'sext' 'sext_ln717_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%trunc_ln717_603 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_269, i32 1, i32 11"   --->   Operation 2103 'partselect' 'trunc_ln717_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%shl_ln1171_51 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_152, i1 0"   --->   Operation 2104 'bitconcatenate' 'shl_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln1171_311 = zext i9 %shl_ln1171_51"   --->   Operation 2105 'zext' 'zext_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln1171_312 = zext i9 %shl_ln1171_51"   --->   Operation 2106 'zext' 'zext_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (1.54ns)   --->   "%sub_ln1171_270 = sub i13 %sext_ln717_301, i13 %zext_ln1171_312"   --->   Operation 2107 'sub' 'sub_ln1171_270' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%trunc_ln717_604 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_270, i32 1, i32 12"   --->   Operation 2108 'partselect' 'trunc_ln717_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (1.54ns)   --->   "%sub_ln1171_468 = sub i13 %zext_ln717_386, i13 %zext_ln717_390"   --->   Operation 2109 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%trunc_ln717_605 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_468, i32 1, i32 12"   --->   Operation 2110 'partselect' 'trunc_ln717_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (1.36ns)   --->   "%sub_ln1171_271 = sub i10 0, i10 %zext_ln1171_311"   --->   Operation 2111 'sub' 'sub_ln1171_271' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln717_606 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_271, i32 1, i32 9"   --->   Operation 2112 'partselect' 'trunc_ln717_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (1.41ns)   --->   "%sub_ln717_126 = sub i11 %zext_ln1171_308, i11 %zext_ln717_388"   --->   Operation 2113 'sub' 'sub_ln717_126' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2114 [1/1] (0.00ns)   --->   "%mult_V_1362 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_126, i32 1, i32 10"   --->   Operation 2114 'partselect' 'mult_V_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln717_302 = sext i10 %mult_V_1362"   --->   Operation 2115 'sext' 'sext_ln717_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%zext_ln717_392 = zext i14 %sext_ln717_302"   --->   Operation 2116 'zext' 'zext_ln717_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (3.81ns)   --->   "%mul_ln717_74 = mul i13 %zext_ln717_386, i13 25"   --->   Operation 2117 'mul' 'mul_ln717_74' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%mult_V_1365 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_74, i32 1, i32 12"   --->   Operation 2118 'partselect' 'mult_V_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (1.48ns)   --->   "%sub_ln717_127 = sub i12 %zext_ln1171_310, i12 %zext_ln717_389"   --->   Operation 2119 'sub' 'sub_ln717_127' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%mult_V_1366 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_127, i32 1, i32 11"   --->   Operation 2120 'partselect' 'mult_V_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%shl_ln1171_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_152, i5 0"   --->   Operation 2121 'bitconcatenate' 'shl_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%zext_ln1171_313 = zext i13 %shl_ln1171_52"   --->   Operation 2122 'zext' 'zext_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (1.53ns)   --->   "%sub_ln1171_272 = sub i14 %zext_ln1171_306, i14 %zext_ln1171_313"   --->   Operation 2123 'sub' 'sub_ln1171_272' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln717_609 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_272, i32 1, i32 13"   --->   Operation 2124 'partselect' 'trunc_ln717_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (1.53ns)   --->   "%add_ln717_102 = add i14 %zext_ln1171_313, i14 %zext_ln1171_309"   --->   Operation 2125 'add' 'add_ln717_102' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2126 [1/1] (0.00ns)   --->   "%mult_V_1368 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_102, i32 1, i32 13"   --->   Operation 2126 'partselect' 'mult_V_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2127 [1/1] (3.81ns)   --->   "%mul_ln1171_58 = mul i14 %zext_ln717_385, i14 16365"   --->   Operation 2127 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%trunc_ln717_610 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_58, i32 1, i32 13"   --->   Operation 2128 'partselect' 'trunc_ln717_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (1.54ns)   --->   "%sub_ln717_128 = sub i13 %zext_ln717_390, i13 %zext_ln1171_307"   --->   Operation 2129 'sub' 'sub_ln717_128' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%mult_V_1371 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_128, i32 1, i32 12"   --->   Operation 2130 'partselect' 'mult_V_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (1.30ns)   --->   "%sub_ln1171_273 = sub i9 0, i9 %zext_ln717_387"   --->   Operation 2131 'sub' 'sub_ln1171_273' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2132 [1/1] (0.00ns)   --->   "%trunc_ln717_612 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_273, i32 1, i32 8"   --->   Operation 2132 'partselect' 'trunc_ln717_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2133 [1/1] (1.54ns)   --->   "%sub_ln1171_274 = sub i13 0, i13 %zext_ln717_390"   --->   Operation 2133 'sub' 'sub_ln1171_274' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i13 %sub_ln1171_274"   --->   Operation 2134 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (1.53ns)   --->   "%sub_ln1171_275 = sub i14 %sext_ln1171_71, i14 %zext_ln717_385"   --->   Operation 2135 'sub' 'sub_ln1171_275' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%trunc_ln717_613 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_275, i32 1, i32 13"   --->   Operation 2136 'partselect' 'trunc_ln717_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (1.53ns)   --->   "%sub_ln1171_276 = sub i14 %zext_ln1171_309, i14 %zext_ln1171_313"   --->   Operation 2137 'sub' 'sub_ln1171_276' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%trunc_ln717_614 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_276, i32 1, i32 13"   --->   Operation 2138 'partselect' 'trunc_ln717_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln1171_314 = zext i8 %p_read_151"   --->   Operation 2139 'zext' 'zext_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln1171_315 = zext i8 %p_read_151"   --->   Operation 2140 'zext' 'zext_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%zext_ln1171_316 = zext i8 %p_read_151"   --->   Operation 2141 'zext' 'zext_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln1171_317 = zext i8 %p_read_151"   --->   Operation 2142 'zext' 'zext_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%shl_ln717_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_151, i3 0"   --->   Operation 2143 'bitconcatenate' 'shl_ln717_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln717_396 = zext i11 %shl_ln717_69"   --->   Operation 2144 'zext' 'zext_ln717_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%mult_V_1386 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_151, i1 0"   --->   Operation 2145 'bitconcatenate' 'mult_V_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%zext_ln717_397 = zext i9 %mult_V_1386"   --->   Operation 2146 'zext' 'zext_ln717_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln717_398 = zext i9 %mult_V_1386"   --->   Operation 2147 'zext' 'zext_ln717_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (1.48ns)   --->   "%sub_ln717_129 = sub i12 %zext_ln717_396, i12 %zext_ln717_398"   --->   Operation 2148 'sub' 'sub_ln717_129' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%trunc_ln717_615 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_129, i32 1, i32 11"   --->   Operation 2149 'partselect' 'trunc_ln717_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (3.81ns)   --->   "%mul_ln1171_59 = mul i13 %zext_ln1171_317, i13 8179"   --->   Operation 2150 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%trunc_ln717_616 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_59, i32 1, i32 12"   --->   Operation 2151 'partselect' 'trunc_ln717_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.00ns)   --->   "%mult_V_1402 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_151, i2 0"   --->   Operation 2152 'bitconcatenate' 'mult_V_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln1171_318 = zext i10 %mult_V_1402"   --->   Operation 2153 'zext' 'zext_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (1.41ns)   --->   "%sub_ln1171_277 = sub i11 0, i11 %zext_ln1171_318"   --->   Operation 2154 'sub' 'sub_ln1171_277' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln1171_72 = sext i11 %sub_ln1171_277"   --->   Operation 2155 'sext' 'sext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (1.48ns)   --->   "%sub_ln1171_278 = sub i12 %sext_ln1171_72, i12 %zext_ln1171_316"   --->   Operation 2156 'sub' 'sub_ln1171_278' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%trunc_ln717_617 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_278, i32 1, i32 11"   --->   Operation 2157 'partselect' 'trunc_ln717_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln1171_319 = zext i9 %mult_V_1386"   --->   Operation 2158 'zext' 'zext_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (1.36ns)   --->   "%sub_ln1171_279 = sub i10 0, i10 %zext_ln1171_319"   --->   Operation 2159 'sub' 'sub_ln1171_279' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln717_618 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_279, i32 1, i32 9"   --->   Operation 2160 'partselect' 'trunc_ln717_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (3.81ns)   --->   "%mul_ln717_75 = mul i12 %zext_ln1171_316, i12 13"   --->   Operation 2161 'mul' 'mul_ln717_75' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%mult_V_1381 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_75, i32 1, i32 11"   --->   Operation 2162 'partselect' 'mult_V_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (3.81ns)   --->   "%mul_ln717_76 = mul i13 %zext_ln1171_317, i13 22"   --->   Operation 2163 'mul' 'mul_ln717_76' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%mult_V_1383 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_76, i32 1, i32 12"   --->   Operation 2164 'partselect' 'mult_V_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (1.48ns)   --->   "%sub_ln1171_280 = sub i12 0, i12 %zext_ln717_396"   --->   Operation 2165 'sub' 'sub_ln1171_280' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln717_309 = sext i12 %sub_ln1171_280"   --->   Operation 2166 'sext' 'sext_ln717_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%trunc_ln717_619 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_280, i32 1, i32 11"   --->   Operation 2167 'partselect' 'trunc_ln717_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%shl_ln717_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_151, i4 0"   --->   Operation 2168 'bitconcatenate' 'shl_ln717_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln717_401 = zext i12 %shl_ln717_70"   --->   Operation 2169 'zext' 'zext_ln717_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (1.54ns)   --->   "%sub_ln717_130 = sub i13 %zext_ln717_401, i13 %zext_ln717_397"   --->   Operation 2170 'sub' 'sub_ln717_130' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%mult_V_1387 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_130, i32 1, i32 12"   --->   Operation 2171 'partselect' 'mult_V_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (1.41ns)   --->   "%add_ln717_103 = add i11 %zext_ln1171_318, i11 %zext_ln1171_314"   --->   Operation 2172 'add' 'add_ln717_103' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%mult_V_1388 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_103, i32 1, i32 10"   --->   Operation 2173 'partselect' 'mult_V_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (1.54ns)   --->   "%add_ln717_104 = add i13 %zext_ln717_401, i13 %zext_ln1171_317"   --->   Operation 2174 'add' 'add_ln717_104' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%mult_V_1389 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_104, i32 1, i32 12"   --->   Operation 2175 'partselect' 'mult_V_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%mult_V_1392 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_151, i32 1, i32 7"   --->   Operation 2176 'partselect' 'mult_V_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln42_192 = zext i7 %mult_V_1392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2177 'zext' 'zext_ln42_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln42_193 = zext i7 %mult_V_1392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2178 'zext' 'zext_ln42_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2179 [1/1] (1.48ns)   --->   "%sub_ln1171_281 = sub i12 %zext_ln717_398, i12 %zext_ln717_396"   --->   Operation 2179 'sub' 'sub_ln1171_281' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%trunc_ln717_621 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_281, i32 1, i32 11"   --->   Operation 2180 'partselect' 'trunc_ln717_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (1.54ns)   --->   "%sub_ln1171_282 = sub i13 %sext_ln717_309, i13 %zext_ln1171_317"   --->   Operation 2181 'sub' 'sub_ln1171_282' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%trunc_ln717_622 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_282, i32 1, i32 12"   --->   Operation 2182 'partselect' 'trunc_ln717_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (3.81ns)   --->   "%mul_ln1171_60 = mul i13 %zext_ln1171_317, i13 8181"   --->   Operation 2183 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%trunc_ln717_623 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_60, i32 1, i32 12"   --->   Operation 2184 'partselect' 'trunc_ln717_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (1.41ns)   --->   "%sub_ln1171_469 = sub i11 %zext_ln1171_314, i11 %zext_ln1171_318"   --->   Operation 2185 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%trunc_ln717_624 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_469, i32 1, i32 10"   --->   Operation 2186 'partselect' 'trunc_ln717_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln42_71 = sext i10 %trunc_ln717_624" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2187 'sext' 'sext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2188 [1/1] (1.30ns)   --->   "%sub_ln1171_283 = sub i9 0, i9 %zext_ln1171_315"   --->   Operation 2188 'sub' 'sub_ln1171_283' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%trunc_ln717_625 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_283, i32 1, i32 8"   --->   Operation 2189 'partselect' 'trunc_ln717_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln1171_320 = zext i8 %p_read_150"   --->   Operation 2190 'zext' 'zext_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln1171_321 = zext i8 %p_read_150"   --->   Operation 2191 'zext' 'zext_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%zext_ln1171_322 = zext i8 %p_read_150"   --->   Operation 2192 'zext' 'zext_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln1171_323 = zext i8 %p_read_150"   --->   Operation 2193 'zext' 'zext_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln1171_324 = zext i8 %p_read_150"   --->   Operation 2194 'zext' 'zext_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%shl_ln1171_53 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_150, i1 0"   --->   Operation 2195 'bitconcatenate' 'shl_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln1171_325 = zext i9 %shl_ln1171_53"   --->   Operation 2196 'zext' 'zext_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln1171_326 = zext i9 %shl_ln1171_53"   --->   Operation 2197 'zext' 'zext_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln1171_327 = zext i9 %shl_ln1171_53"   --->   Operation 2198 'zext' 'zext_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (1.36ns)   --->   "%sub_ln1171_284 = sub i10 0, i10 %zext_ln1171_327"   --->   Operation 2199 'sub' 'sub_ln1171_284' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%trunc_ln717_626 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_284, i32 1, i32 9"   --->   Operation 2200 'partselect' 'trunc_ln717_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%mult_V_1411 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_150, i32 1, i32 7"   --->   Operation 2201 'partselect' 'mult_V_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (0.00ns)   --->   "%shl_ln1171_54 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_150, i5 0"   --->   Operation 2202 'bitconcatenate' 'shl_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln1171_328 = zext i13 %shl_ln1171_54"   --->   Operation 2203 'zext' 'zext_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (1.53ns)   --->   "%sub_ln1171_285 = sub i14 %zext_ln1171_326, i14 %zext_ln1171_328"   --->   Operation 2204 'sub' 'sub_ln1171_285' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%trunc_ln717_627 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_285, i32 1, i32 13"   --->   Operation 2205 'partselect' 'trunc_ln717_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%shl_ln1171_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_150, i4 0"   --->   Operation 2206 'bitconcatenate' 'shl_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln1171_329 = zext i12 %shl_ln1171_55"   --->   Operation 2207 'zext' 'zext_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (1.54ns)   --->   "%sub_ln1171_286 = sub i13 0, i13 %zext_ln1171_329"   --->   Operation 2208 'sub' 'sub_ln1171_286' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln1171_73 = sext i13 %sub_ln1171_286"   --->   Operation 2209 'sext' 'sext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%shl_ln1171_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_150, i2 0"   --->   Operation 2210 'bitconcatenate' 'shl_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln1171_330 = zext i10 %shl_ln1171_56"   --->   Operation 2211 'zext' 'zext_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2212 [1/1] (1.53ns)   --->   "%sub_ln1171_287 = sub i14 %sext_ln1171_73, i14 %zext_ln1171_330"   --->   Operation 2212 'sub' 'sub_ln1171_287' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%trunc_ln717_628 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_287, i32 1, i32 13"   --->   Operation 2213 'partselect' 'trunc_ln717_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.00ns)   --->   "%zext_ln717_405 = zext i10 %shl_ln1171_56"   --->   Operation 2214 'zext' 'zext_ln717_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%zext_ln717_406 = zext i10 %shl_ln1171_56"   --->   Operation 2215 'zext' 'zext_ln717_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (1.54ns)   --->   "%sub_ln717_131 = sub i13 %zext_ln1171_329, i13 %zext_ln717_406"   --->   Operation 2216 'sub' 'sub_ln717_131' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2217 [1/1] (0.00ns)   --->   "%trunc_ln717_629 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_131, i32 1, i32 12"   --->   Operation 2217 'partselect' 'trunc_ln717_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2218 [1/1] (1.54ns)   --->   "%sub_ln1171_288 = sub i13 %zext_ln1171_325, i13 %zext_ln1171_329"   --->   Operation 2218 'sub' 'sub_ln1171_288' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%trunc_ln717_630 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_288, i32 1, i32 12"   --->   Operation 2219 'partselect' 'trunc_ln717_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (3.81ns)   --->   "%mul_ln1171_61 = mul i14 %zext_ln1171_321, i14 16363"   --->   Operation 2220 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%trunc_ln717_631 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_61, i32 1, i32 13"   --->   Operation 2221 'partselect' 'trunc_ln717_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (1.41ns)   --->   "%add_ln717_105 = add i11 %zext_ln717_405, i11 %zext_ln1171_320"   --->   Operation 2222 'add' 'add_ln717_105' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%mult_V_1419 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_105, i32 1, i32 10"   --->   Operation 2223 'partselect' 'mult_V_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_ln717_408 = zext i10 %mult_V_1419"   --->   Operation 2224 'zext' 'zext_ln717_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (1.54ns)   --->   "%add_ln717_106 = add i13 %zext_ln1171_329, i13 %zext_ln1171_323"   --->   Operation 2225 'add' 'add_ln717_106' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_106, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2226 'partselect' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%mult_V_1437 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_150, i3 0"   --->   Operation 2227 'bitconcatenate' 'mult_V_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%zext_ln717_409 = zext i11 %mult_V_1437"   --->   Operation 2228 'zext' 'zext_ln717_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (1.48ns)   --->   "%sub_ln717_132 = sub i12 %zext_ln717_409, i12 %zext_ln1171_322"   --->   Operation 2229 'sub' 'sub_ln717_132' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%mult_V_1425 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_132, i32 1, i32 11"   --->   Operation 2230 'partselect' 'mult_V_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln717_316 = sext i11 %mult_V_1425"   --->   Operation 2231 'sext' 'sext_ln717_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%zext_ln717_410 = zext i14 %sext_ln717_316"   --->   Operation 2232 'zext' 'zext_ln717_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%zext_ln717_411 = zext i9 %shl_ln1171_53"   --->   Operation 2233 'zext' 'zext_ln717_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (1.48ns)   --->   "%sub_ln717_133 = sub i12 %zext_ln717_409, i12 %zext_ln717_411"   --->   Operation 2234 'sub' 'sub_ln717_133' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%mult_V_1426 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_133, i32 1, i32 11"   --->   Operation 2235 'partselect' 'mult_V_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln717_317 = sext i11 %mult_V_1426"   --->   Operation 2236 'sext' 'sext_ln717_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln717_412 = zext i14 %sext_ln717_317"   --->   Operation 2237 'zext' 'zext_ln717_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (3.81ns)   --->   "%mul_ln717_77 = mul i12 %zext_ln1171_322, i12 11"   --->   Operation 2238 'mul' 'mul_ln717_77' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%mult_V_1427 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_77, i32 1, i32 11"   --->   Operation 2239 'partselect' 'mult_V_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (1.53ns)   --->   "%sub_ln1171_289 = sub i14 %sext_ln1171_73, i14 %zext_ln1171_326"   --->   Operation 2240 'sub' 'sub_ln1171_289' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%trunc_ln717_634 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_289, i32 1, i32 13"   --->   Operation 2241 'partselect' 'trunc_ln717_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (1.30ns)   --->   "%sub_ln1171_290 = sub i9 0, i9 %zext_ln1171_324"   --->   Operation 2242 'sub' 'sub_ln1171_290' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2243 [1/1] (0.00ns)   --->   "%trunc_ln717_635 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_290, i32 1, i32 8"   --->   Operation 2243 'partselect' 'trunc_ln717_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln1171_283 = sext i8 %trunc_ln717_635"   --->   Operation 2244 'sext' 'sext_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (1.48ns)   --->   "%sub_ln1171_291 = sub i12 0, i12 %zext_ln717_409"   --->   Operation 2245 'sub' 'sub_ln1171_291' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln1171_74 = sext i12 %sub_ln1171_291"   --->   Operation 2246 'sext' 'sext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (1.54ns)   --->   "%sub_ln1171_292 = sub i13 %sext_ln1171_74, i13 %zext_ln1171_325"   --->   Operation 2247 'sub' 'sub_ln1171_292' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2248 [1/1] (0.00ns)   --->   "%trunc_ln717_636 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_292, i32 1, i32 12"   --->   Operation 2248 'partselect' 'trunc_ln717_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2249 [1/1] (1.41ns)   --->   "%sub_ln1171_470 = sub i11 %zext_ln1171_320, i11 %zext_ln717_405"   --->   Operation 2249 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2250 [1/1] (0.00ns)   --->   "%trunc_ln717_637 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_470, i32 1, i32 10"   --->   Operation 2250 'partselect' 'trunc_ln717_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln42_72 = sext i10 %trunc_ln717_637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2251 'sext' 'sext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%zext_ln42_198 = zext i11 %mult_V_1437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2252 'zext' 'zext_ln42_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (1.53ns)   --->   "%sub_ln717_134 = sub i14 %zext_ln1171_328, i14 %zext_ln1171_330"   --->   Operation 2253 'sub' 'sub_ln717_134' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%mult_V_1438 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_134, i32 1, i32 13"   --->   Operation 2254 'partselect' 'mult_V_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln717_318 = sext i13 %mult_V_1438"   --->   Operation 2255 'sext' 'sext_ln717_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%zext_ln717_413 = zext i14 %sext_ln717_318"   --->   Operation 2256 'zext' 'zext_ln717_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (0.00ns)   --->   "%zext_ln1171_331 = zext i8 %p_read_149"   --->   Operation 2257 'zext' 'zext_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln1171_332 = zext i8 %p_read_149"   --->   Operation 2258 'zext' 'zext_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%shl_ln717_71 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_149, i3 0"   --->   Operation 2259 'bitconcatenate' 'shl_ln717_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln717_414 = zext i11 %shl_ln717_71"   --->   Operation 2260 'zext' 'zext_ln717_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (1.48ns)   --->   "%sub_ln717_135 = sub i12 %zext_ln717_414, i12 %zext_ln1171_332"   --->   Operation 2261 'sub' 'sub_ln717_135' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2262 [1/1] (0.00ns)   --->   "%mult_V_1442 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_135, i32 1, i32 11"   --->   Operation 2262 'partselect' 'mult_V_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (1.48ns)   --->   "%sub_ln1171_471 = sub i12 %zext_ln1171_332, i12 %zext_ln717_414"   --->   Operation 2263 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%trunc_ln717_640 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_471, i32 1, i32 11"   --->   Operation 2264 'partselect' 'trunc_ln717_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%shl_ln1171_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_149, i2 0"   --->   Operation 2265 'bitconcatenate' 'shl_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%zext_ln1171_333 = zext i10 %shl_ln1171_57"   --->   Operation 2266 'zext' 'zext_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (1.41ns)   --->   "%sub_ln1171_293 = sub i11 0, i11 %zext_ln1171_333"   --->   Operation 2267 'sub' 'sub_ln1171_293' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln1171_75 = sext i11 %sub_ln1171_293"   --->   Operation 2268 'sext' 'sext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (1.48ns)   --->   "%sub_ln1171_294 = sub i12 %sext_ln1171_75, i12 %zext_ln1171_332"   --->   Operation 2269 'sub' 'sub_ln1171_294' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%trunc_ln717_641 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_294, i32 1, i32 11"   --->   Operation 2270 'partselect' 'trunc_ln717_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%mult_V_1462 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_149, i1 0"   --->   Operation 2271 'bitconcatenate' 'mult_V_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln1171_334 = zext i9 %mult_V_1462"   --->   Operation 2272 'zext' 'zext_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2273 [1/1] (1.48ns)   --->   "%sub_ln1171_295 = sub i12 %zext_ln1171_334, i12 %zext_ln717_414"   --->   Operation 2273 'sub' 'sub_ln1171_295' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%trunc_ln717_642 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_295, i32 1, i32 11"   --->   Operation 2274 'partselect' 'trunc_ln717_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln42_73 = sext i11 %trunc_ln717_642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2275 'sext' 'sext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (1.41ns)   --->   "%add_ln717_107 = add i11 %zext_ln1171_333, i11 %zext_ln1171_331"   --->   Operation 2276 'add' 'add_ln717_107' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%mult_V_1469 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_107, i32 1, i32 10"   --->   Operation 2277 'partselect' 'mult_V_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln42_199 = zext i10 %mult_V_1469" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2278 'zext' 'zext_ln42_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2279 [1/1] (1.41ns)   --->   "%sub_ln1171_472 = sub i11 %zext_ln1171_331, i11 %zext_ln1171_333"   --->   Operation 2279 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2280 [1/1] (0.00ns)   --->   "%trunc_ln717_643 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_472, i32 1, i32 10"   --->   Operation 2280 'partselect' 'trunc_ln717_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%zext_ln1171_335 = zext i8 %p_read_148"   --->   Operation 2281 'zext' 'zext_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%zext_ln1171_336 = zext i8 %p_read_148"   --->   Operation 2282 'zext' 'zext_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln1171_337 = zext i8 %p_read_148"   --->   Operation 2283 'zext' 'zext_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%zext_ln1171_338 = zext i8 %p_read_148"   --->   Operation 2284 'zext' 'zext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln1171_339 = zext i8 %p_read_148"   --->   Operation 2285 'zext' 'zext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (3.81ns)   --->   "%mul_ln717_78 = mul i13 %zext_ln1171_338, i13 23"   --->   Operation 2286 'mul' 'mul_ln717_78' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%mult_V_1472 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_78, i32 1, i32 12"   --->   Operation 2287 'partselect' 'mult_V_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (1.30ns)   --->   "%sub_ln1171_296 = sub i9 0, i9 %zext_ln1171_339"   --->   Operation 2288 'sub' 'sub_ln1171_296' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%trunc_ln717_644 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_296, i32 1, i32 8"   --->   Operation 2289 'partselect' 'trunc_ln717_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln717_320 = sext i8 %trunc_ln717_644"   --->   Operation 2290 'sext' 'sext_ln717_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (0.00ns)   --->   "%mult_V_1482 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_148, i2 0"   --->   Operation 2291 'bitconcatenate' 'mult_V_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln717_416 = zext i10 %mult_V_1482"   --->   Operation 2292 'zext' 'zext_ln717_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln717_417 = zext i10 %mult_V_1482"   --->   Operation 2293 'zext' 'zext_ln717_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (1.41ns)   --->   "%add_ln717_108 = add i11 %zext_ln717_417, i11 %zext_ln1171_337"   --->   Operation 2294 'add' 'add_ln717_108' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%mult_V_1474 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_108, i32 1, i32 10"   --->   Operation 2295 'partselect' 'mult_V_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%zext_ln717_418 = zext i10 %mult_V_1474"   --->   Operation 2296 'zext' 'zext_ln717_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.00ns)   --->   "%zext_ln42_201 = zext i10 %mult_V_1474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2297 'zext' 'zext_ln42_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln1171_340 = zext i10 %mult_V_1482"   --->   Operation 2298 'zext' 'zext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (1.41ns)   --->   "%sub_ln1171_297 = sub i11 0, i11 %zext_ln717_417"   --->   Operation 2299 'sub' 'sub_ln1171_297' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%trunc_ln717_645 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_297, i32 1, i32 10"   --->   Operation 2300 'partselect' 'trunc_ln717_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%shl_ln717_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_148, i4 0"   --->   Operation 2301 'bitconcatenate' 'shl_ln717_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln717_419 = zext i12 %shl_ln717_72"   --->   Operation 2302 'zext' 'zext_ln717_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (1.54ns)   --->   "%sub_ln717_136 = sub i13 %zext_ln717_419, i13 %zext_ln717_416"   --->   Operation 2303 'sub' 'sub_ln717_136' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%mult_V_1476 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_136, i32 1, i32 12"   --->   Operation 2304 'partselect' 'mult_V_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (3.81ns)   --->   "%mul_ln1171_62 = mul i13 %zext_ln1171_338, i13 8179"   --->   Operation 2305 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%trunc_ln717_647 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_62, i32 1, i32 12"   --->   Operation 2306 'partselect' 'trunc_ln717_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%shl_ln1171_58 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_148, i3 0"   --->   Operation 2307 'bitconcatenate' 'shl_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln1171_341 = zext i11 %shl_ln1171_58"   --->   Operation 2308 'zext' 'zext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2309 [1/1] (1.48ns)   --->   "%sub_ln1171_298 = sub i12 0, i12 %zext_ln1171_341"   --->   Operation 2309 'sub' 'sub_ln1171_298' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln1171_76 = sext i12 %sub_ln1171_298"   --->   Operation 2310 'sext' 'sext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%mult_V_1492 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_148, i1 0"   --->   Operation 2311 'bitconcatenate' 'mult_V_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (0.00ns)   --->   "%zext_ln1171_342 = zext i9 %mult_V_1492"   --->   Operation 2312 'zext' 'zext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2313 [1/1] (1.54ns)   --->   "%sub_ln1171_299 = sub i13 %sext_ln1171_76, i13 %zext_ln1171_342"   --->   Operation 2313 'sub' 'sub_ln1171_299' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%trunc_ln717_648 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_299, i32 1, i32 12"   --->   Operation 2314 'partselect' 'trunc_ln717_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%mult_V_1480 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_148, i32 1, i32 7"   --->   Operation 2315 'partselect' 'mult_V_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln42_202 = zext i7 %mult_V_1480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2316 'zext' 'zext_ln42_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (1.54ns)   --->   "%sub_ln1171_300 = sub i13 0, i13 %zext_ln717_419"   --->   Operation 2317 'sub' 'sub_ln1171_300' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln1171_77 = sext i13 %sub_ln1171_300"   --->   Operation 2318 'sext' 'sext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (1.53ns)   --->   "%sub_ln1171_301 = sub i14 %sext_ln1171_77, i14 %zext_ln1171_335"   --->   Operation 2319 'sub' 'sub_ln1171_301' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%trunc_ln717_649 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_301, i32 1, i32 13"   --->   Operation 2320 'partselect' 'trunc_ln717_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (3.81ns)   --->   "%mul_ln717_79 = mul i13 %zext_ln1171_338, i13 22"   --->   Operation 2321 'mul' 'mul_ln717_79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%mult_V_1490 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_79, i32 1, i32 12"   --->   Operation 2322 'partselect' 'mult_V_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (3.81ns)   --->   "%mul_ln717_80 = mul i12 %zext_ln1171_336, i12 11"   --->   Operation 2323 'mul' 'mul_ln717_80' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%mult_V_1491 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_80, i32 1, i32 11"   --->   Operation 2324 'partselect' 'mult_V_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (1.53ns)   --->   "%sub_ln1171_302 = sub i14 %sext_ln1171_77, i14 %zext_ln1171_340"   --->   Operation 2325 'sub' 'sub_ln1171_302' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%trunc_ln717_650 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_302, i32 1, i32 13"   --->   Operation 2326 'partselect' 'trunc_ln717_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (1.48ns)   --->   "%sub_ln1171_473 = sub i12 %zext_ln1171_336, i12 %zext_ln1171_341"   --->   Operation 2327 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%trunc_ln717_651 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_473, i32 1, i32 11"   --->   Operation 2328 'partselect' 'trunc_ln717_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln1171_290 = sext i11 %trunc_ln717_651"   --->   Operation 2329 'sext' 'sext_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (1.54ns)   --->   "%sub_ln1171_474 = sub i13 %zext_ln1171_338, i13 %zext_ln717_419"   --->   Operation 2330 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%trunc_ln717_652 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_474, i32 1, i32 12"   --->   Operation 2331 'partselect' 'trunc_ln717_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (1.54ns)   --->   "%sub_ln717_137 = sub i13 %zext_ln717_419, i13 %zext_ln1171_338"   --->   Operation 2332 'sub' 'sub_ln717_137' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2333 [1/1] (0.00ns)   --->   "%mult_V_1501 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_137, i32 1, i32 12"   --->   Operation 2333 'partselect' 'mult_V_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln717_329 = sext i12 %mult_V_1501"   --->   Operation 2334 'sext' 'sext_ln717_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln717_424 = zext i14 %sext_ln717_329"   --->   Operation 2335 'zext' 'zext_ln717_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%trunc_ln717_654 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_298, i32 1, i32 11"   --->   Operation 2336 'partselect' 'trunc_ln717_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln717_425 = zext i8 %p_read_147"   --->   Operation 2337 'zext' 'zext_ln717_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (0.00ns)   --->   "%zext_ln717_426 = zext i8 %p_read_147"   --->   Operation 2338 'zext' 'zext_ln717_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%zext_ln717_427 = zext i8 %p_read_147"   --->   Operation 2339 'zext' 'zext_ln717_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%zext_ln717_428 = zext i8 %p_read_147"   --->   Operation 2340 'zext' 'zext_ln717_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln717_429 = zext i8 %p_read_147"   --->   Operation 2341 'zext' 'zext_ln717_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%mult_V_1505 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_147, i32 1, i32 7"   --->   Operation 2342 'partselect' 'mult_V_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.00ns)   --->   "%shl_ln1171_59 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_147, i3 0"   --->   Operation 2343 'bitconcatenate' 'shl_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln1171_343 = zext i11 %shl_ln1171_59"   --->   Operation 2344 'zext' 'zext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (1.48ns)   --->   "%sub_ln1171_303 = sub i12 0, i12 %zext_ln1171_343"   --->   Operation 2345 'sub' 'sub_ln1171_303' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i12 %sub_ln1171_303"   --->   Operation 2346 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (1.54ns)   --->   "%sub_ln1171_304 = sub i13 %sext_ln1171_78, i13 %zext_ln717_428"   --->   Operation 2347 'sub' 'sub_ln1171_304' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%trunc_ln717_655 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_304, i32 1, i32 12"   --->   Operation 2348 'partselect' 'trunc_ln717_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (3.81ns)   --->   "%mul_ln717_81 = mul i12 %zext_ln717_425, i12 11"   --->   Operation 2349 'mul' 'mul_ln717_81' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%mult_V_1508 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_81, i32 1, i32 11"   --->   Operation 2350 'partselect' 'mult_V_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%mult_V_1510 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_147, i2 0"   --->   Operation 2351 'bitconcatenate' 'mult_V_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln717_432 = zext i10 %mult_V_1510"   --->   Operation 2352 'zext' 'zext_ln717_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln717_433 = zext i10 %mult_V_1510"   --->   Operation 2353 'zext' 'zext_ln717_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (1.41ns)   --->   "%sub_ln717_138 = sub i11 %zext_ln717_433, i11 %zext_ln717_429"   --->   Operation 2354 'sub' 'sub_ln717_138' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%mult_V_1509 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_138, i32 1, i32 10"   --->   Operation 2355 'partselect' 'mult_V_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln42_205 = zext i10 %mult_V_1510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2356 'zext' 'zext_ln42_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (1.30ns)   --->   "%sub_ln1171_305 = sub i9 0, i9 %zext_ln717_427"   --->   Operation 2357 'sub' 'sub_ln1171_305' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%trunc_ln717_657 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_305, i32 1, i32 8"   --->   Operation 2358 'partselect' 'trunc_ln717_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%shl_ln717_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_147, i4 0"   --->   Operation 2359 'bitconcatenate' 'shl_ln717_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln717_435 = zext i12 %shl_ln717_73"   --->   Operation 2360 'zext' 'zext_ln717_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%mult_V_1515 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_147, i1 0"   --->   Operation 2361 'bitconcatenate' 'mult_V_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln717_436 = zext i9 %mult_V_1515"   --->   Operation 2362 'zext' 'zext_ln717_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (1.54ns)   --->   "%sub_ln717_139 = sub i13 %zext_ln717_435, i13 %zext_ln717_436"   --->   Operation 2363 'sub' 'sub_ln717_139' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%mult_V_1514 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_139, i32 1, i32 12"   --->   Operation 2364 'partselect' 'mult_V_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln717_335 = sext i12 %mult_V_1514"   --->   Operation 2365 'sext' 'sext_ln717_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln717_437 = zext i14 %sext_ln717_335"   --->   Operation 2366 'zext' 'zext_ln717_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln42_207 = zext i9 %mult_V_1515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2367 'zext' 'zext_ln42_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (3.81ns)   --->   "%mul_ln1171_63 = mul i14 %zext_ln717_426, i14 16365"   --->   Operation 2368 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%trunc_ln717_659 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_63, i32 1, i32 13"   --->   Operation 2369 'partselect' 'trunc_ln717_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (1.54ns)   --->   "%sub_ln1171_475 = sub i13 %zext_ln717_428, i13 %zext_ln717_435"   --->   Operation 2370 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%trunc_ln717_660 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_475, i32 1, i32 12"   --->   Operation 2371 'partselect' 'trunc_ln717_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (1.48ns)   --->   "%add_ln717_110 = add i12 %zext_ln1171_343, i12 %zext_ln717_425"   --->   Operation 2372 'add' 'add_ln717_110' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%mult_V_1521 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_110, i32 1, i32 11"   --->   Operation 2373 'partselect' 'mult_V_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (3.81ns)   --->   "%mul_ln1171_64 = mul i13 %zext_ln717_428, i13 8181"   --->   Operation 2374 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%trunc_ln717_661 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_64, i32 1, i32 12"   --->   Operation 2375 'partselect' 'trunc_ln717_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln1171_344 = zext i10 %mult_V_1510"   --->   Operation 2376 'zext' 'zext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (1.54ns)   --->   "%sub_ln1171_306 = sub i13 %zext_ln717_432, i13 %zext_ln717_435"   --->   Operation 2377 'sub' 'sub_ln1171_306' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%trunc_ln717_662 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_306, i32 1, i32 12"   --->   Operation 2378 'partselect' 'trunc_ln717_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (3.81ns)   --->   "%mul_ln1171_65 = mul i14 %zext_ln717_426, i14 16362"   --->   Operation 2379 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%trunc_ln717_663 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_65, i32 1, i32 13"   --->   Operation 2380 'partselect' 'trunc_ln717_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (1.48ns)   --->   "%sub_ln1171_476 = sub i12 %zext_ln717_425, i12 %zext_ln1171_343"   --->   Operation 2381 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%trunc_ln717_664 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_476, i32 1, i32 11"   --->   Operation 2382 'partselect' 'trunc_ln717_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln717_337 = sext i11 %trunc_ln717_664"   --->   Operation 2383 'sext' 'sext_ln717_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2384 [1/1] (1.54ns)   --->   "%sub_ln717_140 = sub i13 %zext_ln717_435, i13 %zext_ln717_432"   --->   Operation 2384 'sub' 'sub_ln717_140' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%mult_V_1529 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_140, i32 1, i32 12"   --->   Operation 2385 'partselect' 'mult_V_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (1.54ns)   --->   "%sub_ln1171_307 = sub i13 0, i13 %zext_ln717_435"   --->   Operation 2386 'sub' 'sub_ln1171_307' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i13 %sub_ln1171_307"   --->   Operation 2387 'sext' 'sext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (1.53ns)   --->   "%sub_ln1171_308 = sub i14 %sext_ln1171_79, i14 %zext_ln1171_344"   --->   Operation 2388 'sub' 'sub_ln1171_308' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%trunc_ln717_666 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_308, i32 1, i32 13"   --->   Operation 2389 'partselect' 'trunc_ln717_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (1.36ns)   --->   "%sub_ln1171_309 = sub i10 0, i10 %zext_ln42_207"   --->   Operation 2390 'sub' 'sub_ln1171_309' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%trunc_ln717_667 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_309, i32 1, i32 9"   --->   Operation 2391 'partselect' 'trunc_ln717_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln1171_295 = sext i9 %trunc_ln717_667"   --->   Operation 2392 'sext' 'sext_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln1171_345 = zext i8 %p_read_146"   --->   Operation 2393 'zext' 'zext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln1171_346 = zext i8 %p_read_146"   --->   Operation 2394 'zext' 'zext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln1171_347 = zext i8 %p_read_146"   --->   Operation 2395 'zext' 'zext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_146, i4 0"   --->   Operation 2396 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%zext_ln1171_348 = zext i12 %tmp_9"   --->   Operation 2397 'zext' 'zext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (1.54ns)   --->   "%sub_ln1171_477 = sub i13 %zext_ln1171_347, i13 %zext_ln1171_348"   --->   Operation 2398 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%trunc_ln717_668 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_477, i32 1, i32 12"   --->   Operation 2399 'partselect' 'trunc_ln717_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (1.54ns)   --->   "%sub_ln1171_310 = sub i13 0, i13 %zext_ln1171_348"   --->   Operation 2400 'sub' 'sub_ln1171_310' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i13 %sub_ln1171_310"   --->   Operation 2401 'sext' 'sext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (1.53ns)   --->   "%sub_ln1171_311 = sub i14 %sext_ln1171_80, i14 %zext_ln1171_345"   --->   Operation 2402 'sub' 'sub_ln1171_311' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln717_669 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_311, i32 1, i32 13"   --->   Operation 2403 'partselect' 'trunc_ln717_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%mult_V_1538 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_146, i1 0"   --->   Operation 2404 'bitconcatenate' 'mult_V_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%zext_ln717_440 = zext i9 %mult_V_1538"   --->   Operation 2405 'zext' 'zext_ln717_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln717_441 = zext i9 %mult_V_1538"   --->   Operation 2406 'zext' 'zext_ln717_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (0.00ns)   --->   "%zext_ln42_208 = zext i9 %mult_V_1538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2407 'zext' 'zext_ln42_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%zext_ln42_209 = zext i9 %mult_V_1538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2408 'zext' 'zext_ln42_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (1.54ns)   --->   "%sub_ln717_141 = sub i13 %zext_ln1171_348, i13 %zext_ln1171_347"   --->   Operation 2409 'sub' 'sub_ln717_141' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%trunc_ln717_670 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_141, i32 1, i32 12"   --->   Operation 2410 'partselect' 'trunc_ln717_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (3.81ns)   --->   "%mul_ln1171_66 = mul i14 %zext_ln1171_345, i14 16363"   --->   Operation 2411 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%trunc_ln717_671 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_66, i32 1, i32 13"   --->   Operation 2412 'partselect' 'trunc_ln717_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%shl_ln1171_60 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_146, i5 0"   --->   Operation 2413 'bitconcatenate' 'shl_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%zext_ln1171_349 = zext i13 %shl_ln1171_60"   --->   Operation 2414 'zext' 'zext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%shl_ln1171_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_146, i3 0"   --->   Operation 2415 'bitconcatenate' 'shl_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln1171_350 = zext i11 %shl_ln1171_61"   --->   Operation 2416 'zext' 'zext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (0.00ns)   --->   "%zext_ln1171_351 = zext i11 %shl_ln1171_61"   --->   Operation 2417 'zext' 'zext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2418 [1/1] (1.53ns)   --->   "%sub_ln1171_312 = sub i14 %zext_ln1171_351, i14 %zext_ln1171_349"   --->   Operation 2418 'sub' 'sub_ln1171_312' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%trunc_ln717_672 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_312, i32 1, i32 13"   --->   Operation 2419 'partselect' 'trunc_ln717_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%shl_ln717_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_146, i2 0"   --->   Operation 2420 'bitconcatenate' 'shl_ln717_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln717_443 = zext i10 %shl_ln717_74"   --->   Operation 2421 'zext' 'zext_ln717_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (1.54ns)   --->   "%sub_ln717_142 = sub i13 %zext_ln1171_348, i13 %zext_ln717_443"   --->   Operation 2422 'sub' 'sub_ln717_142' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%mult_V_1546 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_142, i32 1, i32 12"   --->   Operation 2423 'partselect' 'mult_V_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln717_342 = sext i12 %mult_V_1546"   --->   Operation 2424 'sext' 'sext_ln717_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln717_444 = zext i14 %sext_ln717_342"   --->   Operation 2425 'zext' 'zext_ln717_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (1.48ns)   --->   "%sub_ln1171_478 = sub i12 %zext_ln1171_346, i12 %zext_ln1171_350"   --->   Operation 2426 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%trunc_ln717_674 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_478, i32 1, i32 11"   --->   Operation 2427 'partselect' 'trunc_ln717_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (1.54ns)   --->   "%sub_ln717_143 = sub i13 %zext_ln1171_348, i13 %zext_ln717_441"   --->   Operation 2428 'sub' 'sub_ln717_143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%mult_V_1550 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_143, i32 1, i32 12"   --->   Operation 2429 'partselect' 'mult_V_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (1.54ns)   --->   "%add_ln717_111 = add i13 %zext_ln1171_348, i13 %zext_ln1171_347"   --->   Operation 2430 'add' 'add_ln717_111' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_111, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2431 'partselect' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (1.54ns)   --->   "%add_ln717_112 = add i13 %zext_ln1171_348, i13 %zext_ln717_443"   --->   Operation 2432 'add' 'add_ln717_112' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_112, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2433 'partselect' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (1.48ns)   --->   "%sub_ln1171_313 = sub i12 0, i12 %zext_ln1171_350"   --->   Operation 2434 'sub' 'sub_ln1171_313' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i12 %sub_ln1171_313"   --->   Operation 2435 'sext' 'sext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (1.54ns)   --->   "%sub_ln1171_314 = sub i13 %sext_ln1171_81, i13 %zext_ln1171_347"   --->   Operation 2436 'sub' 'sub_ln1171_314' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2437 [1/1] (0.00ns)   --->   "%trunc_ln717_676 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_314, i32 1, i32 12"   --->   Operation 2437 'partselect' 'trunc_ln717_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%trunc_ln717_677 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_310, i32 1, i32 12"   --->   Operation 2438 'partselect' 'trunc_ln717_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (1.48ns)   --->   "%sub_ln717_144 = sub i12 %zext_ln1171_350, i12 %zext_ln1171_346"   --->   Operation 2439 'sub' 'sub_ln717_144' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%mult_V_1565 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_144, i32 1, i32 11"   --->   Operation 2440 'partselect' 'mult_V_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln717_347 = sext i11 %mult_V_1565"   --->   Operation 2441 'sext' 'sext_ln717_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln717_447 = zext i14 %sext_ln717_347"   --->   Operation 2442 'zext' 'zext_ln717_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2443 [1/1] (0.00ns)   --->   "%trunc_ln717_679 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_313, i32 1, i32 11"   --->   Operation 2443 'partselect' 'trunc_ln717_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln717_348 = sext i11 %trunc_ln717_679"   --->   Operation 2444 'sext' 'sext_ln717_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (1.48ns)   --->   "%sub_ln717_145 = sub i12 %zext_ln1171_350, i12 %zext_ln717_440"   --->   Operation 2445 'sub' 'sub_ln717_145' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2446 [1/1] (0.00ns)   --->   "%mult_V_1567 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_145, i32 1, i32 11"   --->   Operation 2446 'partselect' 'mult_V_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%zext_ln1171_352 = zext i8 %p_read_145"   --->   Operation 2447 'zext' 'zext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%zext_ln1171_353 = zext i8 %p_read_145"   --->   Operation 2448 'zext' 'zext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln1171_354 = zext i8 %p_read_145"   --->   Operation 2449 'zext' 'zext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%shl_ln1171_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_145, i4 0"   --->   Operation 2450 'bitconcatenate' 'shl_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln1171_355 = zext i12 %shl_ln1171_62"   --->   Operation 2451 'zext' 'zext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (1.54ns)   --->   "%sub_ln1171_315 = sub i13 0, i13 %zext_ln1171_355"   --->   Operation 2452 'sub' 'sub_ln1171_315' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i13 %sub_ln1171_315"   --->   Operation 2453 'sext' 'sext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%shl_ln1171_63 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_145, i1 0"   --->   Operation 2454 'bitconcatenate' 'shl_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (0.00ns)   --->   "%zext_ln1171_356 = zext i9 %shl_ln1171_63"   --->   Operation 2455 'zext' 'zext_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%zext_ln1171_357 = zext i9 %shl_ln1171_63"   --->   Operation 2456 'zext' 'zext_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln1171_358 = zext i9 %shl_ln1171_63"   --->   Operation 2457 'zext' 'zext_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2458 [1/1] (0.00ns)   --->   "%zext_ln1171_359 = zext i9 %shl_ln1171_63"   --->   Operation 2458 'zext' 'zext_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (1.53ns)   --->   "%sub_ln1171_316 = sub i14 %sext_ln1171_82, i14 %zext_ln1171_359"   --->   Operation 2459 'sub' 'sub_ln1171_316' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%trunc_ln717_681 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_316, i32 1, i32 13"   --->   Operation 2460 'partselect' 'trunc_ln717_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%mult_V_1595 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_145, i2 0"   --->   Operation 2461 'bitconcatenate' 'mult_V_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.00ns)   --->   "%zext_ln717_449 = zext i10 %mult_V_1595"   --->   Operation 2462 'zext' 'zext_ln717_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%zext_ln717_450 = zext i10 %mult_V_1595"   --->   Operation 2463 'zext' 'zext_ln717_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (1.41ns)   --->   "%sub_ln717_146 = sub i11 %zext_ln717_450, i11 %zext_ln1171_353"   --->   Operation 2464 'sub' 'sub_ln717_146' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%mult_V_1569 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_146, i32 1, i32 10"   --->   Operation 2465 'partselect' 'mult_V_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%shl_ln1171_64 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_145, i3 0"   --->   Operation 2466 'bitconcatenate' 'shl_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln1171_360 = zext i11 %shl_ln1171_64"   --->   Operation 2467 'zext' 'zext_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (1.48ns)   --->   "%sub_ln1171_317 = sub i12 0, i12 %zext_ln1171_360"   --->   Operation 2468 'sub' 'sub_ln1171_317' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln717_352 = sext i12 %sub_ln1171_317"   --->   Operation 2469 'sext' 'sext_ln717_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%trunc_ln717_683 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_317, i32 1, i32 11"   --->   Operation 2470 'partselect' 'trunc_ln717_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (1.48ns)   --->   "%sub_ln1171_479 = sub i12 %zext_ln1171_354, i12 %zext_ln1171_360"   --->   Operation 2471 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%trunc_ln717_684 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_479, i32 1, i32 11"   --->   Operation 2472 'partselect' 'trunc_ln717_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (1.36ns)   --->   "%sub_ln1171_318 = sub i10 0, i10 %zext_ln1171_358"   --->   Operation 2473 'sub' 'sub_ln1171_318' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%trunc_ln717_685 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_318, i32 1, i32 9"   --->   Operation 2474 'partselect' 'trunc_ln717_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (1.48ns)   --->   "%sub_ln717_147 = sub i12 %zext_ln1171_360, i12 %zext_ln1171_357"   --->   Operation 2475 'sub' 'sub_ln717_147' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%mult_V_1574 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_147, i32 1, i32 11"   --->   Operation 2476 'partselect' 'mult_V_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln717_354 = sext i11 %mult_V_1574"   --->   Operation 2477 'sext' 'sext_ln717_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln717_452 = zext i14 %sext_ln717_354"   --->   Operation 2478 'zext' 'zext_ln717_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (3.81ns)   --->   "%mul_ln717_82 = mul i12 %zext_ln1171_354, i12 11"   --->   Operation 2479 'mul' 'mul_ln717_82' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%mult_V_1575 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_82, i32 1, i32 11"   --->   Operation 2480 'partselect' 'mult_V_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (1.48ns)   --->   "%sub_ln1171_319 = sub i12 %zext_ln1171_357, i12 %zext_ln1171_360"   --->   Operation 2481 'sub' 'sub_ln1171_319' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%trunc_ln717_687 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_319, i32 1, i32 11"   --->   Operation 2482 'partselect' 'trunc_ln717_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln1171_302 = sext i11 %trunc_ln717_687"   --->   Operation 2483 'sext' 'sext_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (3.81ns)   --->   "%mul_ln1171_67 = mul i13 %zext_ln1171_352, i13 8179"   --->   Operation 2484 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%trunc_ln717_688 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_67, i32 1, i32 12"   --->   Operation 2485 'partselect' 'trunc_ln717_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (1.48ns)   --->   "%sub_ln717_148 = sub i12 %zext_ln1171_360, i12 %zext_ln1171_354"   --->   Operation 2486 'sub' 'sub_ln717_148' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%mult_V_1582 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_148, i32 1, i32 11"   --->   Operation 2487 'partselect' 'mult_V_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (3.81ns)   --->   "%mul_ln1171_68 = mul i13 %zext_ln1171_352, i13 8181"   --->   Operation 2488 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%trunc_ln717_690 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_68, i32 1, i32 12"   --->   Operation 2489 'partselect' 'trunc_ln717_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (3.81ns)   --->   "%mul_ln717_83 = mul i12 %zext_ln1171_354, i12 13"   --->   Operation 2490 'mul' 'mul_ln717_83' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%mult_V_1585 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_83, i32 1, i32 11"   --->   Operation 2491 'partselect' 'mult_V_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (1.54ns)   --->   "%sub_ln1171_320 = sub i13 %sext_ln717_352, i13 %zext_ln1171_356"   --->   Operation 2492 'sub' 'sub_ln1171_320' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%trunc_ln717_691 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_320, i32 1, i32 12"   --->   Operation 2493 'partselect' 'trunc_ln717_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.00ns)   --->   "%mult_V_1588 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_145, i32 1, i32 7"   --->   Operation 2494 'partselect' 'mult_V_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2495 [1/1] (1.54ns)   --->   "%add_ln717_113 = add i13 %zext_ln1171_355, i13 %zext_ln717_449"   --->   Operation 2495 'add' 'add_ln717_113' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%trunc_ln42_31 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_113, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2496 'partselect' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (1.41ns)   --->   "%sub_ln1171_480 = sub i11 %zext_ln1171_353, i11 %zext_ln717_450"   --->   Operation 2497 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln717_692 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_480, i32 1, i32 10"   --->   Operation 2498 'partselect' 'trunc_ln717_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (1.48ns)   --->   "%add_ln717_114 = add i12 %zext_ln1171_360, i12 %zext_ln1171_357"   --->   Operation 2499 'add' 'add_ln717_114' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%mult_V_1593 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_114, i32 1, i32 11"   --->   Operation 2500 'partselect' 'mult_V_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (1.48ns)   --->   "%add_ln717_115 = add i12 %zext_ln1171_360, i12 %zext_ln1171_354"   --->   Operation 2501 'add' 'add_ln717_115' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%mult_V_1598 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_115, i32 1, i32 11"   --->   Operation 2502 'partselect' 'mult_V_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln42_215 = zext i11 %mult_V_1598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2503 'zext' 'zext_ln42_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (1.54ns)   --->   "%add_ln717_116 = add i13 %zext_ln1171_355, i13 %zext_ln1171_356"   --->   Operation 2504 'add' 'add_ln717_116' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%trunc_ln42_32 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_116, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2505 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%zext_ln1171_361 = zext i8 %p_read_144"   --->   Operation 2506 'zext' 'zext_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%zext_ln1171_362 = zext i8 %p_read_144"   --->   Operation 2507 'zext' 'zext_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%zext_ln1171_363 = zext i8 %p_read_144"   --->   Operation 2508 'zext' 'zext_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%zext_ln717_456 = zext i8 %p_read_144"   --->   Operation 2509 'zext' 'zext_ln717_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%shl_ln717_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_144, i4 0"   --->   Operation 2510 'bitconcatenate' 'shl_ln717_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%zext_ln717_457 = zext i12 %shl_ln717_75"   --->   Operation 2511 'zext' 'zext_ln717_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (1.54ns)   --->   "%sub_ln717_149 = sub i13 %zext_ln717_457, i13 %zext_ln717_456"   --->   Operation 2512 'sub' 'sub_ln717_149' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%mult_V_1603 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_149, i32 1, i32 12"   --->   Operation 2513 'partselect' 'mult_V_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln717_360 = sext i12 %mult_V_1603"   --->   Operation 2514 'sext' 'sext_ln717_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln717_458 = zext i14 %sext_ln717_360"   --->   Operation 2515 'zext' 'zext_ln717_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%shl_ln717_76 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_144, i3 0"   --->   Operation 2516 'bitconcatenate' 'shl_ln717_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln717_459 = zext i11 %shl_ln717_76"   --->   Operation 2517 'zext' 'zext_ln717_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (1.48ns)   --->   "%sub_ln717_150 = sub i12 %zext_ln717_459, i12 %zext_ln1171_363"   --->   Operation 2518 'sub' 'sub_ln717_150' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%mult_V_1604 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_150, i32 1, i32 11"   --->   Operation 2519 'partselect' 'mult_V_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%shl_ln1171_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_144, i2 0"   --->   Operation 2520 'bitconcatenate' 'shl_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%zext_ln1171_364 = zext i10 %shl_ln1171_65"   --->   Operation 2521 'zext' 'zext_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (1.41ns)   --->   "%sub_ln1171_321 = sub i11 0, i11 %zext_ln1171_364"   --->   Operation 2522 'sub' 'sub_ln1171_321' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i11 %sub_ln1171_321"   --->   Operation 2523 'sext' 'sext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (1.48ns)   --->   "%sub_ln1171_322 = sub i12 %sext_ln1171_83, i12 %zext_ln1171_363"   --->   Operation 2524 'sub' 'sub_ln1171_322' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2525 [1/1] (0.00ns)   --->   "%trunc_ln717_695 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_322, i32 1, i32 11"   --->   Operation 2525 'partselect' 'trunc_ln717_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2526 [1/1] (1.30ns)   --->   "%sub_ln1171_323 = sub i9 0, i9 %zext_ln1171_362"   --->   Operation 2526 'sub' 'sub_ln1171_323' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%trunc_ln717_696 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_323, i32 1, i32 8"   --->   Operation 2527 'partselect' 'trunc_ln717_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln1171_303 = sext i8 %trunc_ln717_696"   --->   Operation 2528 'sext' 'sext_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%shl_ln1171_66 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_144, i1 0"   --->   Operation 2529 'bitconcatenate' 'shl_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln1171_365 = zext i9 %shl_ln1171_66"   --->   Operation 2530 'zext' 'zext_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln1171_366 = zext i9 %shl_ln1171_66"   --->   Operation 2531 'zext' 'zext_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%zext_ln1171_367 = zext i9 %shl_ln1171_66"   --->   Operation 2532 'zext' 'zext_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (1.48ns)   --->   "%sub_ln1171_324 = sub i12 %zext_ln1171_367, i12 %zext_ln717_459"   --->   Operation 2533 'sub' 'sub_ln1171_324' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2534 [1/1] (0.00ns)   --->   "%trunc_ln717_697 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_324, i32 1, i32 11"   --->   Operation 2534 'partselect' 'trunc_ln717_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2535 [1/1] (1.41ns)   --->   "%add_ln717_117 = add i11 %zext_ln1171_364, i11 %zext_ln1171_361"   --->   Operation 2535 'add' 'add_ln717_117' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%mult_V_1620 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_117, i32 1, i32 10"   --->   Operation 2536 'partselect' 'mult_V_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (1.54ns)   --->   "%add_ln717_118 = add i13 %zext_ln717_457, i13 %zext_ln717_456"   --->   Operation 2537 'add' 'add_ln717_118' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%mult_V_1624 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_118, i32 1, i32 12"   --->   Operation 2538 'partselect' 'mult_V_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (3.81ns)   --->   "%mul_ln717_84 = mul i13 %zext_ln717_456, i13 23"   --->   Operation 2539 'mul' 'mul_ln717_84' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2540 [1/1] (0.00ns)   --->   "%mult_V_1627 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_84, i32 1, i32 12"   --->   Operation 2540 'partselect' 'mult_V_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (1.48ns)   --->   "%sub_ln1171_325 = sub i12 0, i12 %zext_ln717_459"   --->   Operation 2541 'sub' 'sub_ln1171_325' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i12 %sub_ln1171_325"   --->   Operation 2542 'sext' 'sext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (1.54ns)   --->   "%sub_ln1171_326 = sub i13 %sext_ln1171_84, i13 %zext_ln1171_366"   --->   Operation 2543 'sub' 'sub_ln1171_326' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%trunc_ln717_698 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_326, i32 1, i32 12"   --->   Operation 2544 'partselect' 'trunc_ln717_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (1.36ns)   --->   "%sub_ln1171_327 = sub i10 0, i10 %zext_ln1171_365"   --->   Operation 2545 'sub' 'sub_ln1171_327' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%trunc_ln717_699 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_327, i32 1, i32 9"   --->   Operation 2546 'partselect' 'trunc_ln717_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln717_363 = sext i9 %trunc_ln717_699"   --->   Operation 2547 'sext' 'sext_ln717_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (0.00ns)   --->   "%mult_V_1631 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_144, i32 1, i32 7"   --->   Operation 2548 'partselect' 'mult_V_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln42_218 = zext i7 %mult_V_1631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2549 'zext' 'zext_ln42_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%zext_ln1171_368 = zext i8 %p_read_143"   --->   Operation 2550 'zext' 'zext_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln1171_369 = zext i8 %p_read_143"   --->   Operation 2551 'zext' 'zext_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%shl_ln1171_67 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_143, i2 0"   --->   Operation 2552 'bitconcatenate' 'shl_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%zext_ln1171_370 = zext i10 %shl_ln1171_67"   --->   Operation 2553 'zext' 'zext_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln1171_371 = zext i10 %shl_ln1171_67"   --->   Operation 2554 'zext' 'zext_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (1.41ns)   --->   "%sub_ln1171_328 = sub i11 0, i11 %zext_ln1171_371"   --->   Operation 2555 'sub' 'sub_ln1171_328' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln1171_85 = sext i11 %sub_ln1171_328"   --->   Operation 2556 'sext' 'sext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2557 [1/1] (1.48ns)   --->   "%sub_ln1171_329 = sub i12 %sext_ln1171_85, i12 %zext_ln1171_369"   --->   Operation 2557 'sub' 'sub_ln1171_329' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2558 [1/1] (0.00ns)   --->   "%trunc_ln717_700 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_329, i32 1, i32 11"   --->   Operation 2558 'partselect' 'trunc_ln717_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_143, i4 0"   --->   Operation 2559 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln1171_372 = zext i12 %tmp_10"   --->   Operation 2560 'zext' 'zext_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (1.54ns)   --->   "%sub_ln1171_481 = sub i13 %zext_ln1171_368, i13 %zext_ln1171_372"   --->   Operation 2561 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%trunc_ln717_701 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_481, i32 1, i32 12"   --->   Operation 2562 'partselect' 'trunc_ln717_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%shl_ln717_77 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_143, i5 0"   --->   Operation 2563 'bitconcatenate' 'shl_ln717_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%zext_ln717_462 = zext i13 %shl_ln717_77"   --->   Operation 2564 'zext' 'zext_ln717_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln717_463 = zext i10 %shl_ln1171_67"   --->   Operation 2565 'zext' 'zext_ln717_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2566 [1/1] (1.53ns)   --->   "%sub_ln717_151 = sub i14 %zext_ln717_462, i14 %zext_ln717_463"   --->   Operation 2566 'sub' 'sub_ln717_151' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%trunc_ln717_702 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_151, i32 1, i32 13"   --->   Operation 2567 'partselect' 'trunc_ln717_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (1.54ns)   --->   "%sub_ln717_152 = sub i13 %zext_ln1171_372, i13 %zext_ln1171_368"   --->   Operation 2568 'sub' 'sub_ln717_152' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%mult_V_1639 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_152, i32 1, i32 12"   --->   Operation 2569 'partselect' 'mult_V_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (3.81ns)   --->   "%mul_ln717_85 = mul i13 %zext_ln1171_368, i13 21"   --->   Operation 2570 'mul' 'mul_ln717_85' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2571 [1/1] (0.00ns)   --->   "%mult_V_1645 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_85, i32 1, i32 12"   --->   Operation 2571 'partselect' 'mult_V_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_143, i3 0"   --->   Operation 2572 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (0.00ns)   --->   "%zext_ln1171_373 = zext i11 %tmp_11"   --->   Operation 2573 'zext' 'zext_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2574 [1/1] (1.48ns)   --->   "%sub_ln1171_482 = sub i12 %zext_ln1171_369, i12 %zext_ln1171_373"   --->   Operation 2574 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%trunc_ln717_704 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_482, i32 1, i32 11"   --->   Operation 2575 'partselect' 'trunc_ln717_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln1171_308 = sext i11 %trunc_ln717_704"   --->   Operation 2576 'sext' 'sext_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2577 [1/1] (1.54ns)   --->   "%sub_ln1171_330 = sub i13 %zext_ln1171_370, i13 %zext_ln1171_372"   --->   Operation 2577 'sub' 'sub_ln1171_330' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%trunc_ln717_705 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_330, i32 1, i32 12"   --->   Operation 2578 'partselect' 'trunc_ln717_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (1.54ns)   --->   "%sub_ln1171_331 = sub i13 0, i13 %zext_ln1171_372"   --->   Operation 2579 'sub' 'sub_ln1171_331' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln1171_86 = sext i13 %sub_ln1171_331"   --->   Operation 2580 'sext' 'sext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%shl_ln1171_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_143, i1 0"   --->   Operation 2581 'bitconcatenate' 'shl_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.00ns)   --->   "%zext_ln1171_374 = zext i9 %shl_ln1171_68"   --->   Operation 2582 'zext' 'zext_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2583 [1/1] (1.53ns)   --->   "%sub_ln1171_332 = sub i14 %sext_ln1171_86, i14 %zext_ln1171_374"   --->   Operation 2583 'sub' 'sub_ln1171_332' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%trunc_ln717_706 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_332, i32 1, i32 13"   --->   Operation 2584 'partselect' 'trunc_ln717_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (3.81ns)   --->   "%mul_ln717_86 = mul i13 %zext_ln1171_368, i13 19"   --->   Operation 2585 'mul' 'mul_ln717_86' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2586 [1/1] (0.00ns)   --->   "%mult_V_1655 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_86, i32 1, i32 12"   --->   Operation 2586 'partselect' 'mult_V_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (3.81ns)   --->   "%mul_ln717_87 = mul i13 %zext_ln1171_368, i13 23"   --->   Operation 2587 'mul' 'mul_ln717_87' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2588 [1/1] (0.00ns)   --->   "%mult_V_1658 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_87, i32 1, i32 12"   --->   Operation 2588 'partselect' 'mult_V_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2589 [1/1] (1.54ns)   --->   "%add_ln717_119 = add i13 %zext_ln1171_372, i13 %zext_ln1171_368"   --->   Operation 2589 'add' 'add_ln717_119' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%mult_V_1659 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_119, i32 1, i32 12"   --->   Operation 2590 'partselect' 'mult_V_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%zext_ln717_470 = zext i9 %shl_ln1171_68"   --->   Operation 2591 'zext' 'zext_ln717_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (1.48ns)   --->   "%sub_ln717_153 = sub i12 %zext_ln1171_373, i12 %zext_ln717_470"   --->   Operation 2592 'sub' 'sub_ln717_153' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2593 [1/1] (0.00ns)   --->   "%mult_V_1662 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_153, i32 1, i32 11"   --->   Operation 2593 'partselect' 'mult_V_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%zext_ln1171_375 = zext i8 %p_read_142"   --->   Operation 2594 'zext' 'zext_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln1171_376 = zext i8 %p_read_142"   --->   Operation 2595 'zext' 'zext_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (0.00ns)   --->   "%zext_ln1171_377 = zext i8 %p_read_142"   --->   Operation 2596 'zext' 'zext_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (0.00ns)   --->   "%zext_ln1171_378 = zext i8 %p_read_142"   --->   Operation 2597 'zext' 'zext_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln1171_379 = zext i8 %p_read_142"   --->   Operation 2598 'zext' 'zext_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%shl_ln717_78 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_142, i4 0"   --->   Operation 2599 'bitconcatenate' 'shl_ln717_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%zext_ln717_472 = zext i12 %shl_ln717_78"   --->   Operation 2600 'zext' 'zext_ln717_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%shl_ln717_79 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_142, i2 0"   --->   Operation 2601 'bitconcatenate' 'shl_ln717_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%zext_ln717_473 = zext i10 %shl_ln717_79"   --->   Operation 2602 'zext' 'zext_ln717_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (0.00ns)   --->   "%zext_ln717_474 = zext i10 %shl_ln717_79"   --->   Operation 2603 'zext' 'zext_ln717_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2604 [1/1] (1.54ns)   --->   "%sub_ln717_154 = sub i13 %zext_ln717_472, i13 %zext_ln717_474"   --->   Operation 2604 'sub' 'sub_ln717_154' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%mult_V_1664 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_154, i32 1, i32 12"   --->   Operation 2605 'partselect' 'mult_V_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (0.00ns)   --->   "%shl_ln717_80 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_142, i1 0"   --->   Operation 2606 'bitconcatenate' 'shl_ln717_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln717_476 = zext i9 %shl_ln717_80"   --->   Operation 2607 'zext' 'zext_ln717_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (1.54ns)   --->   "%sub_ln717_155 = sub i13 %zext_ln717_472, i13 %zext_ln717_476"   --->   Operation 2608 'sub' 'sub_ln717_155' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2609 [1/1] (0.00ns)   --->   "%mult_V_1665 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_155, i32 1, i32 12"   --->   Operation 2609 'partselect' 'mult_V_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2610 [1/1] (3.81ns)   --->   "%mul_ln1171_69 = mul i13 %zext_ln1171_379, i13 8179"   --->   Operation 2610 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%trunc_ln717_710 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_69, i32 1, i32 12"   --->   Operation 2611 'partselect' 'trunc_ln717_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (1.41ns)   --->   "%add_ln717_120 = add i11 %zext_ln717_473, i11 %zext_ln1171_375"   --->   Operation 2612 'add' 'add_ln717_120' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%mult_V_1667 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_120, i32 1, i32 10"   --->   Operation 2613 'partselect' 'mult_V_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%zext_ln717_478 = zext i10 %mult_V_1667"   --->   Operation 2614 'zext' 'zext_ln717_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%zext_ln42_220 = zext i10 %mult_V_1667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2615 'zext' 'zext_ln42_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%mult_V_1675 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_142, i3 0"   --->   Operation 2616 'bitconcatenate' 'mult_V_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%zext_ln717_479 = zext i11 %mult_V_1675"   --->   Operation 2617 'zext' 'zext_ln717_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (1.48ns)   --->   "%sub_ln717_156 = sub i12 %zext_ln717_479, i12 %zext_ln1171_378"   --->   Operation 2618 'sub' 'sub_ln717_156' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2619 [1/1] (0.00ns)   --->   "%mult_V_1669 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_156, i32 1, i32 11"   --->   Operation 2619 'partselect' 'mult_V_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln717_373 = sext i11 %mult_V_1669"   --->   Operation 2620 'sext' 'sext_ln717_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%zext_ln717_480 = zext i14 %sext_ln717_373"   --->   Operation 2621 'zext' 'zext_ln717_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (1.41ns)   --->   "%sub_ln717_157 = sub i11 %zext_ln717_473, i11 %zext_ln1171_375"   --->   Operation 2622 'sub' 'sub_ln717_157' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2623 [1/1] (0.00ns)   --->   "%mult_V_1671 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_157, i32 1, i32 10"   --->   Operation 2623 'partselect' 'mult_V_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2624 [1/1] (1.54ns)   --->   "%sub_ln717_158 = sub i13 %zext_ln717_472, i13 %zext_ln1171_379"   --->   Operation 2624 'sub' 'sub_ln717_158' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%mult_V_1672 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_158, i32 1, i32 12"   --->   Operation 2625 'partselect' 'mult_V_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (1.54ns)   --->   "%sub_ln1171_333 = sub i13 0, i13 %zext_ln717_472"   --->   Operation 2626 'sub' 'sub_ln1171_333' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln1171_87 = sext i13 %sub_ln1171_333"   --->   Operation 2627 'sext' 'sext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%zext_ln1171_380 = zext i10 %shl_ln717_79"   --->   Operation 2628 'zext' 'zext_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (1.53ns)   --->   "%sub_ln1171_334 = sub i14 %sext_ln1171_87, i14 %zext_ln1171_380"   --->   Operation 2629 'sub' 'sub_ln1171_334' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%trunc_ln717_714 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_334, i32 1, i32 13"   --->   Operation 2630 'partselect' 'trunc_ln717_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (1.54ns)   --->   "%add_ln717_121 = add i13 %zext_ln717_472, i13 %zext_ln717_476"   --->   Operation 2631 'add' 'add_ln717_121' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2632 [1/1] (0.00ns)   --->   "%mult_V_1681 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_121, i32 1, i32 12"   --->   Operation 2632 'partselect' 'mult_V_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (1.41ns)   --->   "%sub_ln1171_335 = sub i11 0, i11 %zext_ln717_473"   --->   Operation 2633 'sub' 'sub_ln1171_335' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln717_377 = sext i11 %sub_ln1171_335"   --->   Operation 2634 'sext' 'sext_ln717_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%trunc_ln717_715 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_335, i32 1, i32 10"   --->   Operation 2635 'partselect' 'trunc_ln717_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (1.53ns)   --->   "%sub_ln1171_336 = sub i14 %sext_ln1171_87, i14 %zext_ln1171_377"   --->   Operation 2636 'sub' 'sub_ln1171_336' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%trunc_ln717_716 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_336, i32 1, i32 13"   --->   Operation 2637 'partselect' 'trunc_ln717_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (1.48ns)   --->   "%sub_ln1171_337 = sub i12 %sext_ln717_377, i12 %zext_ln1171_378"   --->   Operation 2638 'sub' 'sub_ln1171_337' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2639 [1/1] (0.00ns)   --->   "%trunc_ln717_717 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_337, i32 1, i32 11"   --->   Operation 2639 'partselect' 'trunc_ln717_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2640 [1/1] (3.81ns)   --->   "%mul_ln1171_70 = mul i14 %zext_ln1171_377, i14 16362"   --->   Operation 2640 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%trunc_ln717_718 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_70, i32 1, i32 13"   --->   Operation 2641 'partselect' 'trunc_ln717_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (1.30ns)   --->   "%sub_ln1171_338 = sub i9 0, i9 %zext_ln1171_376"   --->   Operation 2642 'sub' 'sub_ln1171_338' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%trunc_ln717_719 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_338, i32 1, i32 8"   --->   Operation 2643 'partselect' 'trunc_ln717_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (3.81ns)   --->   "%mul_ln1171_71 = mul i14 %zext_ln1171_377, i14 16363"   --->   Operation 2644 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%trunc_ln717_720 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_71, i32 1, i32 13"   --->   Operation 2645 'partselect' 'trunc_ln717_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (1.48ns)   --->   "%sub_ln1171_339 = sub i12 0, i12 %zext_ln717_479"   --->   Operation 2646 'sub' 'sub_ln1171_339' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%trunc_ln717_721 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_339, i32 1, i32 11"   --->   Operation 2647 'partselect' 'trunc_ln717_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln1171_315 = sext i11 %trunc_ln717_721"   --->   Operation 2648 'sext' 'sext_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%zext_ln1171_381 = zext i8 %p_read_141"   --->   Operation 2649 'zext' 'zext_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln1171_383 = zext i8 %p_read_141"   --->   Operation 2650 'zext' 'zext_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%shl_ln717_81 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_141, i3 0"   --->   Operation 2651 'bitconcatenate' 'shl_ln717_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%zext_ln717_484 = zext i11 %shl_ln717_81"   --->   Operation 2652 'zext' 'zext_ln717_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%shl_ln717_82 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_141, i1 0"   --->   Operation 2653 'bitconcatenate' 'shl_ln717_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (0.00ns)   --->   "%zext_ln717_486 = zext i9 %shl_ln717_82"   --->   Operation 2654 'zext' 'zext_ln717_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2655 [1/1] (1.48ns)   --->   "%sub_ln717_159 = sub i12 %zext_ln717_484, i12 %zext_ln717_486"   --->   Operation 2655 'sub' 'sub_ln717_159' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%mult_V_1696 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_159, i32 1, i32 11"   --->   Operation 2656 'partselect' 'mult_V_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (0.00ns)   --->   "%shl_ln717_83 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_141, i2 0"   --->   Operation 2657 'bitconcatenate' 'shl_ln717_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln717_489 = zext i10 %shl_ln717_83"   --->   Operation 2658 'zext' 'zext_ln717_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%zext_ln717_490 = zext i10 %shl_ln717_83"   --->   Operation 2659 'zext' 'zext_ln717_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.00ns)   --->   "%shl_ln717_84 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_141, i4 0"   --->   Operation 2660 'bitconcatenate' 'shl_ln717_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln717_491 = zext i12 %shl_ln717_84"   --->   Operation 2661 'zext' 'zext_ln717_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (1.54ns)   --->   "%sub_ln1171_340 = sub i13 0, i13 %zext_ln717_491"   --->   Operation 2662 'sub' 'sub_ln1171_340' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln1171_88 = sext i13 %sub_ln1171_340"   --->   Operation 2663 'sext' 'sext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%zext_ln1171_384 = zext i9 %shl_ln717_82"   --->   Operation 2664 'zext' 'zext_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (1.53ns)   --->   "%sub_ln1171_341 = sub i14 %sext_ln1171_88, i14 %zext_ln1171_384"   --->   Operation 2665 'sub' 'sub_ln1171_341' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%trunc_ln717_725 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_341, i32 1, i32 13"   --->   Operation 2666 'partselect' 'trunc_ln717_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (1.41ns)   --->   "%sub_ln1171_342 = sub i11 0, i11 %zext_ln717_490"   --->   Operation 2667 'sub' 'sub_ln1171_342' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2668 [1/1] (0.00ns)   --->   "%trunc_ln717_726 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_342, i32 1, i32 10"   --->   Operation 2668 'partselect' 'trunc_ln717_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2669 [1/1] (1.48ns)   --->   "%sub_ln717_162 = sub i12 %zext_ln717_484, i12 %zext_ln1171_383"   --->   Operation 2669 'sub' 'sub_ln717_162' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%mult_V_1703 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_162, i32 1, i32 11"   --->   Operation 2670 'partselect' 'mult_V_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (1.48ns)   --->   "%add_ln717_123 = add i12 %zext_ln717_484, i12 %zext_ln1171_383"   --->   Operation 2671 'add' 'add_ln717_123' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%mult_V_1704 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_123, i32 1, i32 11"   --->   Operation 2672 'partselect' 'mult_V_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.00ns)   --->   "%zext_ln717_495 = zext i11 %mult_V_1704"   --->   Operation 2673 'zext' 'zext_ln717_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (0.00ns)   --->   "%trunc_ln717_728 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_340, i32 1, i32 12"   --->   Operation 2674 'partselect' 'trunc_ln717_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln42_80 = sext i12 %trunc_ln717_728" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2675 'sext' 'sext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (1.48ns)   --->   "%sub_ln1171_343 = sub i12 0, i12 %zext_ln717_484"   --->   Operation 2676 'sub' 'sub_ln1171_343' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln717_384 = sext i12 %sub_ln1171_343"   --->   Operation 2677 'sext' 'sext_ln717_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%trunc_ln717_729 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_343, i32 1, i32 11"   --->   Operation 2678 'partselect' 'trunc_ln717_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (1.48ns)   --->   "%sub_ln1171_483 = sub i12 %zext_ln1171_383, i12 %zext_ln717_484"   --->   Operation 2679 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln717_730 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_483, i32 1, i32 11"   --->   Operation 2680 'partselect' 'trunc_ln717_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (3.81ns)   --->   "%mul_ln717_88 = mul i13 %zext_ln1171_381, i13 23"   --->   Operation 2681 'mul' 'mul_ln717_88' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%trunc_ln42_33 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_88, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2682 'partselect' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (1.54ns)   --->   "%sub_ln1171_344 = sub i13 %sext_ln717_384, i13 %zext_ln1171_381"   --->   Operation 2683 'sub' 'sub_ln1171_344' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%trunc_ln717_731 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_344, i32 1, i32 12"   --->   Operation 2684 'partselect' 'trunc_ln717_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%mult_V_1719 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_141, i32 1, i32 7"   --->   Operation 2685 'partselect' 'mult_V_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (3.81ns)   --->   "%mul_ln717_89 = mul i13 %zext_ln1171_381, i13 27"   --->   Operation 2686 'mul' 'mul_ln717_89' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%mult_V_1720 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_89, i32 1, i32 12"   --->   Operation 2687 'partselect' 'mult_V_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (1.54ns)   --->   "%add_ln717_124 = add i13 %zext_ln717_491, i13 %zext_ln717_489"   --->   Operation 2688 'add' 'add_ln717_124' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%mult_V_1727 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_124, i32 1, i32 12"   --->   Operation 2689 'partselect' 'mult_V_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%zext_ln1171_385 = zext i8 %p_read_140"   --->   Operation 2690 'zext' 'zext_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.00ns)   --->   "%zext_ln1171_386 = zext i8 %p_read_140"   --->   Operation 2691 'zext' 'zext_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln1171_387 = zext i8 %p_read_140"   --->   Operation 2692 'zext' 'zext_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%mult_V_1756 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_140, i3 0"   --->   Operation 2693 'bitconcatenate' 'mult_V_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (0.00ns)   --->   "%zext_ln717_497 = zext i11 %mult_V_1756"   --->   Operation 2694 'zext' 'zext_ln717_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2695 [1/1] (1.48ns)   --->   "%sub_ln717_163 = sub i12 %zext_ln717_497, i12 %zext_ln1171_387"   --->   Operation 2695 'sub' 'sub_ln717_163' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2696 [1/1] (0.00ns)   --->   "%mult_V_1731 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_163, i32 1, i32 11"   --->   Operation 2696 'partselect' 'mult_V_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2697 [1/1] (0.00ns)   --->   "%shl_ln1171_69 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_140, i4 0"   --->   Operation 2697 'bitconcatenate' 'shl_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%zext_ln1171_389 = zext i12 %shl_ln1171_69"   --->   Operation 2698 'zext' 'zext_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.00ns)   --->   "%mult_V_1746 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_140, i2 0"   --->   Operation 2699 'bitconcatenate' 'mult_V_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln1171_390 = zext i10 %mult_V_1746"   --->   Operation 2700 'zext' 'zext_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (1.54ns)   --->   "%sub_ln1171_348 = sub i13 %zext_ln1171_390, i13 %zext_ln1171_389"   --->   Operation 2701 'sub' 'sub_ln1171_348' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%trunc_ln717_736 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_348, i32 1, i32 12"   --->   Operation 2702 'partselect' 'trunc_ln717_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (1.54ns)   --->   "%sub_ln717_164 = sub i13 %zext_ln1171_389, i13 %zext_ln1171_385"   --->   Operation 2703 'sub' 'sub_ln717_164' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%mult_V_1738 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_164, i32 1, i32 12"   --->   Operation 2704 'partselect' 'mult_V_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln717_390 = sext i12 %mult_V_1738"   --->   Operation 2705 'sext' 'sext_ln717_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%zext_ln717_499 = zext i14 %sext_ln717_390"   --->   Operation 2706 'zext' 'zext_ln717_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (1.54ns)   --->   "%sub_ln717_165 = sub i13 %zext_ln1171_389, i13 %zext_ln1171_390"   --->   Operation 2707 'sub' 'sub_ln717_165' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2708 [1/1] (0.00ns)   --->   "%mult_V_1739 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_165, i32 1, i32 12"   --->   Operation 2708 'partselect' 'mult_V_1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln717_391 = sext i12 %mult_V_1739"   --->   Operation 2709 'sext' 'sext_ln717_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%zext_ln717_500 = zext i14 %sext_ln717_391"   --->   Operation 2710 'zext' 'zext_ln717_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (1.48ns)   --->   "%sub_ln1171_349 = sub i12 0, i12 %zext_ln717_497"   --->   Operation 2711 'sub' 'sub_ln1171_349' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln1171_89 = sext i12 %sub_ln1171_349"   --->   Operation 2712 'sext' 'sext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (1.54ns)   --->   "%sub_ln1171_350 = sub i13 %sext_ln1171_89, i13 %zext_ln1171_385"   --->   Operation 2713 'sub' 'sub_ln1171_350' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%trunc_ln717_739 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_350, i32 1, i32 12"   --->   Operation 2714 'partselect' 'trunc_ln717_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%zext_ln1171_391 = zext i10 %mult_V_1746"   --->   Operation 2715 'zext' 'zext_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (1.41ns)   --->   "%sub_ln1171_484 = sub i11 %zext_ln1171_386, i11 %zext_ln1171_391"   --->   Operation 2716 'sub' 'sub_ln1171_484' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%trunc_ln717_740 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_484, i32 1, i32 10"   --->   Operation 2717 'partselect' 'trunc_ln717_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (3.81ns)   --->   "%mul_ln717_90 = mul i12 %zext_ln1171_387, i12 11"   --->   Operation 2718 'mul' 'mul_ln717_90' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2719 [1/1] (0.00ns)   --->   "%mult_V_1752 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_90, i32 1, i32 11"   --->   Operation 2719 'partselect' 'mult_V_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%zext_ln1171_392 = zext i8 %p_read_139"   --->   Operation 2720 'zext' 'zext_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%zext_ln1171_393 = zext i8 %p_read_139"   --->   Operation 2721 'zext' 'zext_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln1171_394 = zext i8 %p_read_139"   --->   Operation 2722 'zext' 'zext_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (3.81ns)   --->   "%mul_ln717_91 = mul i12 %zext_ln1171_393, i12 11"   --->   Operation 2723 'mul' 'mul_ln717_91' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%mult_V_1764 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_91, i32 1, i32 11"   --->   Operation 2724 'partselect' 'mult_V_1764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%mult_V_1780 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_139, i3 0"   --->   Operation 2725 'bitconcatenate' 'mult_V_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%zext_ln1171_395 = zext i11 %mult_V_1780"   --->   Operation 2726 'zext' 'zext_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (1.48ns)   --->   "%sub_ln1171_351 = sub i12 0, i12 %zext_ln1171_395"   --->   Operation 2727 'sub' 'sub_ln1171_351' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln1171_90 = sext i12 %sub_ln1171_351"   --->   Operation 2728 'sext' 'sext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%shl_ln1171_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_139, i1 0"   --->   Operation 2729 'bitconcatenate' 'shl_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%zext_ln1171_396 = zext i9 %shl_ln1171_70"   --->   Operation 2730 'zext' 'zext_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%zext_ln1171_397 = zext i9 %shl_ln1171_70"   --->   Operation 2731 'zext' 'zext_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (1.54ns)   --->   "%sub_ln1171_352 = sub i13 %sext_ln1171_90, i13 %zext_ln1171_397"   --->   Operation 2732 'sub' 'sub_ln1171_352' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2733 [1/1] (0.00ns)   --->   "%trunc_ln717_741 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_352, i32 1, i32 12"   --->   Operation 2733 'partselect' 'trunc_ln717_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%shl_ln1171_71 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_139, i2 0"   --->   Operation 2734 'bitconcatenate' 'shl_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln1171_398 = zext i10 %shl_ln1171_71"   --->   Operation 2735 'zext' 'zext_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (1.41ns)   --->   "%sub_ln1171_353 = sub i11 0, i11 %zext_ln1171_398"   --->   Operation 2736 'sub' 'sub_ln1171_353' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln1171_91 = sext i11 %sub_ln1171_353"   --->   Operation 2737 'sext' 'sext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (1.48ns)   --->   "%sub_ln1171_354 = sub i12 %sext_ln1171_91, i12 %zext_ln1171_393"   --->   Operation 2738 'sub' 'sub_ln1171_354' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2739 [1/1] (0.00ns)   --->   "%trunc_ln717_742 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_354, i32 1, i32 11"   --->   Operation 2739 'partselect' 'trunc_ln717_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%shl_ln717_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_139, i4 0"   --->   Operation 2740 'bitconcatenate' 'shl_ln717_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%zext_ln717_504 = zext i12 %shl_ln717_86"   --->   Operation 2741 'zext' 'zext_ln717_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (0.00ns)   --->   "%zext_ln717_505 = zext i10 %shl_ln1171_71"   --->   Operation 2742 'zext' 'zext_ln717_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2743 [1/1] (1.54ns)   --->   "%sub_ln717_166 = sub i13 %zext_ln717_504, i13 %zext_ln717_505"   --->   Operation 2743 'sub' 'sub_ln717_166' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2744 [1/1] (0.00ns)   --->   "%mult_V_1768 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_166, i32 1, i32 12"   --->   Operation 2744 'partselect' 'mult_V_1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%mult_V_1770 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_139, i32 1, i32 7"   --->   Operation 2745 'partselect' 'mult_V_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%zext_ln42_230 = zext i7 %mult_V_1770" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2746 'zext' 'zext_ln42_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (1.54ns)   --->   "%sub_ln1171_355 = sub i13 0, i13 %zext_ln717_504"   --->   Operation 2747 'sub' 'sub_ln1171_355' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2748 [1/1] (0.00ns)   --->   "%sext_ln717_395 = sext i13 %sub_ln1171_355"   --->   Operation 2748 'sext' 'sext_ln717_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2749 [1/1] (0.00ns)   --->   "%trunc_ln717_744 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_355, i32 1, i32 12"   --->   Operation 2749 'partselect' 'trunc_ln717_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (1.53ns)   --->   "%sub_ln1171_356 = sub i14 %sext_ln717_395, i14 %zext_ln1171_396"   --->   Operation 2750 'sub' 'sub_ln1171_356' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%trunc_ln717_745 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_356, i32 1, i32 13"   --->   Operation 2751 'partselect' 'trunc_ln717_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (1.48ns)   --->   "%sub_ln1171_485 = sub i12 %zext_ln1171_393, i12 %zext_ln1171_395"   --->   Operation 2752 'sub' 'sub_ln1171_485' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%trunc_ln717_746 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_485, i32 1, i32 11"   --->   Operation 2753 'partselect' 'trunc_ln717_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (3.81ns)   --->   "%mul_ln717_92 = mul i12 %zext_ln1171_393, i12 13"   --->   Operation 2754 'mul' 'mul_ln717_92' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%mult_V_1777 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_92, i32 1, i32 11"   --->   Operation 2755 'partselect' 'mult_V_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (1.48ns)   --->   "%add_ln717_126 = add i12 %zext_ln1171_395, i12 %zext_ln1171_393"   --->   Operation 2756 'add' 'add_ln717_126' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%mult_V_1779 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_126, i32 1, i32 11"   --->   Operation 2757 'partselect' 'mult_V_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.00ns)   --->   "%zext_ln717_508 = zext i11 %mult_V_1779"   --->   Operation 2758 'zext' 'zext_ln717_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (1.54ns)   --->   "%sub_ln717_167 = sub i13 %zext_ln717_504, i13 %zext_ln1171_397"   --->   Operation 2759 'sub' 'sub_ln717_167' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2760 [1/1] (0.00ns)   --->   "%mult_V_1781 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_167, i32 1, i32 12"   --->   Operation 2760 'partselect' 'mult_V_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%trunc_ln717_748 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_353, i32 1, i32 10"   --->   Operation 2761 'partselect' 'trunc_ln717_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (1.41ns)   --->   "%sub_ln717_168 = sub i11 %zext_ln1171_398, i11 %zext_ln1171_394"   --->   Operation 2762 'sub' 'sub_ln717_168' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%mult_V_1784 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_168, i32 1, i32 10"   --->   Operation 2763 'partselect' 'mult_V_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln717_399 = sext i10 %mult_V_1784"   --->   Operation 2764 'sext' 'sext_ln717_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%zext_ln717_510 = zext i14 %sext_ln717_399"   --->   Operation 2765 'zext' 'zext_ln717_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (1.41ns)   --->   "%add_ln717_127 = add i11 %zext_ln1171_398, i11 %zext_ln1171_394"   --->   Operation 2766 'add' 'add_ln717_127' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%mult_V_1787 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_127, i32 1, i32 10"   --->   Operation 2767 'partselect' 'mult_V_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (3.81ns)   --->   "%mul_ln1171_72 = mul i13 %zext_ln1171_392, i13 8181"   --->   Operation 2768 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%trunc_ln717_750 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_72, i32 1, i32 12"   --->   Operation 2769 'partselect' 'trunc_ln717_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%zext_ln1171_400 = zext i8 %p_read_138"   --->   Operation 2770 'zext' 'zext_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.00ns)   --->   "%zext_ln1171_401 = zext i8 %p_read_138"   --->   Operation 2771 'zext' 'zext_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2772 [1/1] (0.00ns)   --->   "%shl_ln717_87 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_138, i4 0"   --->   Operation 2772 'bitconcatenate' 'shl_ln717_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2773 [1/1] (0.00ns)   --->   "%zext_ln717_511 = zext i12 %shl_ln717_87"   --->   Operation 2773 'zext' 'zext_ln717_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (0.00ns)   --->   "%shl_ln717_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_138, i2 0"   --->   Operation 2774 'bitconcatenate' 'shl_ln717_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2775 [1/1] (0.00ns)   --->   "%zext_ln717_512 = zext i10 %shl_ln717_88"   --->   Operation 2775 'zext' 'zext_ln717_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln717_513 = zext i10 %shl_ln717_88"   --->   Operation 2776 'zext' 'zext_ln717_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (1.54ns)   --->   "%add_ln717_128 = add i13 %zext_ln717_511, i13 %zext_ln717_513"   --->   Operation 2777 'add' 'add_ln717_128' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%mult_V_1792 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_128, i32 1, i32 12"   --->   Operation 2778 'partselect' 'mult_V_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (1.41ns)   --->   "%sub_ln717_169 = sub i11 %zext_ln717_512, i11 %zext_ln1171_400"   --->   Operation 2779 'sub' 'sub_ln717_169' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2780 [1/1] (0.00ns)   --->   "%mult_V_1794 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_169, i32 1, i32 10"   --->   Operation 2780 'partselect' 'mult_V_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2781 [1/1] (0.00ns)   --->   "%mult_V_1803 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_138, i3 0"   --->   Operation 2781 'bitconcatenate' 'mult_V_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln717_515 = zext i11 %mult_V_1803"   --->   Operation 2782 'zext' 'zext_ln717_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%mult_V_1802 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_138, i1 0"   --->   Operation 2783 'bitconcatenate' 'mult_V_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%zext_ln717_516 = zext i9 %mult_V_1802"   --->   Operation 2784 'zext' 'zext_ln717_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (3.81ns)   --->   "%mul_ln717_93 = mul i12 %zext_ln1171_401, i12 11"   --->   Operation 2785 'mul' 'mul_ln717_93' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%mult_V_1799 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_93, i32 1, i32 11"   --->   Operation 2786 'partselect' 'mult_V_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln42_235 = zext i9 %mult_V_1802" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2787 'zext' 'zext_ln42_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%zext_ln42_236 = zext i11 %mult_V_1803" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2788 'zext' 'zext_ln42_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (1.54ns)   --->   "%sub_ln717_172 = sub i13 %zext_ln717_511, i13 %zext_ln717_513"   --->   Operation 2789 'sub' 'sub_ln717_172' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%mult_V_1808 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_172, i32 1, i32 12"   --->   Operation 2790 'partselect' 'mult_V_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln717_403 = sext i12 %mult_V_1808"   --->   Operation 2791 'sext' 'sext_ln717_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln717_520 = zext i14 %sext_ln717_403"   --->   Operation 2792 'zext' 'zext_ln717_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%mult_V_1809 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_138, i32 1, i32 7"   --->   Operation 2793 'partselect' 'mult_V_1809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (1.48ns)   --->   "%sub_ln717_173 = sub i12 %zext_ln717_515, i12 %zext_ln1171_401"   --->   Operation 2794 'sub' 'sub_ln717_173' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2795 [1/1] (0.00ns)   --->   "%trunc_ln717_755 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_173, i32 1, i32 11"   --->   Operation 2795 'partselect' 'trunc_ln717_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2796 [1/1] (1.54ns)   --->   "%sub_ln1171_357 = sub i13 %zext_ln717_513, i13 %zext_ln717_511"   --->   Operation 2796 'sub' 'sub_ln1171_357' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%trunc_ln717_757 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_357, i32 1, i32 12"   --->   Operation 2797 'partselect' 'trunc_ln717_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (1.48ns)   --->   "%sub_ln1171_487 = sub i12 %zext_ln1171_401, i12 %zext_ln717_515"   --->   Operation 2798 'sub' 'sub_ln1171_487' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%trunc_ln717_758 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_487, i32 1, i32 11"   --->   Operation 2799 'partselect' 'trunc_ln717_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (1.41ns)   --->   "%sub_ln1171_358 = sub i11 0, i11 %zext_ln717_512"   --->   Operation 2800 'sub' 'sub_ln1171_358' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%trunc_ln717_759 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_358, i32 1, i32 10"   --->   Operation 2801 'partselect' 'trunc_ln717_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln42_84 = sext i10 %trunc_ln717_759" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2802 'sext' 'sext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (1.48ns)   --->   "%sub_ln1171_359 = sub i12 0, i12 %zext_ln717_515"   --->   Operation 2803 'sub' 'sub_ln1171_359' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2804 [1/1] (1.36ns)   --->   "%sub_ln1171_361 = sub i10 0, i10 %zext_ln42_235"   --->   Operation 2804 'sub' 'sub_ln1171_361' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%trunc_ln717_761 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_361, i32 1, i32 9"   --->   Operation 2805 'partselect' 'trunc_ln717_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (1.54ns)   --->   "%sub_ln717_174 = sub i13 %zext_ln717_511, i13 %zext_ln717_516"   --->   Operation 2806 'sub' 'sub_ln717_174' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%mult_V_1823 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_174, i32 1, i32 12"   --->   Operation 2807 'partselect' 'mult_V_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln717_406 = sext i12 %mult_V_1823"   --->   Operation 2808 'sext' 'sext_ln717_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (0.00ns)   --->   "%zext_ln717_522 = zext i14 %sext_ln717_406"   --->   Operation 2809 'zext' 'zext_ln717_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%zext_ln1171_403 = zext i8 %p_read_137"   --->   Operation 2810 'zext' 'zext_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%zext_ln1171_404 = zext i8 %p_read_137"   --->   Operation 2811 'zext' 'zext_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%zext_ln1171_405 = zext i8 %p_read_137"   --->   Operation 2812 'zext' 'zext_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%zext_ln1171_406 = zext i8 %p_read_137"   --->   Operation 2813 'zext' 'zext_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%zext_ln1171_407 = zext i8 %p_read_137"   --->   Operation 2814 'zext' 'zext_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%shl_ln1171_72 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_137, i3 0"   --->   Operation 2815 'bitconcatenate' 'shl_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%zext_ln1171_408 = zext i11 %shl_ln1171_72"   --->   Operation 2816 'zext' 'zext_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (1.48ns)   --->   "%sub_ln1171_362 = sub i12 0, i12 %zext_ln1171_408"   --->   Operation 2817 'sub' 'sub_ln1171_362' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln1171_93 = sext i12 %sub_ln1171_362"   --->   Operation 2818 'sext' 'sext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (0.00ns)   --->   "%shl_ln1171_73 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_137, i1 0"   --->   Operation 2819 'bitconcatenate' 'shl_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%zext_ln1171_409 = zext i9 %shl_ln1171_73"   --->   Operation 2820 'zext' 'zext_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (1.54ns)   --->   "%sub_ln1171_363 = sub i13 %sext_ln1171_93, i13 %zext_ln1171_409"   --->   Operation 2821 'sub' 'sub_ln1171_363' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%trunc_ln717_763 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_363, i32 1, i32 12"   --->   Operation 2822 'partselect' 'trunc_ln717_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%shl_ln717_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_137, i4 0"   --->   Operation 2823 'bitconcatenate' 'shl_ln717_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln717_523 = zext i12 %shl_ln717_89"   --->   Operation 2824 'zext' 'zext_ln717_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2825 [1/1] (1.54ns)   --->   "%add_ln717_129 = add i13 %zext_ln717_523, i13 %zext_ln1171_405"   --->   Operation 2825 'add' 'add_ln717_129' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%mult_V_1826 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_129, i32 1, i32 12"   --->   Operation 2826 'partselect' 'mult_V_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (1.54ns)   --->   "%sub_ln1171_364 = sub i13 %sext_ln1171_93, i13 %zext_ln1171_405"   --->   Operation 2827 'sub' 'sub_ln1171_364' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%trunc_ln717_764 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_364, i32 1, i32 12"   --->   Operation 2828 'partselect' 'trunc_ln717_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%mult_V_1838 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_137, i2 0"   --->   Operation 2829 'bitconcatenate' 'mult_V_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%zext_ln1171_410 = zext i10 %mult_V_1838"   --->   Operation 2830 'zext' 'zext_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (1.54ns)   --->   "%sub_ln1171_365 = sub i13 %zext_ln1171_410, i13 %zext_ln717_523"   --->   Operation 2831 'sub' 'sub_ln1171_365' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%trunc_ln717_765 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_365, i32 1, i32 12"   --->   Operation 2832 'partselect' 'trunc_ln717_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (1.54ns)   --->   "%sub_ln717_175 = sub i13 %zext_ln717_523, i13 %zext_ln1171_405"   --->   Operation 2833 'sub' 'sub_ln717_175' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%mult_V_1829 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_175, i32 1, i32 12"   --->   Operation 2834 'partselect' 'mult_V_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln717_409 = sext i12 %mult_V_1829"   --->   Operation 2835 'sext' 'sext_ln717_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%zext_ln717_524 = zext i14 %sext_ln717_409"   --->   Operation 2836 'zext' 'zext_ln717_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (3.81ns)   --->   "%mul_ln1171_73 = mul i14 %zext_ln1171_403, i14 16365"   --->   Operation 2837 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2838 [1/1] (0.00ns)   --->   "%trunc_ln717_767 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_73, i32 1, i32 13"   --->   Operation 2838 'partselect' 'trunc_ln717_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%mult_V_1832 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_137, i32 1, i32 7"   --->   Operation 2839 'partselect' 'mult_V_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (1.54ns)   --->   "%sub_ln1171_366 = sub i13 %zext_ln1171_409, i13 %zext_ln717_523"   --->   Operation 2840 'sub' 'sub_ln1171_366' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln717_768 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_366, i32 1, i32 12"   --->   Operation 2841 'partselect' 'trunc_ln717_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2842 [1/1] (3.81ns)   --->   "%mul_ln717_94 = mul i13 %zext_ln1171_405, i13 25"   --->   Operation 2842 'mul' 'mul_ln717_94' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%mult_V_1837 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_94, i32 1, i32 12"   --->   Operation 2843 'partselect' 'mult_V_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (0.00ns)   --->   "%zext_ln717_525 = zext i10 %mult_V_1838"   --->   Operation 2844 'zext' 'zext_ln717_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2845 [1/1] (1.30ns)   --->   "%sub_ln1171_367 = sub i9 0, i9 %zext_ln1171_406"   --->   Operation 2845 'sub' 'sub_ln1171_367' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%trunc_ln717_769 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_367, i32 1, i32 8"   --->   Operation 2846 'partselect' 'trunc_ln717_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (1.54ns)   --->   "%sub_ln1171_368 = sub i13 0, i13 %zext_ln717_523"   --->   Operation 2847 'sub' 'sub_ln1171_368' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2848 [1/1] (0.00ns)   --->   "%sext_ln1171_94 = sext i13 %sub_ln1171_368"   --->   Operation 2848 'sext' 'sext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2849 [1/1] (1.53ns)   --->   "%sub_ln1171_369 = sub i14 %sext_ln1171_94, i14 %zext_ln1171_403"   --->   Operation 2849 'sub' 'sub_ln1171_369' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%trunc_ln717_770 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_369, i32 1, i32 13"   --->   Operation 2850 'partselect' 'trunc_ln717_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (1.48ns)   --->   "%sub_ln1171_488 = sub i12 %zext_ln1171_404, i12 %zext_ln1171_408"   --->   Operation 2851 'sub' 'sub_ln1171_488' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2852 [1/1] (0.00ns)   --->   "%trunc_ln717_771 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_488, i32 1, i32 11"   --->   Operation 2852 'partselect' 'trunc_ln717_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (3.81ns)   --->   "%mul_ln717_95 = mul i12 %zext_ln1171_404, i12 11"   --->   Operation 2853 'mul' 'mul_ln717_95' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2854 [1/1] (0.00ns)   --->   "%trunc_ln42_34 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_95, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2854 'partselect' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2855 [1/1] (3.81ns)   --->   "%mul_ln717_96 = mul i13 %zext_ln1171_405, i13 27"   --->   Operation 2855 'mul' 'mul_ln717_96' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_96, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2856 'partselect' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (1.41ns)   --->   "%sub_ln717_176 = sub i11 %zext_ln717_525, i11 %zext_ln1171_407"   --->   Operation 2857 'sub' 'sub_ln717_176' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2858 [1/1] (0.00ns)   --->   "%mult_V_1848 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_176, i32 1, i32 10"   --->   Operation 2858 'partselect' 'mult_V_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln717_413 = sext i10 %mult_V_1848"   --->   Operation 2859 'sext' 'sext_ln717_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (0.00ns)   --->   "%zext_ln717_526 = zext i14 %sext_ln717_413"   --->   Operation 2860 'zext' 'zext_ln717_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%zext_ln717_527 = zext i11 %shl_ln1171_72"   --->   Operation 2861 'zext' 'zext_ln717_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%zext_ln717_528 = zext i9 %shl_ln1171_73"   --->   Operation 2862 'zext' 'zext_ln717_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (1.48ns)   --->   "%add_ln717_130 = add i12 %zext_ln1171_408, i12 %zext_ln717_528"   --->   Operation 2863 'add' 'add_ln717_130' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%mult_V_1850 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_130, i32 1, i32 11"   --->   Operation 2864 'partselect' 'mult_V_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (0.00ns)   --->   "%shl_ln717_90 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_137, i5 0"   --->   Operation 2865 'bitconcatenate' 'shl_ln717_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2866 [1/1] (0.00ns)   --->   "%zext_ln717_530 = zext i13 %shl_ln717_90"   --->   Operation 2866 'zext' 'zext_ln717_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2867 [1/1] (1.53ns)   --->   "%sub_ln717_177 = sub i14 %zext_ln717_530, i14 %zext_ln717_527"   --->   Operation 2867 'sub' 'sub_ln717_177' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%mult_V_1851 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_177, i32 1, i32 13"   --->   Operation 2868 'partselect' 'mult_V_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (1.41ns)   --->   "%sub_ln1171_489 = sub i11 %zext_ln1171_407, i11 %zext_ln717_525"   --->   Operation 2869 'sub' 'sub_ln1171_489' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%trunc_ln717_774 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_489, i32 1, i32 10"   --->   Operation 2870 'partselect' 'trunc_ln717_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%zext_ln1171_411 = zext i8 %p_read_136"   --->   Operation 2871 'zext' 'zext_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln1171_412 = zext i8 %p_read_136"   --->   Operation 2872 'zext' 'zext_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%zext_ln1171_413 = zext i8 %p_read_136"   --->   Operation 2873 'zext' 'zext_ln1171_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%mult_V_1866 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_136, i2 0"   --->   Operation 2874 'bitconcatenate' 'mult_V_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (0.00ns)   --->   "%zext_ln717_532 = zext i10 %mult_V_1866"   --->   Operation 2875 'zext' 'zext_ln717_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln717_533 = zext i10 %mult_V_1866"   --->   Operation 2876 'zext' 'zext_ln717_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (1.41ns)   --->   "%sub_ln717_178 = sub i11 %zext_ln717_533, i11 %zext_ln1171_412"   --->   Operation 2877 'sub' 'sub_ln717_178' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%mult_V_1856 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_178, i32 1, i32 10"   --->   Operation 2878 'partselect' 'mult_V_1856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln717_415 = sext i10 %mult_V_1856"   --->   Operation 2879 'sext' 'sext_ln717_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.00ns)   --->   "%zext_ln717_534 = zext i14 %sext_ln717_415"   --->   Operation 2880 'zext' 'zext_ln717_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%shl_ln1171_74 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_136, i4 0"   --->   Operation 2881 'bitconcatenate' 'shl_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (0.00ns)   --->   "%zext_ln1171_414 = zext i12 %shl_ln1171_74"   --->   Operation 2882 'zext' 'zext_ln1171_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%mult_V_1858 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_136, i1 0"   --->   Operation 2883 'bitconcatenate' 'mult_V_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%zext_ln1171_415 = zext i9 %mult_V_1858"   --->   Operation 2884 'zext' 'zext_ln1171_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%shl_ln717_91 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_136, i3 0"   --->   Operation 2885 'bitconcatenate' 'shl_ln717_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.00ns)   --->   "%zext_ln717_535 = zext i11 %shl_ln717_91"   --->   Operation 2886 'zext' 'zext_ln717_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (1.48ns)   --->   "%add_ln717_131 = add i12 %zext_ln717_535, i12 %zext_ln1171_413"   --->   Operation 2887 'add' 'add_ln717_131' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2888 [1/1] (0.00ns)   --->   "%mult_V_1859 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_131, i32 1, i32 11"   --->   Operation 2888 'partselect' 'mult_V_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%zext_ln1171_417 = zext i10 %mult_V_1866"   --->   Operation 2889 'zext' 'zext_ln1171_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (1.41ns)   --->   "%sub_ln1171_371 = sub i11 0, i11 %zext_ln717_533"   --->   Operation 2890 'sub' 'sub_ln1171_371' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln1171_95 = sext i11 %sub_ln1171_371"   --->   Operation 2891 'sext' 'sext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (1.48ns)   --->   "%sub_ln1171_372 = sub i12 %sext_ln1171_95, i12 %zext_ln1171_413"   --->   Operation 2892 'sub' 'sub_ln1171_372' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2893 [1/1] (0.00ns)   --->   "%trunc_ln717_777 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_372, i32 1, i32 11"   --->   Operation 2893 'partselect' 'trunc_ln717_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (3.81ns)   --->   "%mul_ln717_97 = mul i12 %zext_ln1171_413, i12 13"   --->   Operation 2894 'mul' 'mul_ln717_97' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%mult_V_1861 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_97, i32 1, i32 11"   --->   Operation 2895 'partselect' 'mult_V_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (1.41ns)   --->   "%sub_ln1171_490 = sub i11 %zext_ln1171_412, i11 %zext_ln717_533"   --->   Operation 2896 'sub' 'sub_ln1171_490' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2897 [1/1] (0.00ns)   --->   "%trunc_ln717_778 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_490, i32 1, i32 10"   --->   Operation 2897 'partselect' 'trunc_ln717_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln1171_331 = sext i10 %trunc_ln717_778"   --->   Operation 2898 'sext' 'sext_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (1.54ns)   --->   "%sub_ln1171_373 = sub i13 %zext_ln717_532, i13 %zext_ln1171_414"   --->   Operation 2899 'sub' 'sub_ln1171_373' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2900 [1/1] (0.00ns)   --->   "%trunc_ln717_779 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_373, i32 1, i32 12"   --->   Operation 2900 'partselect' 'trunc_ln717_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%sext_ln42_85 = sext i12 %trunc_ln717_779" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2901 'sext' 'sext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (1.41ns)   --->   "%add_ln717_132 = add i11 %zext_ln717_533, i11 %zext_ln1171_412"   --->   Operation 2902 'add' 'add_ln717_132' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%mult_V_1868 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_132, i32 1, i32 10"   --->   Operation 2903 'partselect' 'mult_V_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.00ns)   --->   "%zext_ln717_537 = zext i10 %mult_V_1868"   --->   Operation 2904 'zext' 'zext_ln717_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2905 [1/1] (3.81ns)   --->   "%mul_ln1171_74 = mul i13 %zext_ln1171_411, i13 8179"   --->   Operation 2905 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%trunc_ln717_781 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_74, i32 1, i32 12"   --->   Operation 2906 'partselect' 'trunc_ln717_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (1.48ns)   --->   "%sub_ln1171_491 = sub i12 %zext_ln1171_413, i12 %zext_ln717_535"   --->   Operation 2907 'sub' 'sub_ln1171_491' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2908 [1/1] (0.00ns)   --->   "%trunc_ln717_782 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_491, i32 1, i32 11"   --->   Operation 2908 'partselect' 'trunc_ln717_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (1.54ns)   --->   "%sub_ln1171_492 = sub i13 %zext_ln1171_411, i13 %zext_ln1171_414"   --->   Operation 2909 'sub' 'sub_ln1171_492' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%trunc_ln717_783 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_492, i32 1, i32 12"   --->   Operation 2910 'partselect' 'trunc_ln717_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln1171_334 = sext i12 %trunc_ln717_783"   --->   Operation 2911 'sext' 'sext_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (1.48ns)   --->   "%sub_ln1171_374 = sub i12 %zext_ln1171_415, i12 %zext_ln717_535"   --->   Operation 2912 'sub' 'sub_ln1171_374' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2913 [1/1] (0.00ns)   --->   "%trunc_ln717_784 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_374, i32 1, i32 11"   --->   Operation 2913 'partselect' 'trunc_ln717_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln717_419 = sext i11 %trunc_ln717_784"   --->   Operation 2914 'sext' 'sext_ln717_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%mult_V_1884 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_136, i32 1, i32 7"   --->   Operation 2915 'partselect' 'mult_V_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (1.54ns)   --->   "%sub_ln1171_375 = sub i13 0, i13 %zext_ln1171_414"   --->   Operation 2916 'sub' 'sub_ln1171_375' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln1171_96 = sext i13 %sub_ln1171_375"   --->   Operation 2917 'sext' 'sext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (1.53ns)   --->   "%sub_ln1171_376 = sub i14 %sext_ln1171_96, i14 %zext_ln1171_417"   --->   Operation 2918 'sub' 'sub_ln1171_376' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%trunc_ln717_785 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_376, i32 1, i32 13"   --->   Operation 2919 'partselect' 'trunc_ln717_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%zext_ln1171_418 = zext i8 %p_read_135"   --->   Operation 2920 'zext' 'zext_ln1171_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%zext_ln1171_419 = zext i8 %p_read_135"   --->   Operation 2921 'zext' 'zext_ln1171_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%zext_ln1171_420 = zext i8 %p_read_135"   --->   Operation 2922 'zext' 'zext_ln1171_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln1171_421 = zext i8 %p_read_135"   --->   Operation 2923 'zext' 'zext_ln1171_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%zext_ln1171_422 = zext i8 %p_read_135"   --->   Operation 2924 'zext' 'zext_ln1171_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%shl_ln1171_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_135, i4 0"   --->   Operation 2925 'bitconcatenate' 'shl_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln1171_423 = zext i12 %shl_ln1171_75"   --->   Operation 2926 'zext' 'zext_ln1171_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (1.54ns)   --->   "%sub_ln1171_377 = sub i13 0, i13 %zext_ln1171_423"   --->   Operation 2927 'sub' 'sub_ln1171_377' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln1171_97 = sext i13 %sub_ln1171_377"   --->   Operation 2928 'sext' 'sext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (1.53ns)   --->   "%sub_ln1171_378 = sub i14 %sext_ln1171_97, i14 %zext_ln1171_421"   --->   Operation 2929 'sub' 'sub_ln1171_378' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%trunc_ln717_786 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_378, i32 1, i32 13"   --->   Operation 2930 'partselect' 'trunc_ln717_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%shl_ln1171_76 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_135, i1 0"   --->   Operation 2931 'bitconcatenate' 'shl_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln1171_424 = zext i9 %shl_ln1171_76"   --->   Operation 2932 'zext' 'zext_ln1171_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2933 [1/1] (1.36ns)   --->   "%sub_ln1171_379 = sub i10 0, i10 %zext_ln1171_424"   --->   Operation 2933 'sub' 'sub_ln1171_379' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%trunc_ln717_787 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_379, i32 1, i32 9"   --->   Operation 2934 'partselect' 'trunc_ln717_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%mult_V_1902 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_135, i3 0"   --->   Operation 2935 'bitconcatenate' 'mult_V_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.00ns)   --->   "%zext_ln1171_425 = zext i11 %mult_V_1902"   --->   Operation 2936 'zext' 'zext_ln1171_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2937 [1/1] (1.48ns)   --->   "%sub_ln1171_380 = sub i12 0, i12 %zext_ln1171_425"   --->   Operation 2937 'sub' 'sub_ln1171_380' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln1171_98 = sext i12 %sub_ln1171_380"   --->   Operation 2938 'sext' 'sext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (1.54ns)   --->   "%sub_ln1171_381 = sub i13 %sext_ln1171_98, i13 %zext_ln1171_418"   --->   Operation 2939 'sub' 'sub_ln1171_381' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%trunc_ln717_788 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_381, i32 1, i32 12"   --->   Operation 2940 'partselect' 'trunc_ln717_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (1.30ns)   --->   "%sub_ln1171_382 = sub i9 0, i9 %zext_ln1171_420"   --->   Operation 2941 'sub' 'sub_ln1171_382' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%trunc_ln717_789 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_382, i32 1, i32 8"   --->   Operation 2942 'partselect' 'trunc_ln717_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns)   --->   "%mult_V_1909 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_135, i2 0"   --->   Operation 2943 'bitconcatenate' 'mult_V_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln1171_426 = zext i10 %mult_V_1909"   --->   Operation 2944 'zext' 'zext_ln1171_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (1.41ns)   --->   "%sub_ln1171_493 = sub i11 %zext_ln1171_419, i11 %zext_ln1171_426"   --->   Operation 2945 'sub' 'sub_ln1171_493' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2946 [1/1] (0.00ns)   --->   "%trunc_ln717_790 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_493, i32 1, i32 10"   --->   Operation 2946 'partselect' 'trunc_ln717_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln717_539 = zext i10 %mult_V_1909"   --->   Operation 2947 'zext' 'zext_ln717_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (1.41ns)   --->   "%sub_ln717_180 = sub i11 %zext_ln1171_426, i11 %zext_ln1171_419"   --->   Operation 2948 'sub' 'sub_ln717_180' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2949 [1/1] (0.00ns)   --->   "%mult_V_1895 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_180, i32 1, i32 10"   --->   Operation 2949 'partselect' 'mult_V_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2950 [1/1] (3.81ns)   --->   "%mul_ln717_98 = mul i12 %zext_ln1171_422, i12 11"   --->   Operation 2950 'mul' 'mul_ln717_98' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2951 [1/1] (0.00ns)   --->   "%mult_V_1896 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_98, i32 1, i32 11"   --->   Operation 2951 'partselect' 'mult_V_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2952 [1/1] (1.41ns)   --->   "%add_ln717_133 = add i11 %zext_ln1171_426, i11 %zext_ln1171_419"   --->   Operation 2952 'add' 'add_ln717_133' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%mult_V_1899 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_133, i32 1, i32 10"   --->   Operation 2953 'partselect' 'mult_V_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%zext_ln717_541 = zext i10 %mult_V_1899"   --->   Operation 2954 'zext' 'zext_ln717_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (3.81ns)   --->   "%mul_ln1171_75 = mul i13 %zext_ln1171_418, i13 8179"   --->   Operation 2955 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%trunc_ln717_792 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_75, i32 1, i32 12"   --->   Operation 2956 'partselect' 'trunc_ln717_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%mult_V_1901 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_135, i32 1, i32 7"   --->   Operation 2957 'partselect' 'mult_V_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.00ns)   --->   "%zext_ln42_247 = zext i7 %mult_V_1901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2958 'zext' 'zext_ln42_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%zext_ln42_248 = zext i7 %mult_V_1901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2959 'zext' 'zext_ln42_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (1.54ns)   --->   "%add_ln717_134 = add i13 %zext_ln1171_423, i13 %zext_ln717_539"   --->   Operation 2960 'add' 'add_ln717_134' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_134, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2961 'partselect' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (1.54ns)   --->   "%sub_ln717_181 = sub i13 %zext_ln1171_423, i13 %zext_ln717_539"   --->   Operation 2962 'sub' 'sub_ln717_181' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%trunc_ln717_793 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_181, i32 1, i32 12"   --->   Operation 2963 'partselect' 'trunc_ln717_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (1.41ns)   --->   "%sub_ln1171_383 = sub i11 0, i11 %zext_ln1171_426"   --->   Operation 2964 'sub' 'sub_ln1171_383' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2965 [1/1] (0.00ns)   --->   "%trunc_ln717_794 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_383, i32 1, i32 10"   --->   Operation 2965 'partselect' 'trunc_ln717_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln42_87 = sext i10 %trunc_ln717_794" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2966 'sext' 'sext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2967 [1/1] (1.48ns)   --->   "%add_ln717_135 = add i12 %zext_ln1171_425, i12 %zext_ln1171_422"   --->   Operation 2967 'add' 'add_ln717_135' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%mult_V_1915 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_135, i32 1, i32 11"   --->   Operation 2968 'partselect' 'mult_V_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (3.81ns)   --->   "%mul_ln717_99 = mul i12 %zext_ln1171_422, i12 13"   --->   Operation 2969 'mul' 'mul_ln717_99' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_99, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2970 'partselect' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln717_544 = zext i9 %shl_ln1171_76"   --->   Operation 2971 'zext' 'zext_ln717_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2972 [1/1] (1.54ns)   --->   "%sub_ln717_182 = sub i13 %zext_ln1171_423, i13 %zext_ln717_544"   --->   Operation 2972 'sub' 'sub_ln717_182' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%mult_V_1917 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_182, i32 1, i32 12"   --->   Operation 2973 'partselect' 'mult_V_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%zext_ln1171_427 = zext i8 %p_read_134"   --->   Operation 2974 'zext' 'zext_ln1171_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%zext_ln1171_428 = zext i8 %p_read_134"   --->   Operation 2975 'zext' 'zext_ln1171_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (0.00ns)   --->   "%zext_ln1171_429 = zext i8 %p_read_134"   --->   Operation 2976 'zext' 'zext_ln1171_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln1171_430 = zext i8 %p_read_134"   --->   Operation 2977 'zext' 'zext_ln1171_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%shl_ln717_92 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_134, i3 0"   --->   Operation 2978 'bitconcatenate' 'shl_ln717_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (0.00ns)   --->   "%zext_ln717_546 = zext i11 %shl_ln717_92"   --->   Operation 2979 'zext' 'zext_ln717_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2980 [1/1] (0.00ns)   --->   "%shl_ln717_93 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_134, i1 0"   --->   Operation 2980 'bitconcatenate' 'shl_ln717_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%zext_ln717_547 = zext i9 %shl_ln717_93"   --->   Operation 2981 'zext' 'zext_ln717_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (1.48ns)   --->   "%sub_ln717_183 = sub i12 %zext_ln717_546, i12 %zext_ln717_547"   --->   Operation 2982 'sub' 'sub_ln717_183' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%mult_V_1920 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_183, i32 1, i32 11"   --->   Operation 2983 'partselect' 'mult_V_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln717_427 = sext i11 %mult_V_1920"   --->   Operation 2984 'sext' 'sext_ln717_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%zext_ln717_548 = zext i14 %sext_ln717_427"   --->   Operation 2985 'zext' 'zext_ln717_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%mult_V_1933 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_134, i2 0"   --->   Operation 2986 'bitconcatenate' 'mult_V_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%zext_ln1171_431 = zext i10 %mult_V_1933"   --->   Operation 2987 'zext' 'zext_ln1171_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (1.41ns)   --->   "%sub_ln1171_494 = sub i11 %zext_ln1171_430, i11 %zext_ln1171_431"   --->   Operation 2988 'sub' 'sub_ln1171_494' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%trunc_ln717_797 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_494, i32 1, i32 10"   --->   Operation 2989 'partselect' 'trunc_ln717_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%shl_ln1171_77 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_134, i4 0"   --->   Operation 2990 'bitconcatenate' 'shl_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (0.00ns)   --->   "%zext_ln1171_432 = zext i12 %shl_ln1171_77"   --->   Operation 2991 'zext' 'zext_ln1171_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2992 [1/1] (1.54ns)   --->   "%sub_ln1171_384 = sub i13 0, i13 %zext_ln1171_432"   --->   Operation 2992 'sub' 'sub_ln1171_384' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln1171_99 = sext i13 %sub_ln1171_384"   --->   Operation 2993 'sext' 'sext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln1171_433 = zext i10 %mult_V_1933"   --->   Operation 2994 'zext' 'zext_ln1171_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (1.53ns)   --->   "%sub_ln1171_385 = sub i14 %sext_ln1171_99, i14 %zext_ln1171_433"   --->   Operation 2995 'sub' 'sub_ln1171_385' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2996 [1/1] (0.00ns)   --->   "%trunc_ln717_798 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_385, i32 1, i32 13"   --->   Operation 2996 'partselect' 'trunc_ln717_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%zext_ln717_550 = zext i10 %mult_V_1933"   --->   Operation 2997 'zext' 'zext_ln717_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (1.41ns)   --->   "%sub_ln717_184 = sub i11 %zext_ln1171_431, i11 %zext_ln1171_430"   --->   Operation 2998 'sub' 'sub_ln717_184' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%mult_V_1925 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_184, i32 1, i32 10"   --->   Operation 2999 'partselect' 'mult_V_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (0.00ns)   --->   "%trunc_ln717_800 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_384, i32 1, i32 12"   --->   Operation 3000 'partselect' 'trunc_ln717_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3001 [1/1] (3.81ns)   --->   "%mul_ln717_100 = mul i12 %zext_ln1171_429, i12 13"   --->   Operation 3001 'mul' 'mul_ln717_100' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%mult_V_1930 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_100, i32 1, i32 11"   --->   Operation 3002 'partselect' 'mult_V_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (1.48ns)   --->   "%add_ln717_136 = add i12 %zext_ln717_546, i12 %zext_ln717_547"   --->   Operation 3003 'add' 'add_ln717_136' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_136, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3004 'partselect' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (1.41ns)   --->   "%add_ln717_137 = add i11 %zext_ln1171_431, i11 %zext_ln1171_430"   --->   Operation 3005 'add' 'add_ln717_137' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3006 [1/1] (0.00ns)   --->   "%mult_V_1932 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_137, i32 1, i32 10"   --->   Operation 3006 'partselect' 'mult_V_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3007 [1/1] (0.00ns)   --->   "%zext_ln717_552 = zext i10 %mult_V_1932"   --->   Operation 3007 'zext' 'zext_ln717_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%mult_V_1936 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_134, i32 1, i32 7"   --->   Operation 3008 'partselect' 'mult_V_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (1.48ns)   --->   "%sub_ln1171_386 = sub i12 0, i12 %zext_ln717_546"   --->   Operation 3009 'sub' 'sub_ln1171_386' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln717_430 = sext i12 %sub_ln1171_386"   --->   Operation 3010 'sext' 'sext_ln717_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%trunc_ln717_801 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_386, i32 1, i32 11"   --->   Operation 3011 'partselect' 'trunc_ln717_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln1171_343 = sext i11 %trunc_ln717_801"   --->   Operation 3012 'sext' 'sext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (1.41ns)   --->   "%sub_ln1171_387 = sub i11 0, i11 %zext_ln1171_431"   --->   Operation 3013 'sub' 'sub_ln1171_387' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln1171_100 = sext i11 %sub_ln1171_387"   --->   Operation 3014 'sext' 'sext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (1.48ns)   --->   "%sub_ln1171_388 = sub i12 %sext_ln1171_100, i12 %zext_ln1171_429"   --->   Operation 3015 'sub' 'sub_ln1171_388' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%trunc_ln717_802 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_388, i32 1, i32 11"   --->   Operation 3016 'partselect' 'trunc_ln717_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (1.54ns)   --->   "%sub_ln1171_389 = sub i13 %sext_ln717_430, i13 %zext_ln1171_428"   --->   Operation 3017 'sub' 'sub_ln1171_389' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%trunc_ln717_803 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_389, i32 1, i32 12"   --->   Operation 3018 'partselect' 'trunc_ln717_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (1.30ns)   --->   "%sub_ln1171_390 = sub i9 0, i9 %zext_ln1171_427"   --->   Operation 3019 'sub' 'sub_ln1171_390' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%trunc_ln717_804 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_390, i32 1, i32 8"   --->   Operation 3020 'partselect' 'trunc_ln717_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln42_90 = sext i8 %trunc_ln717_804" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3021 'sext' 'sext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (1.54ns)   --->   "%sub_ln717_185 = sub i13 %zext_ln1171_432, i13 %zext_ln717_550"   --->   Operation 3022 'sub' 'sub_ln717_185' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%mult_V_1949 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_185, i32 1, i32 12"   --->   Operation 3023 'partselect' 'mult_V_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln1171_434 = zext i8 %p_read_133"   --->   Operation 3024 'zext' 'zext_ln1171_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%zext_ln1171_436 = zext i8 %p_read_133"   --->   Operation 3025 'zext' 'zext_ln1171_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%zext_ln1171_437 = zext i8 %p_read_133"   --->   Operation 3026 'zext' 'zext_ln1171_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%zext_ln717_554 = zext i8 %p_read_133"   --->   Operation 3027 'zext' 'zext_ln717_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%shl_ln717_94 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_133, i3 0"   --->   Operation 3028 'bitconcatenate' 'shl_ln717_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%zext_ln717_555 = zext i11 %shl_ln717_94"   --->   Operation 3029 'zext' 'zext_ln717_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (1.48ns)   --->   "%sub_ln717_186 = sub i12 %zext_ln717_555, i12 %zext_ln1171_434"   --->   Operation 3030 'sub' 'sub_ln717_186' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3031 [1/1] (0.00ns)   --->   "%mult_V_1952 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_186, i32 1, i32 11"   --->   Operation 3031 'partselect' 'mult_V_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln717_432 = sext i11 %mult_V_1952"   --->   Operation 3032 'sext' 'sext_ln717_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%zext_ln717_556 = zext i14 %sext_ln717_432"   --->   Operation 3033 'zext' 'zext_ln717_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln1171_438 = zext i11 %shl_ln717_94"   --->   Operation 3034 'zext' 'zext_ln1171_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3035 [1/1] (1.48ns)   --->   "%sub_ln1171_391 = sub i12 0, i12 %zext_ln717_555"   --->   Operation 3035 'sub' 'sub_ln1171_391' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln717_433 = sext i12 %sub_ln1171_391"   --->   Operation 3036 'sext' 'sext_ln717_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln717_807 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_391, i32 1, i32 11"   --->   Operation 3037 'partselect' 'trunc_ln717_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (3.81ns)   --->   "%mul_ln1171_76 = mul i13 %zext_ln1171_436, i13 8179"   --->   Operation 3038 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%trunc_ln717_808 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_76, i32 1, i32 12"   --->   Operation 3039 'partselect' 'trunc_ln717_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (0.00ns)   --->   "%shl_ln717_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_133, i4 0"   --->   Operation 3040 'bitconcatenate' 'shl_ln717_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln717_557 = zext i12 %shl_ln717_95"   --->   Operation 3041 'zext' 'zext_ln717_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%shl_ln717_96 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_133, i2 0"   --->   Operation 3042 'bitconcatenate' 'shl_ln717_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln717_558 = zext i10 %shl_ln717_96"   --->   Operation 3043 'zext' 'zext_ln717_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (0.00ns)   --->   "%zext_ln717_559 = zext i10 %shl_ln717_96"   --->   Operation 3044 'zext' 'zext_ln717_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3045 [1/1] (1.54ns)   --->   "%add_ln717_138 = add i13 %zext_ln717_557, i13 %zext_ln717_559"   --->   Operation 3045 'add' 'add_ln717_138' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_138, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3046 'partselect' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (3.81ns)   --->   "%mul_ln717_101 = mul i13 %zext_ln1171_436, i13 19"   --->   Operation 3047 'mul' 'mul_ln717_101' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%mult_V_1957 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_101, i32 1, i32 12"   --->   Operation 3048 'partselect' 'mult_V_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (1.41ns)   --->   "%add_ln717_139 = add i11 %zext_ln717_558, i11 %zext_ln1171_437"   --->   Operation 3049 'add' 'add_ln717_139' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_139, i32 1, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3050 'partselect' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.00ns)   --->   "%shl_ln717_97 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_133, i1 0"   --->   Operation 3051 'bitconcatenate' 'shl_ln717_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln717_560 = zext i9 %shl_ln717_97"   --->   Operation 3052 'zext' 'zext_ln717_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (1.48ns)   --->   "%add_ln717_140 = add i12 %zext_ln717_555, i12 %zext_ln717_560"   --->   Operation 3053 'add' 'add_ln717_140' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3054 [1/1] (0.00ns)   --->   "%mult_V_1960 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_140, i32 1, i32 11"   --->   Operation 3054 'partselect' 'mult_V_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%zext_ln42_253 = zext i11 %mult_V_1960" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3055 'zext' 'zext_ln42_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (3.81ns)   --->   "%mul_ln717_102 = mul i13 %zext_ln1171_436, i13 26"   --->   Operation 3056 'mul' 'mul_ln717_102' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%mult_V_1962 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_102, i32 1, i32 12"   --->   Operation 3057 'partselect' 'mult_V_1962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (1.48ns)   --->   "%add_ln717_141 = add i12 %zext_ln717_555, i12 %zext_ln1171_434"   --->   Operation 3058 'add' 'add_ln717_141' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3059 [1/1] (0.00ns)   --->   "%mult_V_1963 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_141, i32 1, i32 11"   --->   Operation 3059 'partselect' 'mult_V_1963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (0.00ns)   --->   "%shl_ln717_98 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_133, i5 0"   --->   Operation 3060 'bitconcatenate' 'shl_ln717_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%zext_ln717_562 = zext i13 %shl_ln717_98"   --->   Operation 3061 'zext' 'zext_ln717_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (1.53ns)   --->   "%add_ln717_142 = add i14 %zext_ln717_562, i14 %zext_ln717_554"   --->   Operation 3062 'add' 'add_ln717_142' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3063 [1/1] (0.00ns)   --->   "%mult_V_1968 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_142, i32 1, i32 13"   --->   Operation 3063 'partselect' 'mult_V_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (1.54ns)   --->   "%add_ln717_143 = add i13 %zext_ln717_557, i13 %zext_ln1171_436"   --->   Operation 3064 'add' 'add_ln717_143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3065 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_143, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3065 'partselect' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln1171_439 = zext i9 %shl_ln717_97"   --->   Operation 3066 'zext' 'zext_ln1171_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln1171_440 = zext i9 %shl_ln717_97"   --->   Operation 3067 'zext' 'zext_ln1171_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (1.48ns)   --->   "%sub_ln1171_393 = sub i12 %zext_ln717_560, i12 %zext_ln717_555"   --->   Operation 3068 'sub' 'sub_ln1171_393' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%trunc_ln717_810 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_393, i32 1, i32 11"   --->   Operation 3069 'partselect' 'trunc_ln717_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln1171_346 = sext i11 %trunc_ln717_810"   --->   Operation 3070 'sext' 'sext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (1.41ns)   --->   "%sub_ln1171_394 = sub i11 0, i11 %zext_ln717_558"   --->   Operation 3071 'sub' 'sub_ln1171_394' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln1171_101 = sext i11 %sub_ln1171_394"   --->   Operation 3072 'sext' 'sext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (1.48ns)   --->   "%sub_ln1171_395 = sub i12 %sext_ln1171_101, i12 %zext_ln1171_434"   --->   Operation 3073 'sub' 'sub_ln1171_395' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%trunc_ln717_811 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_395, i32 1, i32 11"   --->   Operation 3074 'partselect' 'trunc_ln717_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (1.48ns)   --->   "%sub_ln1171_495 = sub i12 %zext_ln1171_434, i12 %zext_ln717_555"   --->   Operation 3075 'sub' 'sub_ln1171_495' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3076 [1/1] (0.00ns)   --->   "%trunc_ln717_812 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_495, i32 1, i32 11"   --->   Operation 3076 'partselect' 'trunc_ln717_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3077 [1/1] (1.54ns)   --->   "%sub_ln1171_396 = sub i13 %zext_ln717_559, i13 %zext_ln717_557"   --->   Operation 3077 'sub' 'sub_ln1171_396' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3078 [1/1] (0.00ns)   --->   "%trunc_ln717_813 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_396, i32 1, i32 12"   --->   Operation 3078 'partselect' 'trunc_ln717_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (1.54ns)   --->   "%sub_ln1171_397 = sub i13 0, i13 %zext_ln717_557"   --->   Operation 3079 'sub' 'sub_ln1171_397' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln1171_102 = sext i13 %sub_ln1171_397"   --->   Operation 3080 'sext' 'sext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3081 [1/1] (1.53ns)   --->   "%sub_ln1171_398 = sub i14 %sext_ln1171_102, i14 %zext_ln1171_440"   --->   Operation 3081 'sub' 'sub_ln1171_398' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%trunc_ln717_814 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_398, i32 1, i32 13"   --->   Operation 3082 'partselect' 'trunc_ln717_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%trunc_ln717_815 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_394, i32 1, i32 10"   --->   Operation 3083 'partselect' 'trunc_ln717_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (1.54ns)   --->   "%sub_ln1171_399 = sub i13 %sext_ln717_433, i13 %zext_ln1171_439"   --->   Operation 3084 'sub' 'sub_ln1171_399' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3085 [1/1] (0.00ns)   --->   "%trunc_ln717_816 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_399, i32 1, i32 12"   --->   Operation 3085 'partselect' 'trunc_ln717_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3086 [1/1] (1.53ns)   --->   "%sub_ln1171_400 = sub i14 %zext_ln1171_438, i14 %zext_ln717_562"   --->   Operation 3086 'sub' 'sub_ln1171_400' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%trunc_ln717_817 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_400, i32 1, i32 13"   --->   Operation 3087 'partselect' 'trunc_ln717_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln1171_441 = zext i8 %p_read_132"   --->   Operation 3088 'zext' 'zext_ln1171_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln1171_442 = zext i8 %p_read_132"   --->   Operation 3089 'zext' 'zext_ln1171_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln1171_443 = zext i8 %p_read_132"   --->   Operation 3090 'zext' 'zext_ln1171_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%mult_V_1994 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_132, i2 0"   --->   Operation 3091 'bitconcatenate' 'mult_V_1994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%zext_ln717_563 = zext i10 %mult_V_1994"   --->   Operation 3092 'zext' 'zext_ln717_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (1.41ns)   --->   "%sub_ln717_187 = sub i11 %zext_ln717_563, i11 %zext_ln1171_441"   --->   Operation 3093 'sub' 'sub_ln717_187' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3094 [1/1] (0.00ns)   --->   "%mult_V_1984 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_187, i32 1, i32 10"   --->   Operation 3094 'partselect' 'mult_V_1984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln717_440 = sext i10 %mult_V_1984"   --->   Operation 3095 'sext' 'sext_ln717_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%zext_ln717_564 = zext i14 %sext_ln717_440"   --->   Operation 3096 'zext' 'zext_ln717_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (3.81ns)   --->   "%mul_ln717_103 = mul i12 %zext_ln1171_442, i12 11"   --->   Operation 3097 'mul' 'mul_ln717_103' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3098 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_103, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3098 'partselect' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_132, i4 0"   --->   Operation 3099 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%zext_ln1171_444 = zext i12 %tmp_14"   --->   Operation 3100 'zext' 'zext_ln1171_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (1.54ns)   --->   "%sub_ln1171_496 = sub i13 %zext_ln1171_443, i13 %zext_ln1171_444"   --->   Operation 3101 'sub' 'sub_ln1171_496' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%trunc_ln717_819 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_496, i32 1, i32 12"   --->   Operation 3102 'partselect' 'trunc_ln717_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (3.81ns)   --->   "%mul_ln717_104 = mul i13 %zext_ln1171_443, i13 29"   --->   Operation 3103 'mul' 'mul_ln717_104' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%mult_V_1988 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_104, i32 1, i32 12"   --->   Operation 3104 'partselect' 'mult_V_1988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (1.54ns)   --->   "%sub_ln1171_401 = sub i13 0, i13 %zext_ln1171_444"   --->   Operation 3105 'sub' 'sub_ln1171_401' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3106 [1/1] (0.00ns)   --->   "%trunc_ln717_820 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_401, i32 1, i32 12"   --->   Operation 3106 'partselect' 'trunc_ln717_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%shl_ln717_99 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_132, i3 0"   --->   Operation 3107 'bitconcatenate' 'shl_ln717_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (0.00ns)   --->   "%zext_ln717_566 = zext i11 %shl_ln717_99"   --->   Operation 3108 'zext' 'zext_ln717_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3109 [1/1] (1.48ns)   --->   "%add_ln717_144 = add i12 %zext_ln717_566, i12 %zext_ln1171_442"   --->   Operation 3109 'add' 'add_ln717_144' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%mult_V_1996 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_144, i32 1, i32 11"   --->   Operation 3110 'partselect' 'mult_V_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.00ns)   --->   "%shl_ln1171_78 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_132, i1 0"   --->   Operation 3111 'bitconcatenate' 'shl_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%zext_ln1171_445 = zext i9 %shl_ln1171_78"   --->   Operation 3112 'zext' 'zext_ln1171_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (1.36ns)   --->   "%sub_ln1171_402 = sub i10 0, i10 %zext_ln1171_445"   --->   Operation 3113 'sub' 'sub_ln1171_402' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3114 [1/1] (0.00ns)   --->   "%trunc_ln717_821 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_402, i32 1, i32 9"   --->   Operation 3114 'partselect' 'trunc_ln717_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3115 [1/1] (1.54ns)   --->   "%sub_ln717_188 = sub i13 %zext_ln1171_444, i13 %zext_ln1171_443"   --->   Operation 3115 'sub' 'sub_ln717_188' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%mult_V_2000 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_188, i32 1, i32 12"   --->   Operation 3116 'partselect' 'mult_V_2000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (1.54ns)   --->   "%add_ln717_145 = add i13 %zext_ln1171_444, i13 %zext_ln1171_443"   --->   Operation 3117 'add' 'add_ln717_145' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%mult_V_2002 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_145, i32 1, i32 12"   --->   Operation 3118 'partselect' 'mult_V_2002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.00ns)   --->   "%zext_ln42_256 = zext i12 %mult_V_2002" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3119 'zext' 'zext_ln42_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3120 [1/1] (1.48ns)   --->   "%sub_ln717_189 = sub i12 %zext_ln717_566, i12 %zext_ln1171_442"   --->   Operation 3120 'sub' 'sub_ln717_189' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%mult_V_2004 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_189, i32 1, i32 11"   --->   Operation 3121 'partselect' 'mult_V_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (1.48ns)   --->   "%sub_ln1171_497 = sub i12 %zext_ln1171_442, i12 %zext_ln717_566"   --->   Operation 3122 'sub' 'sub_ln1171_497' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%trunc_ln717_824 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_497, i32 1, i32 11"   --->   Operation 3123 'partselect' 'trunc_ln717_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (3.81ns)   --->   "%mul_ln1171_77 = mul i13 %zext_ln1171_443, i13 8179"   --->   Operation 3124 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%trunc_ln717_825 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_77, i32 1, i32 12"   --->   Operation 3125 'partselect' 'trunc_ln717_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (0.00ns)   --->   "%zext_ln717_570 = zext i9 %shl_ln1171_78"   --->   Operation 3126 'zext' 'zext_ln717_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3127 [1/1] (1.54ns)   --->   "%sub_ln717_190 = sub i13 %zext_ln1171_444, i13 %zext_ln717_570"   --->   Operation 3127 'sub' 'sub_ln717_190' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3128 [1/1] (0.00ns)   --->   "%mult_V_2009 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_190, i32 1, i32 12"   --->   Operation 3128 'partselect' 'mult_V_2009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3129 [1/1] (1.41ns)   --->   "%sub_ln1171_403 = sub i11 0, i11 %zext_ln717_563"   --->   Operation 3129 'sub' 'sub_ln1171_403' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln1171_103 = sext i11 %sub_ln1171_403"   --->   Operation 3130 'sext' 'sext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (1.48ns)   --->   "%sub_ln1171_404 = sub i12 %sext_ln1171_103, i12 %zext_ln1171_442"   --->   Operation 3131 'sub' 'sub_ln1171_404' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%trunc_ln717_827 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_404, i32 1, i32 11"   --->   Operation 3132 'partselect' 'trunc_ln717_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (1.41ns)   --->   "%sub_ln1171_498 = sub i11 %zext_ln1171_441, i11 %zext_ln717_563"   --->   Operation 3133 'sub' 'sub_ln1171_498' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3134 [1/1] (0.00ns)   --->   "%trunc_ln717_828 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_498, i32 1, i32 10"   --->   Operation 3134 'partselect' 'trunc_ln717_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3135 [1/1] (3.81ns)   --->   "%mul_ln717_105 = mul i13 %zext_ln1171_443, i13 21"   --->   Operation 3135 'mul' 'mul_ln717_105' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_105, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3136 'partselect' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.00ns)   --->   "%trunc_ln717_829 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_403, i32 1, i32 10"   --->   Operation 3137 'partselect' 'trunc_ln717_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%zext_ln1171_446 = zext i8 %p_read_131"   --->   Operation 3138 'zext' 'zext_ln1171_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln1171_447 = zext i8 %p_read_131"   --->   Operation 3139 'zext' 'zext_ln1171_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.00ns)   --->   "%zext_ln1171_448 = zext i8 %p_read_131"   --->   Operation 3140 'zext' 'zext_ln1171_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%zext_ln1171_449 = zext i8 %p_read_131"   --->   Operation 3141 'zext' 'zext_ln1171_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%zext_ln1171_450 = zext i8 %p_read_131"   --->   Operation 3142 'zext' 'zext_ln1171_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (3.81ns)   --->   "%mul_ln717_106 = mul i13 %zext_ln1171_446, i13 29"   --->   Operation 3143 'mul' 'mul_ln717_106' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%mult_V_2018 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_106, i32 1, i32 12"   --->   Operation 3144 'partselect' 'mult_V_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (3.81ns)   --->   "%mul_ln717_107 = mul i13 %zext_ln1171_446, i13 23"   --->   Operation 3145 'mul' 'mul_ln717_107' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3146 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_107, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3146 'partselect' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%mult_V_2047 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_131, i3 0"   --->   Operation 3147 'bitconcatenate' 'mult_V_2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%zext_ln1171_451 = zext i11 %mult_V_2047"   --->   Operation 3148 'zext' 'zext_ln1171_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (1.48ns)   --->   "%sub_ln1171_405 = sub i12 0, i12 %zext_ln1171_451"   --->   Operation 3149 'sub' 'sub_ln1171_405' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3150 [1/1] (0.00ns)   --->   "%sext_ln1171_104 = sext i12 %sub_ln1171_405"   --->   Operation 3150 'sext' 'sext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%mult_V_2045 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_131, i1 0"   --->   Operation 3151 'bitconcatenate' 'mult_V_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.00ns)   --->   "%zext_ln1171_452 = zext i9 %mult_V_2045"   --->   Operation 3152 'zext' 'zext_ln1171_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3153 [1/1] (0.00ns)   --->   "%zext_ln1171_453 = zext i9 %mult_V_2045"   --->   Operation 3153 'zext' 'zext_ln1171_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3154 [1/1] (0.00ns)   --->   "%zext_ln1171_454 = zext i9 %mult_V_2045"   --->   Operation 3154 'zext' 'zext_ln1171_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3155 [1/1] (1.54ns)   --->   "%sub_ln1171_406 = sub i13 %sext_ln1171_104, i13 %zext_ln1171_454"   --->   Operation 3155 'sub' 'sub_ln1171_406' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%trunc_ln717_830 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_406, i32 1, i32 12"   --->   Operation 3156 'partselect' 'trunc_ln717_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%shl_ln1171_79 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_131, i4 0"   --->   Operation 3157 'bitconcatenate' 'shl_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (0.00ns)   --->   "%zext_ln1171_455 = zext i12 %shl_ln1171_79"   --->   Operation 3158 'zext' 'zext_ln1171_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%shl_ln1171_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_131, i2 0"   --->   Operation 3159 'bitconcatenate' 'shl_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.00ns)   --->   "%zext_ln1171_456 = zext i10 %shl_ln1171_80"   --->   Operation 3160 'zext' 'zext_ln1171_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3161 [1/1] (1.54ns)   --->   "%sub_ln1171_407 = sub i13 %zext_ln1171_456, i13 %zext_ln1171_455"   --->   Operation 3161 'sub' 'sub_ln1171_407' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3162 [1/1] (0.00ns)   --->   "%trunc_ln717_831 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_407, i32 1, i32 12"   --->   Operation 3162 'partselect' 'trunc_ln717_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3163 [1/1] (0.00ns)   --->   "%sext_ln717_451 = sext i12 %trunc_ln717_831"   --->   Operation 3163 'sext' 'sext_ln717_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%mult_V_2024 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_131, i32 1, i32 7"   --->   Operation 3164 'partselect' 'mult_V_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%zext_ln717_573 = zext i7 %mult_V_2024"   --->   Operation 3165 'zext' 'zext_ln717_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (0.00ns)   --->   "%zext_ln717_574 = zext i10 %shl_ln1171_80"   --->   Operation 3166 'zext' 'zext_ln717_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3167 [1/1] (1.41ns)   --->   "%sub_ln717_191 = sub i11 %zext_ln717_574, i11 %zext_ln1171_450"   --->   Operation 3167 'sub' 'sub_ln717_191' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3168 [1/1] (0.00ns)   --->   "%mult_V_2027 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_191, i32 1, i32 10"   --->   Operation 3168 'partselect' 'mult_V_2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3169 [1/1] (3.81ns)   --->   "%mul_ln717_108 = mul i13 %zext_ln1171_446, i13 19"   --->   Operation 3169 'mul' 'mul_ln717_108' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3170 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_108, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3170 'partselect' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3171 [1/1] (1.30ns)   --->   "%sub_ln1171_408 = sub i9 0, i9 %zext_ln1171_449"   --->   Operation 3171 'sub' 'sub_ln1171_408' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%trunc_ln717_833 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_408, i32 1, i32 8"   --->   Operation 3172 'partselect' 'trunc_ln717_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (1.41ns)   --->   "%sub_ln1171_499 = sub i11 %zext_ln1171_450, i11 %zext_ln717_574"   --->   Operation 3173 'sub' 'sub_ln1171_499' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%trunc_ln717_834 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_499, i32 1, i32 10"   --->   Operation 3174 'partselect' 'trunc_ln717_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (3.81ns)   --->   "%mul_ln1171_78 = mul i14 %zext_ln1171_447, i14 16357"   --->   Operation 3175 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%trunc_ln717_835 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_78, i32 1, i32 13"   --->   Operation 3176 'partselect' 'trunc_ln717_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (1.48ns)   --->   "%sub_ln717_192 = sub i12 %zext_ln1171_451, i12 %zext_ln1171_452"   --->   Operation 3177 'sub' 'sub_ln717_192' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3178 [1/1] (0.00ns)   --->   "%mult_V_2034 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_192, i32 1, i32 11"   --->   Operation 3178 'partselect' 'mult_V_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln717_454 = sext i11 %mult_V_2034"   --->   Operation 3179 'sext' 'sext_ln717_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln717_576 = zext i14 %sext_ln717_454"   --->   Operation 3180 'zext' 'zext_ln717_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3181 [1/1] (1.48ns)   --->   "%sub_ln1171_500 = sub i12 %zext_ln1171_448, i12 %zext_ln1171_451"   --->   Operation 3181 'sub' 'sub_ln1171_500' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%trunc_ln717_837 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_500, i32 1, i32 11"   --->   Operation 3182 'partselect' 'trunc_ln717_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (1.54ns)   --->   "%sub_ln1171_409 = sub i13 0, i13 %zext_ln1171_455"   --->   Operation 3183 'sub' 'sub_ln1171_409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3184 [1/1] (0.00ns)   --->   "%sext_ln1171_105 = sext i13 %sub_ln1171_409"   --->   Operation 3184 'sext' 'sext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3185 [1/1] (1.53ns)   --->   "%sub_ln1171_410 = sub i14 %sext_ln1171_105, i14 %zext_ln1171_453"   --->   Operation 3185 'sub' 'sub_ln1171_410' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3186 [1/1] (0.00ns)   --->   "%trunc_ln717_838 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_410, i32 1, i32 13"   --->   Operation 3186 'partselect' 'trunc_ln717_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3187 [1/1] (1.48ns)   --->   "%sub_ln717_193 = sub i12 %zext_ln1171_451, i12 %zext_ln1171_448"   --->   Operation 3187 'sub' 'sub_ln717_193' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3188 [1/1] (0.00ns)   --->   "%mult_V_2040 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_193, i32 1, i32 11"   --->   Operation 3188 'partselect' 'mult_V_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (1.48ns)   --->   "%sub_ln1171_411 = sub i12 %zext_ln1171_452, i12 %zext_ln1171_451"   --->   Operation 3189 'sub' 'sub_ln1171_411' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%trunc_ln717_840 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_411, i32 1, i32 11"   --->   Operation 3190 'partselect' 'trunc_ln717_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (1.54ns)   --->   "%sub_ln1171_412 = sub i13 %sext_ln1171_104, i13 %zext_ln1171_446"   --->   Operation 3191 'sub' 'sub_ln1171_412' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3192 [1/1] (0.00ns)   --->   "%trunc_ln717_841 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_412, i32 1, i32 12"   --->   Operation 3192 'partselect' 'trunc_ln717_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3193 [1/1] (0.00ns)   --->   "%trunc_ln717_842 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_405, i32 1, i32 11"   --->   Operation 3193 'partselect' 'trunc_ln717_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3194 [1/1] (1.48ns)   --->   "%add_ln717_146 = add i12 %zext_ln1171_451, i12 %zext_ln1171_452"   --->   Operation 3194 'add' 'add_ln717_146' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3195 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_146, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3195 'partselect' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%zext_ln42_258 = zext i11 %mult_V_2047" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3196 'zext' 'zext_ln42_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (1.52ns)   --->   "%add_ln712_31 = add i15 %zext_ln42_119, i15 %zext_ln717_282"   --->   Operation 3197 'add' 'add_ln712_31' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3198 [1/1] (1.52ns)   --->   "%add_ln712_32 = add i15 %zext_ln42_170, i15 %zext_ln717_372"   --->   Operation 3198 'add' 'add_ln712_32' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3199 [1/1] (1.52ns)   --->   "%add_ln712_37 = add i15 %zext_ln717_480, i15 %zext_ln717_524"   --->   Operation 3199 'add' 'add_ln712_37' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3200 [1/1] (1.30ns)   --->   "%add_ln712_42 = add i9 %zext_ln1171_246, i9 %zext_ln1171_275"   --->   Operation 3200 'add' 'add_ln712_42' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3201 [1/1] (1.54ns)   --->   "%add_ln712_49 = add i13 %sext_ln1171_130, i13 %sext_ln717_75"   --->   Operation 3201 'add' 'add_ln712_49' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_71 = add i12 %zext_ln42_129, i12 %zext_ln717_279"   --->   Operation 3202 'add' 'add_ln712_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3203 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_72 = add i12 %add_ln712_71, i12 %zext_ln42_126"   --->   Operation 3203 'add' 'add_ln712_72' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3204 [1/1] (1.52ns)   --->   "%add_ln712_85 = add i15 %zext_ln717_556, i15 %zext_ln717_564"   --->   Operation 3204 'add' 'add_ln712_85' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3205 [1/1] (1.30ns)   --->   "%add_ln712_87 = add i9 %zext_ln42_88, i9 %zext_ln42_169"   --->   Operation 3205 'add' 'add_ln712_87' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%zext_ln712_22 = zext i9 %add_ln712_87"   --->   Operation 3206 'zext' 'zext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (1.36ns)   --->   "%add_ln712_88 = add i10 %zext_ln712_22, i10 192"   --->   Operation 3207 'add' 'add_ln712_88' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3208 [1/1] (1.53ns)   --->   "%add_ln712_145 = add i14 %sext_ln1171_202, i14 %sext_ln1171_224"   --->   Operation 3208 'add' 'add_ln712_145' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3209 [1/1] (1.41ns)   --->   "%add_ln712_176 = add i10 %zext_ln1171_192, i10 384"   --->   Operation 3209 'add' 'add_ln712_176' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3210 [1/1] (1.30ns)   --->   "%add_ln712_178 = add i9 %zext_ln1171_256, i9 %zext_ln1171_291"   --->   Operation 3210 'add' 'add_ln712_178' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3211 [1/1] (0.00ns)   --->   "%zext_ln712_43 = zext i9 %add_ln712_178"   --->   Operation 3211 'zext' 'zext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3212 [1/1] (1.36ns)   --->   "%add_ln712_179 = add i10 %zext_ln712_43, i10 %zext_ln1171_244"   --->   Operation 3212 'add' 'add_ln712_179' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3213 [1/1] (1.48ns)   --->   "%add_ln712_189 = add i12 %sext_ln1171_185, i12 %sext_ln717_151"   --->   Operation 3213 'add' 'add_ln712_189' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3214 [1/1] (1.54ns)   --->   "%add_ln712_198 = add i13 %sext_ln1171_302, i13 %sext_ln42_80"   --->   Operation 3214 'add' 'add_ln712_198' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3215 [1/1] (1.41ns)   --->   "%add_ln712_211 = add i11 %zext_ln717_261, i11 %zext_ln1171_194"   --->   Operation 3215 'add' 'add_ln712_211' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3216 [1/1] (1.54ns)   --->   "%add_ln712_214 = add i12 %zext_ln42_159, i12 %trunc_ln42_18"   --->   Operation 3216 'add' 'add_ln712_214' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3217 [1/1] (1.41ns)   --->   "%add_ln712_216 = add i11 %zext_ln42_173, i11 %zext_ln717_377"   --->   Operation 3217 'add' 'add_ln712_216' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3218 [1/1] (1.52ns)   --->   "%add_ln712_221 = add i15 %zext_ln717_437, i15 %zext_ln717_444"   --->   Operation 3218 'add' 'add_ln712_221' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3219 [1/1] (1.36ns)   --->   "%add_ln712_223 = add i10 %zext_ln42_230, i10 %zext_ln42_235"   --->   Operation 3219 'add' 'add_ln712_223' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3220 [1/1] (0.00ns)   --->   "%zext_ln712_58 = zext i10 %add_ln712_223"   --->   Operation 3220 'zext' 'zext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (1.52ns)   --->   "%add_ln712_224 = add i15 %zext_ln712_58, i15 %zext_ln717_499"   --->   Operation 3221 'add' 'add_ln712_224' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_228 = add i11 %zext_ln717_563, i11 192"   --->   Operation 3222 'add' 'add_ln712_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3223 [1/1] (1.30ns)   --->   "%add_ln712_229 = add i9 %zext_ln1171_64, i9 %zext_ln1171_376"   --->   Operation 3223 'add' 'add_ln712_229' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%zext_ln712_60 = zext i9 %add_ln712_229"   --->   Operation 3224 'zext' 'zext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_230 = add i11 %zext_ln712_60, i11 %add_ln712_228"   --->   Operation 3225 'add' 'add_ln712_230' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3226 [1/1] (1.48ns)   --->   "%add_ln712_259 = add i11 %zext_ln42_59, i11 %trunc_ln42_6"   --->   Operation 3226 'add' 'add_ln712_259' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3227 [1/1] (1.52ns)   --->   "%add_ln712_266 = add i15 %zext_ln42_113, i15 %zext_ln717_275"   --->   Operation 3227 'add' 'add_ln712_266' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3228 [1/1] (1.41ns)   --->   "%add_ln712_287 = add i11 %sext_ln717_40, i11 %sext_ln717_55"   --->   Operation 3228 'add' 'add_ln712_287' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3229 [1/1] (1.54ns)   --->   "%add_ln712_290 = add i13 %sext_ln717_176, i13 %sext_ln717_209"   --->   Operation 3229 'add' 'add_ln712_290' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3230 [1/1] (1.41ns)   --->   "%add_ln712_330 = add i11 %zext_ln1171_426, i11 384"   --->   Operation 3230 'add' 'add_ln712_330' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3231 [1/1] (1.52ns)   --->   "%add_ln712_363 = add i15 %zext_ln717_199, i15 %zext_ln42_107"   --->   Operation 3231 'add' 'add_ln712_363' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3232 [1/1] (1.52ns)   --->   "%add_ln712_368 = add i15 %zext_ln717_281, i15 %zext_ln42_136"   --->   Operation 3232 'add' 'add_ln712_368' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3233 [1/1] (1.41ns)   --->   "%add_ln712_376 = add i11 %zext_ln717_418, i11 %zext_ln42_209"   --->   Operation 3233 'add' 'add_ln712_376' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3234 [1/1] (1.41ns)   --->   "%add_ln712_395 = add i11 %sext_ln717_167, i11 %sext_ln717_180"   --->   Operation 3234 'add' 'add_ln712_395' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3235 [1/1] (1.52ns)   --->   "%add_ln712_407 = add i15 %zext_ln42_2, i15 %zext_ln717_31"   --->   Operation 3235 'add' 'add_ln712_407' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3236 [1/1] (1.36ns)   --->   "%add_ln712_417 = add i10 %zext_ln1171_203, i10 %zext_ln42_140"   --->   Operation 3236 'add' 'add_ln712_417' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3237 [1/1] (0.00ns)   --->   "%zext_ln712_104 = zext i10 %add_ln712_417"   --->   Operation 3237 'zext' 'zext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3238 [1/1] (1.54ns)   --->   "%add_ln712_418 = add i12 %zext_ln712_104, i12 %trunc_ln42_11"   --->   Operation 3238 'add' 'add_ln712_418' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3239 [1/1] (1.52ns)   --->   "%add_ln712_426 = add i15 %zext_ln717_458, i15 %zext_ln42_220"   --->   Operation 3239 'add' 'add_ln712_426' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3240 [1/1] (1.54ns)   --->   "%add_ln712_463 = add i12 %trunc_ln42_5, i12 %zext_ln42_67"   --->   Operation 3240 'add' 'add_ln712_463' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3241 [1/1] (1.52ns)   --->   "%add_ln712_474 = add i15 %zext_ln42_205, i15 %zext_ln717_452"   --->   Operation 3241 'add' 'add_ln712_474' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3242 [1/1] (1.41ns)   --->   "%add_ln712_477 = add i10 %trunc_ln42_40, i10 128"   --->   Operation 3242 'add' 'add_ln712_477' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3243 [1/1] (0.00ns)   --->   "%zext_ln712_124 = zext i10 %add_ln712_477"   --->   Operation 3243 'zext' 'zext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3244 [1/1] (1.41ns)   --->   "%add_ln712_478 = add i11 %zext_ln712_124, i11 %zext_ln717_478"   --->   Operation 3244 'add' 'add_ln712_478' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3245 [1/1] (1.30ns)   --->   "%add_ln712_479 = add i9 %zext_ln1171_256, i9 %zext_ln1171_427"   --->   Operation 3245 'add' 'add_ln712_479' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3246 [1/1] (0.00ns)   --->   "%zext_ln712_126 = zext i9 %add_ln712_479"   --->   Operation 3246 'zext' 'zext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3247 [1/1] (1.36ns)   --->   "%add_ln712_480 = add i10 %zext_ln712_126, i10 %zext_ln1171_50"   --->   Operation 3247 'add' 'add_ln712_480' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3248 [1/1] (1.54ns)   --->   "%add_ln712_490 = add i13 %sext_ln717_93, i13 %sext_ln717_134"   --->   Operation 3248 'add' 'add_ln712_490' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3249 [1/1] (1.54ns)   --->   "%add_ln712_503 = add i13 %sext_ln717_451, i13 %zext_ln717_34"   --->   Operation 3249 'add' 'add_ln712_503' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3250 [1/1] (1.52ns)   --->   "%add_ln712_511 = add i15 %zext_ln717_232, i15 %zext_ln717_247"   --->   Operation 3250 'add' 'add_ln712_511' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3251 [1/1] (1.52ns)   --->   "%add_ln712_517 = add i15 %zext_ln42_174, i15 %zext_ln717_376"   --->   Operation 3251 'add' 'add_ln712_517' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3252 [1/1] (1.41ns)   --->   "%add_ln712_542 = add i11 %sext_ln717_255, i11 %sext_ln42_52"   --->   Operation 3252 'add' 'add_ln712_542' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3253 [1/1] (1.54ns)   --->   "%add_ln712_552 = add i13 %sext_ln42_85, i13 %zext_ln717_5"   --->   Operation 3253 'add' 'add_ln712_552' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3254 [1/1] (1.54ns)   --->   "%add_ln712_554 = add i12 %trunc_ln42_1, i12 %zext_ln717_42"   --->   Operation 3254 'add' 'add_ln712_554' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3255 [1/1] (1.52ns)   --->   "%add_ln712_567 = add i15 %zext_ln717_248, i15 %zext_ln42_148"   --->   Operation 3255 'add' 'add_ln712_567' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3256 [1/1] (1.52ns)   --->   "%add_ln712_577 = add i15 %zext_ln717_548, i15 %zext_ln42_253"   --->   Operation 3256 'add' 'add_ln712_577' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%or_ln712_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln717_573"   --->   Operation 3257 'bitconcatenate' 'or_ln712_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln712_150 = zext i9 %or_ln712_2"   --->   Operation 3258 'zext' 'zext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3259 [1/1] (1.30ns)   --->   "%add_ln712_579 = add i9 %zext_ln1171_22, i9 %zext_ln1171_199"   --->   Operation 3259 'add' 'add_ln712_579' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3260 [1/1] (0.00ns)   --->   "%zext_ln712_151 = zext i9 %add_ln712_579"   --->   Operation 3260 'zext' 'zext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3261 [1/1] (1.36ns)   --->   "%add_ln712_580 = add i10 %zext_ln712_151, i10 %zext_ln712_150"   --->   Operation 3261 'add' 'add_ln712_580' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3262 [1/1] (1.48ns)   --->   "%add_ln712_591 = add i12 %sext_ln717_152, i12 %sext_ln1171_192"   --->   Operation 3262 'add' 'add_ln712_591' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3263 [1/1] (1.41ns)   --->   "%add_ln712_593 = add i11 %sext_ln717_194, i11 %sext_ln717_206"   --->   Operation 3263 'add' 'add_ln712_593' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3264 [1/1] (1.52ns)   --->   "%add_ln712_606 = add i15 %zext_ln42_4, i15 %zext_ln717_8"   --->   Operation 3264 'add' 'add_ln712_606' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3265 [1/1] (1.36ns)   --->   "%add_ln712_625 = add i10 %zext_ln42_207, i10 %zext_ln42_208"   --->   Operation 3265 'add' 'add_ln712_625' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3266 [1/1] (0.00ns)   --->   "%zext_ln712_164 = zext i10 %add_ln712_625"   --->   Operation 3266 'zext' 'zext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3267 [1/1] (1.41ns)   --->   "%add_ln712_626 = add i11 %zext_ln712_164, i11 %zext_ln717_408"   --->   Operation 3267 'add' 'add_ln712_626' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3268 [1/1] (1.48ns)   --->   "%add_ln712_627 = add i12 %zext_ln717_479, i12 %zext_ln717_495"   --->   Operation 3268 'add' 'add_ln712_627' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3269 [1/1] (1.52ns)   --->   "%add_ln712_628 = add i15 %zext_ln717_500, i15 %zext_ln42_236"   --->   Operation 3269 'add' 'add_ln712_628' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3270 [1/1] (1.48ns)   --->   "%add_ln712_631 = add i11 %zext_ln717_541, i11 %trunc_ln42_38"   --->   Operation 3270 'add' 'add_ln712_631' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3271 [1/1] (1.30ns)   --->   "%add_ln712_634 = add i9 %zext_ln1171_64, i9 %zext_ln1171_236"   --->   Operation 3271 'add' 'add_ln712_634' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3272 [1/1] (1.41ns)   --->   "%add_ln712_647 = add i11 %sext_ln717_167, i11 %sext_ln1171_209"   --->   Operation 3272 'add' 'add_ln712_647' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln712_178 = sext i11 %add_ln712_647"   --->   Operation 3273 'sext' 'sext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (1.48ns)   --->   "%add_ln712_648 = add i12 %sext_ln712_178, i12 %sext_ln1171_192"   --->   Operation 3274 'add' 'add_ln712_648' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3275 [1/1] (1.52ns)   --->   "%add_ln712_668 = add i15 %zext_ln717_249, i15 %zext_ln717_270"   --->   Operation 3275 'add' 'add_ln712_668' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3276 [1/1] (1.52ns)   --->   "%add_ln712_670 = add i15 %zext_ln42_148, i15 %zext_ln717_318"   --->   Operation 3276 'add' 'add_ln712_670' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3277 [1/1] (1.41ns)   --->   "%add_ln712_679 = add i11 %zext_ln717_537, i11 %zext_ln717_552"   --->   Operation 3277 'add' 'add_ln712_679' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3278 [1/1] (1.41ns)   --->   "%add_ln712_727 = add i11 %zext_ln42_248, i11 %zext_ln1171_431"   --->   Operation 3278 'add' 'add_ln712_727' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3279 [1/1] (1.30ns)   --->   "%add_ln712_729 = add i9 %zext_ln1171_29, i9 %zext_ln1171_87"   --->   Operation 3279 'add' 'add_ln712_729' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3280 [1/1] (1.54ns)   --->   "%add_ln712_773 = add i12 %trunc_ln42_28, i12 %zext_ln42_201"   --->   Operation 3280 'add' 'add_ln712_773' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3281 [1/1] (1.30ns)   --->   "%add_ln712_779 = add i9 %zext_ln717_387, i9 64"   --->   Operation 3281 'add' 'add_ln712_779' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3282 [1/1] (1.54ns)   --->   "%add_ln712_811 = add i12 %trunc_ln42_27, i12 %zext_ln42_193"   --->   Operation 3282 'add' 'add_ln712_811' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3283 [1/1] (1.52ns)   --->   "%add_ln712_812 = add i15 %zext_ln42_202, i15 %zext_ln717_520"   --->   Operation 3283 'add' 'add_ln712_812' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3284 [1/1] (1.48ns)   --->   "%add_ln712_839 = add i12 %sext_ln42_73, i12 %sext_ln1171_308"   --->   Operation 3284 'add' 'add_ln712_839' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3285 [1/1] (1.48ns)   --->   "%add_ln712_842 = add i12 %sext_ln1171_331, i12 %sext_ln1171_343"   --->   Operation 3285 'add' 'add_ln712_842' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3286 [1/1] (1.52ns)   --->   "%add_ln712_849 = add i15 %zext_ln717_113, i15 %zext_ln717_123"   --->   Operation 3286 'add' 'add_ln712_849' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3287 [1/1] (1.52ns)   --->   "%add_ln712_859 = add i15 %zext_ln717_384, i15 %zext_ln717_410"   --->   Operation 3287 'add' 'add_ln712_859' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3288 [1/1] (1.48ns)   --->   "%add_ln712_888 = add i12 %sext_ln1171_346, i12 %zext_ln717_33"   --->   Operation 3288 'add' 'add_ln712_888' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3289 [1/1] (1.52ns)   --->   "%add_ln712_906 = add i15 %zext_ln717_392, i15 %zext_ln717_412"   --->   Operation 3289 'add' 'add_ln712_906' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3290 [1/1] (1.52ns)   --->   "%add_ln712_911 = add i15 %zext_ln717_534, i15 %zext_ln42_256"   --->   Operation 3290 'add' 'add_ln712_911' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3291 [1/1] (1.36ns)   --->   "%add_ln712_913 = add i9 %zext_ln1171_236, i9 192"   --->   Operation 3291 'add' 'add_ln712_913' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%zext_ln712_240 = zext i9 %add_ln712_913"   --->   Operation 3292 'zext' 'zext_ln712_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (1.52ns)   --->   "%add_ln712_914 = add i15 %zext_ln712_240, i15 %zext_ln717_576"   --->   Operation 3293 'add' 'add_ln712_914' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3294 [1/1] (1.52ns)   --->   "%add_ln712_949 = add i15 %zext_ln717_271, i15 %zext_ln42_134"   --->   Operation 3294 'add' 'add_ln712_949' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3295 [1/1] (1.54ns)   --->   "%add_ln712_960 = add i12 %zext_ln717_508, i12 %trunc_ln42_36"   --->   Operation 3295 'add' 'add_ln712_960' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3296 [1/1] (1.54ns)   --->   "%add_ln712_972 = add i13 %sext_ln1171_228, i13 %sext_ln42_50"   --->   Operation 3296 'add' 'add_ln712_972' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3297 [1/1] (1.41ns)   --->   "%add_ln712_985 = add i11 %zext_ln1171_31, i11 %zext_ln42_20"   --->   Operation 3297 'add' 'add_ln712_985' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3298 [1/1] (1.48ns)   --->   "%add_ln712_999 = add i11 %zext_ln42_161, i11 %trunc_ln42_22"   --->   Operation 3298 'add' 'add_ln712_999' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3299 [1/1] (1.54ns)   --->   "%add_ln712_1003 = add i12 %zext_ln1171_334, i12 %trunc_ln42_30"   --->   Operation 3299 'add' 'add_ln712_1003' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3300 [1/1] (1.30ns)   --->   "%add_ln712_1011 = add i9 %zext_ln717_257, i9 %zext_ln1171_216"   --->   Operation 3300 'add' 'add_ln712_1011' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3301 [1/1] (1.41ns)   --->   "%add_ln712_1035 = add i11 %sext_ln42_87, i11 %sext_ln42_90"   --->   Operation 3301 'add' 'add_ln712_1035' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3302 [1/1] (1.48ns)   --->   "%add_ln712_1079 = add i12 %sext_ln1171_283, i12 %sext_ln717_337"   --->   Operation 3302 'add' 'add_ln712_1079' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3303 [1/1] (1.52ns)   --->   "%add_ln712_1106 = add i15 %zext_ln717_510, i15 %zext_ln717_526"   --->   Operation 3303 'add' 'add_ln712_1106' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3304 [1/1] (1.41ns)   --->   "%add_ln712_1108 = add i10 %zext_ln42_247, i10 %trunc_ln42_40"   --->   Operation 3304 'add' 'add_ln712_1108' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3305 [1/1] (1.54ns)   --->   "%add_ln712_1123 = add i13 %sext_ln42_60, i13 %sext_ln42_63"   --->   Operation 3305 'add' 'add_ln712_1123' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3306 [1/1] (1.30ns)   --->   "%add_ln712_1129 = add i9 %sext_ln717_320, i9 %sext_ln1171_303"   --->   Operation 3306 'add' 'add_ln712_1129' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3307 [1/1] (1.30ns)   --->   "%add_ln712_1163 = add i9 %zext_ln1171_406, i9 %zext_ln1171_420"   --->   Operation 3307 'add' 'add_ln712_1163' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3308 [1/1] (1.54ns)   --->   "%add_ln712_1185 = add i13 %sext_ln1171_290, i13 %sext_ln1171_334"   --->   Operation 3308 'add' 'add_ln712_1185' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3309 [1/1] (1.41ns)   --->   "%add_ln712_1201 = add i11 %zext_ln42_114, i11 %zext_ln1171_174"   --->   Operation 3309 'add' 'add_ln712_1201' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3310 [1/1] (1.54ns)   --->   "%add_ln712_1205 = add i12 %zext_ln42_142, i12 %trunc_ln42_15"   --->   Operation 3310 'add' 'add_ln712_1205' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3311 [1/1] (1.41ns)   --->   "%add_ln712_1213 = add i10 %zext_ln717_256, i10 320"   --->   Operation 3311 'add' 'add_ln712_1213' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3312 [1/1] (1.48ns)   --->   "%add_ln712_1224 = add i12 %sext_ln717_201, i12 %sext_ln1171_212"   --->   Operation 3312 'add' 'add_ln712_1224' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3313 [1/1] (1.41ns)   --->   "%add_ln712_1230 = add i11 %sext_ln42_71, i11 %sext_ln42_72"   --->   Operation 3313 'add' 'add_ln712_1230' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3314 [1/1] (1.48ns)   --->   "%add_ln712_1232 = add i12 %sext_ln42_84, i12 %sext_ln717_419"   --->   Operation 3314 'add' 'add_ln712_1232' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3315 [1/1] (1.41ns)   --->   "%add_ln712_1237 = add i11 %zext_ln717_20, i11 %zext_ln717_56"   --->   Operation 3315 'add' 'add_ln712_1237' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3316 [1/1] (1.52ns)   --->   "%add_ln712_1298 = add i15 %zext_ln717_224, i15 %zext_ln717_252"   --->   Operation 3316 'add' 'add_ln712_1298' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3317 [1/1] (1.36ns)   --->   "%add_ln712_1328 = add i10 %sext_ln1171_295, i10 %sext_ln717_363"   --->   Operation 3317 'add' 'add_ln712_1328' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3318 [1/1] (1.41ns)   --->   "%add_ln712_1356 = add i10 %mult_V_1319, i10 %zext_ln42_192"   --->   Operation 3318 'add' 'add_ln712_1356' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3319 [1/1] (0.00ns)   --->   "%zext_ln712_355 = zext i10 %add_ln712_1356"   --->   Operation 3319 'zext' 'zext_ln712_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3320 [1/1] (1.41ns)   --->   "%add_ln712_1357 = add i11 %zext_ln712_355, i11 %zext_ln1171_281"   --->   Operation 3320 'add' 'add_ln712_1357' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3321 [1/1] (1.48ns)   --->   "%add_ln712_1358 = add i12 %zext_ln717_409, i12 %zext_ln42_199"   --->   Operation 3321 'add' 'add_ln712_1358' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3322 [1/1] (1.52ns)   --->   "%add_ln712_1359 = add i15 %zext_ln717_424, i15 %zext_ln717_447"   --->   Operation 3322 'add' 'add_ln712_1359' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3323 [1/1] (1.36ns)   --->   "%add_ln712_1366 = add i9 %zext_ln1171_156, i9 128"   --->   Operation 3323 'add' 'add_ln712_1366' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3324 [1/1] (1.48ns)   --->   "%add_ln712_1379 = add i12 %sext_ln1171_210, i12 %sext_ln42_44"   --->   Operation 3324 'add' 'add_ln712_1379' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3325 [1/1] (1.48ns)   --->   "%add_ln712_1389 = add i12 %sext_ln717_348, i12 %sext_ln1171_315"   --->   Operation 3325 'add' 'add_ln712_1389' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3326 [1/1] (1.52ns)   --->   "%add_ln712_1405 = add i15 %zext_ln717_207, i15 %zext_ln717_225"   --->   Operation 3326 'add' 'add_ln712_1405' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3327 [1/1] (1.54ns)   --->   "%add_ln712_1409 = add i12 %trunc_ln42_13, i12 %zext_ln42_155"   --->   Operation 3327 'add' 'add_ln712_1409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3328 [1/1] (1.52ns)   --->   "%add_ln712_1411 = add i15 %zext_ln717_413, i15 %zext_ln42_215"   --->   Operation 3328 'add' 'add_ln712_1411' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3329 [1/1] (1.30ns)   --->   "%add_ln712_1417 = add i9 %zext_ln1171_315, i9 64"   --->   Operation 3329 'add' 'add_ln712_1417' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3330 [1/1] (1.52ns)   --->   "%add_ln712_1454 = add i15 %zext_ln717_278, i15 %zext_ln42_143"   --->   Operation 3330 'add' 'add_ln712_1454' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3331 [1/1] (1.52ns)   --->   "%add_ln712_1459 = add i15 %zext_ln717_380, i15 %zext_ln42_198"   --->   Operation 3331 'add' 'add_ln712_1459' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3332 [1/1] (1.54ns)   --->   "%add_ln712_1461 = add i12 %trunc_ln42_32, i12 %zext_ln42_218"   --->   Operation 3332 'add' 'add_ln712_1461' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3333 [1/1] (1.52ns)   --->   "%add_ln712_1464 = add i15 %zext_ln717_522, i15 %zext_ln42_258"   --->   Operation 3333 'add' 'add_ln712_1464' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3334 [1/1] (1.36ns)   --->   "%add_ln712_1466 = add i9 %zext_ln1171_51, i9 192"   --->   Operation 3334 'add' 'add_ln712_1466' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3335 [1/1] (0.00ns)   --->   "%zext_ln712_383 = zext i9 %add_ln712_1466"   --->   Operation 3335 'zext' 'zext_ln712_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3336 [1/1] (1.30ns)   --->   "%add_ln712_1467 = add i9 %zext_ln1171_190, i9 %zext_ln1171_275"   --->   Operation 3336 'add' 'add_ln712_1467' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3337 [1/1] (0.00ns)   --->   "%zext_ln712_384 = zext i9 %add_ln712_1467"   --->   Operation 3337 'zext' 'zext_ln712_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3338 [1/1] (1.36ns)   --->   "%add_ln712_1468 = add i10 %zext_ln712_384, i10 %zext_ln712_383"   --->   Operation 3338 'add' 'add_ln712_1468' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 3339 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i8 %p_read_194"   --->   Operation 3339 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i13 %trunc_ln"   --->   Operation 3340 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i9 %trunc_ln717_s"   --->   Operation 3341 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i9 %trunc_ln717_s"   --->   Operation 3342 'sext' 'sext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3343 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i11 %mult_V_3"   --->   Operation 3343 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3344 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i11 %mult_V_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3344 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln717_2 = sext i10 %trunc_ln717_145"   --->   Operation 3345 'sext' 'sext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3346 [1/1] (0.00ns)   --->   "%sext_ln717_3 = sext i10 %trunc_ln717_146"   --->   Operation 3346 'sext' 'sext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3347 [1/1] (0.00ns)   --->   "%zext_ln717_2 = zext i14 %sext_ln717_3"   --->   Operation 3347 'zext' 'zext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3348 [1/1] (0.00ns)   --->   "%sext_ln717_4 = sext i11 %trunc_ln717_147"   --->   Operation 3348 'sext' 'sext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln717_5 = sext i12 %trunc_ln717_148"   --->   Operation 3349 'sext' 'sext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3350 [1/1] (0.00ns)   --->   "%zext_ln717_7 = zext i14 %sext_ln717_5"   --->   Operation 3350 'zext' 'zext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3351 [1/1] (0.00ns)   --->   "%zext_ln717_9 = zext i11 %mult_V_17"   --->   Operation 3351 'zext' 'zext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3352 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i11 %mult_V_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3352 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3353 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i12 %trunc_ln717_151"   --->   Operation 3353 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3354 [1/1] (1.30ns)   --->   "%sub_ln1171_5 = sub i9 0, i9 %zext_ln1171_3"   --->   Operation 3354 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3355 [1/1] (0.00ns)   --->   "%trunc_ln717_152 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_5, i32 1, i32 8"   --->   Operation 3355 'partselect' 'trunc_ln717_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i8 %trunc_ln717_152"   --->   Operation 3356 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i12 %trunc_ln717_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3357 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3358 [1/1] (0.00ns)   --->   "%sext_ln717_8 = sext i11 %trunc_ln717_154"   --->   Operation 3358 'sext' 'sext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3359 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i8 %p_read_193"   --->   Operation 3359 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3360 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i10 %trunc_ln717_157"   --->   Operation 3360 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln717_11 = sext i10 %trunc_ln717_158"   --->   Operation 3361 'sext' 'sext_ln717_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3362 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i7 %mult_V_37"   --->   Operation 3362 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln717_12 = sext i12 %trunc_ln717_160"   --->   Operation 3363 'sext' 'sext_ln717_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3364 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i11 %mult_V_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3364 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3365 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i11 %mult_V_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3365 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3366 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i11 %mult_V_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3366 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3367 [1/1] (1.30ns)   --->   "%sub_ln1171_10 = sub i9 0, i9 %zext_ln1171_9"   --->   Operation 3367 'sub' 'sub_ln1171_10' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3368 [1/1] (0.00ns)   --->   "%trunc_ln717_161 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_10, i32 1, i32 8"   --->   Operation 3368 'partselect' 'trunc_ln717_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i8 %trunc_ln717_161"   --->   Operation 3369 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i12 %trunc_ln717_162"   --->   Operation 3370 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i11 %trunc_ln717_163"   --->   Operation 3371 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i11 %trunc_ln717_163"   --->   Operation 3372 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln717_13 = sext i12 %trunc_ln717_164"   --->   Operation 3373 'sext' 'sext_ln717_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3374 [1/1] (0.00ns)   --->   "%zext_ln717_12 = zext i11 %mult_V_54"   --->   Operation 3374 'zext' 'zext_ln717_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3375 [1/1] (0.00ns)   --->   "%zext_ln717_14 = zext i11 %mult_V_55"   --->   Operation 3375 'zext' 'zext_ln717_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3376 [1/1] (0.00ns)   --->   "%zext_ln717_15 = zext i12 %mult_V_57"   --->   Operation 3376 'zext' 'zext_ln717_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3377 [1/1] (0.00ns)   --->   "%sext_ln717_14 = sext i12 %trunc_ln717_165"   --->   Operation 3377 'sext' 'sext_ln717_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3378 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i12 %mult_V_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3378 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i9 %trunc_ln717_166"   --->   Operation 3379 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln717_15 = sext i12 %trunc_ln717_167"   --->   Operation 3380 'sext' 'sext_ln717_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln717_17 = sext i13 %trunc_ln717_168"   --->   Operation 3381 'sext' 'sext_ln717_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln717_18 = sext i11 %mult_V_69"   --->   Operation 3382 'sext' 'sext_ln717_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3383 [1/1] (0.00ns)   --->   "%zext_ln717_18 = zext i14 %sext_ln717_18"   --->   Operation 3383 'zext' 'zext_ln717_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3384 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i7 %mult_V_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3384 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i9 %trunc_ln717_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3385 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln717_19 = sext i11 %mult_V_74"   --->   Operation 3386 'sext' 'sext_ln717_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3387 [1/1] (0.00ns)   --->   "%zext_ln717_19 = zext i14 %sext_ln717_19"   --->   Operation 3387 'zext' 'zext_ln717_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln717_20 = sext i10 %mult_V_75"   --->   Operation 3388 'sext' 'sext_ln717_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3389 [1/1] (0.00ns)   --->   "%zext_ln717_21 = zext i14 %sext_ln717_20"   --->   Operation 3389 'zext' 'zext_ln717_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3390 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i10 %mult_V_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3390 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i10 %trunc_ln717_173"   --->   Operation 3391 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i13 %trunc_ln717_174"   --->   Operation 3392 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3393 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i11 %trunc_ln717_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3393 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln717_21 = sext i12 %trunc_ln717_176"   --->   Operation 3394 'sext' 'sext_ln717_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3395 [1/1] (0.00ns)   --->   "%zext_ln717_22 = zext i12 %mult_V_89"   --->   Operation 3395 'zext' 'zext_ln717_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i13 %trunc_ln717_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3396 'sext' 'sext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3397 [1/1] (0.00ns)   --->   "%sext_ln717_22 = sext i12 %mult_V_93"   --->   Operation 3397 'sext' 'sext_ln717_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3398 [1/1] (0.00ns)   --->   "%zext_ln717_23 = zext i14 %sext_ln717_22"   --->   Operation 3398 'zext' 'zext_ln717_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln717_23 = sext i11 %trunc_ln717_179"   --->   Operation 3399 'sext' 'sext_ln717_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3400 [1/1] (0.00ns)   --->   "%zext_ln717_25 = zext i14 %sext_ln717_23"   --->   Operation 3400 'zext' 'zext_ln717_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln717_24 = sext i12 %mult_V_97"   --->   Operation 3401 'sext' 'sext_ln717_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3402 [1/1] (0.00ns)   --->   "%zext_ln717_30 = zext i14 %sext_ln717_24"   --->   Operation 3402 'zext' 'zext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3403 [1/1] (0.00ns)   --->   "%zext_ln717_32 = zext i11 %mult_V_100"   --->   Operation 3403 'zext' 'zext_ln717_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3404 [1/1] (0.00ns)   --->   "%zext_ln42_259 = zext i11 %mult_V_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3404 'zext' 'zext_ln42_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3405 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i11 %mult_V_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3405 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3406 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i10 %trunc_ln717_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3406 'sext' 'sext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i8 %trunc_ln717_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3407 'sext' 'sext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln42_260 = zext i10 %mult_V_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3408 'zext' 'zext_ln42_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i11 %trunc_ln717_184"   --->   Operation 3409 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i12 %trunc_ln717_185"   --->   Operation 3410 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i12 %trunc_ln717_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3411 'sext' 'sext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln717_26 = sext i9 %trunc_ln717_187"   --->   Operation 3412 'sext' 'sext_ln717_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln717_28 = sext i11 %trunc_ln717_189"   --->   Operation 3413 'sext' 'sext_ln717_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3414 [1/1] (0.00ns)   --->   "%zext_ln42_261 = zext i11 %mult_V_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3414 'zext' 'zext_ln42_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3415 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i11 %mult_V_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3415 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln717_29 = sext i12 %mult_V_125"   --->   Operation 3416 'sext' 'sext_ln717_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3417 [1/1] (0.00ns)   --->   "%zext_ln717_37 = zext i14 %sext_ln717_29"   --->   Operation 3417 'zext' 'zext_ln717_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln1171_33 = zext i8 %p_read_190"   --->   Operation 3418 'zext' 'zext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i12 %mult_V_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3419 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln717_30 = sext i12 %trunc_ln717_191"   --->   Operation 3420 'sext' 'sext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3421 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i7 %mult_V_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3421 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln717_31 = sext i11 %trunc_ln717_192"   --->   Operation 3422 'sext' 'sext_ln717_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln717_32 = sext i12 %trunc_ln717_193"   --->   Operation 3423 'sext' 'sext_ln717_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3424 [1/1] (0.00ns)   --->   "%zext_ln717_43 = zext i11 %mult_V_139"   --->   Operation 3424 'zext' 'zext_ln717_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3425 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i11 %mult_V_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3425 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i10 %trunc_ln717_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3426 'sext' 'sext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3427 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i10 %trunc_ln717_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3427 'sext' 'sext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i12 %trunc_ln717_195"   --->   Operation 3428 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln717_33 = sext i8 %trunc_ln717_196"   --->   Operation 3429 'sext' 'sext_ln717_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln717_35 = sext i12 %mult_V_159"   --->   Operation 3430 'sext' 'sext_ln717_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3431 [1/1] (0.00ns)   --->   "%zext_ln717_45 = zext i14 %sext_ln717_35"   --->   Operation 3431 'zext' 'zext_ln717_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln1171_42 = zext i8 %p_read_189"   --->   Operation 3432 'zext' 'zext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3433 [1/1] (0.00ns)   --->   "%zext_ln1171_44 = zext i8 %p_read_189"   --->   Operation 3433 'zext' 'zext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln717_36 = sext i11 %trunc_ln717_199"   --->   Operation 3434 'sext' 'sext_ln717_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3435 [1/1] (0.00ns)   --->   "%zext_ln42_17 = zext i12 %mult_V_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3435 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i12 %trunc_ln717_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3436 'sext' 'sext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln717_37 = sext i11 %trunc_ln717_201"   --->   Operation 3437 'sext' 'sext_ln717_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3438 [1/1] (0.00ns)   --->   "%sext_ln717_38 = sext i12 %mult_V_167"   --->   Operation 3438 'sext' 'sext_ln717_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3439 [1/1] (0.00ns)   --->   "%zext_ln717_47 = zext i14 %sext_ln717_38"   --->   Operation 3439 'zext' 'zext_ln717_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i11 %trunc_ln717_203"   --->   Operation 3440 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i12 %trunc_ln717_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3441 'sext' 'sext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3442 [1/1] (0.00ns)   --->   "%zext_ln42_18 = zext i11 %mult_V_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3442 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln717_48 = zext i12 %mult_V_173"   --->   Operation 3443 'zext' 'zext_ln717_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3444 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i12 %mult_V_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3444 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i12 %trunc_ln717_205"   --->   Operation 3445 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i13 %trunc_ln717_206"   --->   Operation 3446 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3447 [1/1] (1.30ns)   --->   "%sub_ln1171_36 = sub i9 0, i9 %zext_ln1171_44"   --->   Operation 3447 'sub' 'sub_ln1171_36' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3448 [1/1] (0.00ns)   --->   "%trunc_ln717_207 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_36, i32 1, i32 8"   --->   Operation 3448 'partselect' 'trunc_ln717_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln717_39 = sext i8 %trunc_ln717_207"   --->   Operation 3449 'sext' 'sext_ln717_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln717_41 = sext i9 %trunc_ln717_209"   --->   Operation 3450 'sext' 'sext_ln717_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3451 [1/1] (0.00ns)   --->   "%zext_ln717_49 = zext i12 %mult_V_190"   --->   Operation 3451 'zext' 'zext_ln717_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i11 %mult_V_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3452 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i12 %trunc_ln717_210"   --->   Operation 3453 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i12 %trunc_ln717_211"   --->   Operation 3454 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln717_42 = sext i11 %trunc_ln717_212"   --->   Operation 3455 'sext' 'sext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln717_44 = sext i11 %mult_V_196"   --->   Operation 3456 'sext' 'sext_ln717_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3457 [1/1] (0.00ns)   --->   "%zext_ln717_54 = zext i14 %sext_ln717_44"   --->   Operation 3457 'zext' 'zext_ln717_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln717_45 = sext i11 %trunc_ln717_215"   --->   Operation 3458 'sext' 'sext_ln717_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln717_46 = sext i11 %trunc_ln717_215"   --->   Operation 3459 'sext' 'sext_ln717_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3460 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i10 %mult_V_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3460 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln717_47 = sext i8 %trunc_ln717_216"   --->   Operation 3461 'sext' 'sext_ln717_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln717_48 = sext i8 %trunc_ln717_216"   --->   Operation 3462 'sext' 'sext_ln717_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln717_49 = sext i12 %mult_V_206"   --->   Operation 3463 'sext' 'sext_ln717_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3464 [1/1] (0.00ns)   --->   "%zext_ln717_57 = zext i14 %sext_ln717_49"   --->   Operation 3464 'zext' 'zext_ln717_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i12 %trunc_ln717_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3465 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3466 [1/1] (0.00ns)   --->   "%zext_ln42_23 = zext i9 %mult_V_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3466 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i12 %trunc_ln717_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3467 'sext' 'sext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3468 [1/1] (0.00ns)   --->   "%zext_ln717_58 = zext i11 %mult_V_213"   --->   Operation 3468 'zext' 'zext_ln717_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3469 [1/1] (0.00ns)   --->   "%zext_ln42_24 = zext i10 %mult_V_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3469 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln717_50 = sext i11 %mult_V_225"   --->   Operation 3470 'sext' 'sext_ln717_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3471 [1/1] (0.00ns)   --->   "%zext_ln717_62 = zext i14 %sext_ln717_50"   --->   Operation 3471 'zext' 'zext_ln717_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln717_51 = sext i11 %trunc_ln717_221"   --->   Operation 3472 'sext' 'sext_ln717_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln717_52 = sext i11 %trunc_ln717_221"   --->   Operation 3473 'sext' 'sext_ln717_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3474 [1/1] (0.00ns)   --->   "%zext_ln42_25 = zext i12 %mult_V_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3474 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3475 [1/1] (0.00ns)   --->   "%zext_ln42_26 = zext i12 %mult_V_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3475 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln717_53 = sext i12 %trunc_ln717_222"   --->   Operation 3476 'sext' 'sext_ln717_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln42_27 = zext i12 %mult_V_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3477 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i9 %trunc_ln717_223"   --->   Operation 3478 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i9 %trunc_ln717_223"   --->   Operation 3479 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i9 %trunc_ln717_223"   --->   Operation 3480 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln717_54 = sext i13 %trunc_ln717_224"   --->   Operation 3481 'sext' 'sext_ln717_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3482 [1/1] (0.00ns)   --->   "%zext_ln42_28 = zext i7 %mult_V_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3482 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3483 [1/1] (0.00ns)   --->   "%zext_ln717_65 = zext i12 %mult_V_240"   --->   Operation 3483 'zext' 'zext_ln717_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3484 [1/1] (0.00ns)   --->   "%zext_ln42_29 = zext i11 %mult_V_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3484 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3485 [1/1] (0.00ns)   --->   "%zext_ln42_30 = zext i11 %mult_V_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3485 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3486 [1/1] (0.00ns)   --->   "%zext_ln717_67 = zext i11 %mult_V_246"   --->   Operation 3486 'zext' 'zext_ln717_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3487 [1/1] (0.00ns)   --->   "%zext_ln42_31 = zext i11 %mult_V_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3487 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i11 %trunc_ln717_226"   --->   Operation 3488 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i11 %trunc_ln717_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3489 'sext' 'sext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3490 [1/1] (0.00ns)   --->   "%zext_ln42_32 = zext i12 %mult_V_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3490 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i12 %trunc_ln717_229"   --->   Operation 3491 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln717_57 = sext i11 %mult_V_261"   --->   Operation 3492 'sext' 'sext_ln717_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3493 [1/1] (0.00ns)   --->   "%zext_ln717_69 = zext i14 %sext_ln717_57"   --->   Operation 3493 'zext' 'zext_ln717_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3494 [1/1] (0.00ns)   --->   "%zext_ln717_72 = zext i9 %shl_ln717_14"   --->   Operation 3494 'zext' 'zext_ln717_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3495 [1/1] (1.48ns)   --->   "%add_ln717_19 = add i12 %zext_ln717_68, i12 %zext_ln717_72"   --->   Operation 3495 'add' 'add_ln717_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3496 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_19, i32 1, i32 11"   --->   Operation 3496 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln42_17 = sext i13 %trunc_ln717_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3497 'sext' 'sext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln717_58 = sext i8 %trunc_ln717_233"   --->   Operation 3498 'sext' 'sext_ln717_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln717_59 = sext i8 %trunc_ln717_233"   --->   Operation 3499 'sext' 'sext_ln717_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln717_60 = sext i12 %mult_V_269"   --->   Operation 3500 'sext' 'sext_ln717_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln717_73 = zext i14 %sext_ln717_60"   --->   Operation 3501 'zext' 'zext_ln717_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3502 [1/1] (0.00ns)   --->   "%zext_ln42_34 = zext i11 %mult_V_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3502 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3503 [1/1] (0.00ns)   --->   "%zext_ln42_35 = zext i12 %mult_V_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3503 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i10 %trunc_ln717_235"   --->   Operation 3504 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3505 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i10 %trunc_ln717_235"   --->   Operation 3505 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln717_61 = sext i13 %trunc_ln717_236"   --->   Operation 3506 'sext' 'sext_ln717_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3507 [1/1] (1.48ns)   --->   "%sub_ln717_22 = sub i12 %zext_ln717_68, i12 %zext_ln717_72"   --->   Operation 3507 'sub' 'sub_ln717_22' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3508 [1/1] (0.00ns)   --->   "%trunc_ln717_237 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_22, i32 1, i32 11"   --->   Operation 3508 'partselect' 'trunc_ln717_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3509 [1/1] (1.48ns)   --->   "%sub_ln1171_57 = sub i12 0, i12 %zext_ln717_68"   --->   Operation 3509 'sub' 'sub_ln1171_57' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i12 %sub_ln1171_57"   --->   Operation 3510 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3511 [1/1] (1.54ns)   --->   "%sub_ln1171_58 = sub i13 %sext_ln1171_25, i13 %zext_ln717_71"   --->   Operation 3511 'sub' 'sub_ln1171_58' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3512 [1/1] (0.00ns)   --->   "%trunc_ln717_238 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_58, i32 1, i32 12"   --->   Operation 3512 'partselect' 'trunc_ln717_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3513 [1/1] (0.00ns)   --->   "%trunc_ln717_239 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_57, i32 1, i32 11"   --->   Operation 3513 'partselect' 'trunc_ln717_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i11 %trunc_ln717_239"   --->   Operation 3514 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln42_18 = sext i11 %trunc_ln717_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3515 'sext' 'sext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3516 [1/1] (0.00ns)   --->   "%zext_ln1171_72 = zext i8 %p_read_185"   --->   Operation 3516 'zext' 'zext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3517 [1/1] (0.00ns)   --->   "%zext_ln42_36 = zext i12 %mult_V_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3517 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln717_64 = sext i12 %mult_V_290"   --->   Operation 3518 'sext' 'sext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3519 [1/1] (0.00ns)   --->   "%zext_ln717_77 = zext i14 %sext_ln717_64"   --->   Operation 3519 'zext' 'zext_ln717_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i8 %trunc_ln717_242"   --->   Operation 3520 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i8 %trunc_ln717_242"   --->   Operation 3521 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln717_65 = sext i9 %trunc_ln717_243"   --->   Operation 3522 'sext' 'sext_ln717_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln717_66 = sext i9 %trunc_ln717_243"   --->   Operation 3523 'sext' 'sext_ln717_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3524 [1/1] (0.00ns)   --->   "%zext_ln717_78 = zext i9 %mult_V_307"   --->   Operation 3524 'zext' 'zext_ln717_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3525 [1/1] (0.00ns)   --->   "%zext_ln42_37 = zext i12 %mult_V_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3525 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3526 [1/1] (0.00ns)   --->   "%zext_ln717_79 = zext i10 %shl_ln717_16"   --->   Operation 3526 'zext' 'zext_ln717_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln717_67 = sext i12 %mult_V_296"   --->   Operation 3527 'sext' 'sext_ln717_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3528 [1/1] (0.00ns)   --->   "%zext_ln717_82 = zext i14 %sext_ln717_67"   --->   Operation 3528 'zext' 'zext_ln717_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln717_68 = sext i12 %trunc_ln717_245"   --->   Operation 3529 'sext' 'sext_ln717_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3530 [1/1] (0.00ns)   --->   "%zext_ln42_38 = zext i7 %mult_V_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3530 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln717_69 = sext i12 %trunc_ln717_246"   --->   Operation 3531 'sext' 'sext_ln717_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3532 [1/1] (0.00ns)   --->   "%zext_ln42_39 = zext i10 %mult_V_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3532 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3533 [1/1] (0.00ns)   --->   "%zext_ln42_40 = zext i9 %mult_V_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3533 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3534 [1/1] (0.00ns)   --->   "%shl_ln717_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_185, i5 0"   --->   Operation 3534 'bitconcatenate' 'shl_ln717_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3535 [1/1] (0.00ns)   --->   "%zext_ln717_83 = zext i13 %shl_ln717_17"   --->   Operation 3535 'zext' 'zext_ln717_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3536 [1/1] (1.53ns)   --->   "%sub_ln717_25 = sub i14 %zext_ln717_83, i14 %zext_ln717_79"   --->   Operation 3536 'sub' 'sub_ln717_25' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3537 [1/1] (0.00ns)   --->   "%trunc_ln717_247 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_25, i32 1, i32 13"   --->   Operation 3537 'partselect' 'trunc_ln717_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3538 [1/1] (0.00ns)   --->   "%mult_V_314 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_185, i3 0"   --->   Operation 3538 'bitconcatenate' 'mult_V_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3539 [1/1] (0.00ns)   --->   "%zext_ln717_85 = zext i11 %mult_V_314"   --->   Operation 3539 'zext' 'zext_ln717_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3540 [1/1] (1.48ns)   --->   "%sub_ln717_26 = sub i12 %zext_ln717_85, i12 %zext_ln717_78"   --->   Operation 3540 'sub' 'sub_ln717_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3541 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_26, i32 1, i32 11"   --->   Operation 3541 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln717_71 = sext i11 %mult_V_311"   --->   Operation 3542 'sext' 'sext_ln717_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3543 [1/1] (0.00ns)   --->   "%zext_ln717_86 = zext i14 %sext_ln717_71"   --->   Operation 3543 'zext' 'zext_ln717_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln717_72 = sext i12 %mult_V_313"   --->   Operation 3544 'sext' 'sext_ln717_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3545 [1/1] (0.00ns)   --->   "%zext_ln717_87 = zext i14 %sext_ln717_72"   --->   Operation 3545 'zext' 'zext_ln717_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln717_73 = sext i10 %mult_V_315"   --->   Operation 3546 'sext' 'sext_ln717_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3547 [1/1] (0.00ns)   --->   "%zext_ln717_88 = zext i14 %sext_ln717_73"   --->   Operation 3547 'zext' 'zext_ln717_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3548 [1/1] (1.48ns)   --->   "%sub_ln717_29 = sub i12 %zext_ln717_85, i12 %zext_ln1171_72"   --->   Operation 3548 'sub' 'sub_ln717_29' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3549 [1/1] (0.00ns)   --->   "%mult_V_317 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_29, i32 1, i32 11"   --->   Operation 3549 'partselect' 'mult_V_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln717_74 = sext i11 %mult_V_317"   --->   Operation 3550 'sext' 'sext_ln717_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3551 [1/1] (0.00ns)   --->   "%zext_ln717_89 = zext i14 %sext_ln717_74"   --->   Operation 3551 'zext' 'zext_ln717_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3552 [1/1] (0.00ns)   --->   "%zext_ln42_41 = zext i11 %mult_V_322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3552 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln717_76 = sext i12 %mult_V_323"   --->   Operation 3553 'sext' 'sext_ln717_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3554 [1/1] (0.00ns)   --->   "%zext_ln717_93 = zext i14 %sext_ln717_76"   --->   Operation 3554 'zext' 'zext_ln717_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3555 [1/1] (0.00ns)   --->   "%zext_ln717_94 = zext i14 %sext_ln717_76"   --->   Operation 3555 'zext' 'zext_ln717_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3556 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i11 %trunc_ln717_254"   --->   Operation 3556 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3557 [1/1] (0.00ns)   --->   "%zext_ln42_42 = zext i10 %mult_V_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3557 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3558 [1/1] (0.00ns)   --->   "%zext_ln42_43 = zext i10 %mult_V_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3558 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i8 %trunc_ln717_256"   --->   Operation 3559 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i8 %trunc_ln717_256"   --->   Operation 3560 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i8 %trunc_ln717_256"   --->   Operation 3561 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i8 %trunc_ln717_256"   --->   Operation 3562 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i9 %trunc_ln717_257"   --->   Operation 3563 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i10 %trunc_ln717_258"   --->   Operation 3564 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln717_78 = sext i12 %trunc_ln717_259"   --->   Operation 3565 'sext' 'sext_ln717_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln717_79 = sext i11 %trunc_ln717_260"   --->   Operation 3566 'sext' 'sext_ln717_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln717_80 = sext i10 %mult_V_341"   --->   Operation 3567 'sext' 'sext_ln717_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3568 [1/1] (0.00ns)   --->   "%zext_ln717_95 = zext i14 %sext_ln717_80"   --->   Operation 3568 'zext' 'zext_ln717_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3569 [1/1] (0.00ns)   --->   "%zext_ln42_44 = zext i11 %mult_V_342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3569 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln717_81 = sext i12 %trunc_ln717_262"   --->   Operation 3570 'sext' 'sext_ln717_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3571 [1/1] (0.00ns)   --->   "%zext_ln42_45 = zext i11 %mult_V_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3571 'zext' 'zext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln717_82 = sext i11 %mult_V_348"   --->   Operation 3572 'sext' 'sext_ln717_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3573 [1/1] (0.00ns)   --->   "%zext_ln717_96 = zext i14 %sext_ln717_82"   --->   Operation 3573 'zext' 'zext_ln717_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3574 [1/1] (0.00ns)   --->   "%zext_ln42_46 = zext i11 %mult_V_349" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3574 'zext' 'zext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i12 %trunc_ln717_264"   --->   Operation 3575 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln717_83 = sext i12 %mult_V_352"   --->   Operation 3576 'sext' 'sext_ln717_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3577 [1/1] (0.00ns)   --->   "%zext_ln717_100 = zext i14 %sext_ln717_83"   --->   Operation 3577 'zext' 'zext_ln717_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln717_85 = sext i9 %trunc_ln717_266"   --->   Operation 3578 'sext' 'sext_ln717_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3579 [1/1] (0.00ns)   --->   "%sext_ln717_86 = sext i9 %trunc_ln717_266"   --->   Operation 3579 'sext' 'sext_ln717_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3580 [1/1] (0.00ns)   --->   "%zext_ln717_101 = zext i12 %mult_V_354"   --->   Operation 3580 'zext' 'zext_ln717_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3581 [1/1] (0.00ns)   --->   "%zext_ln717_102 = zext i11 %mult_V_357"   --->   Operation 3581 'zext' 'zext_ln717_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln717_87 = sext i12 %mult_V_358"   --->   Operation 3582 'sext' 'sext_ln717_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln717_104 = zext i14 %sext_ln717_87"   --->   Operation 3583 'zext' 'zext_ln717_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3584 [1/1] (0.00ns)   --->   "%zext_ln42_48 = zext i12 %mult_V_364" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3584 'zext' 'zext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i11 %trunc_ln717_268"   --->   Operation 3585 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln42_19 = sext i11 %trunc_ln717_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3586 'sext' 'sext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3587 [1/1] (0.00ns)   --->   "%zext_ln42_49 = zext i12 %mult_V_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3587 'zext' 'zext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i10 %trunc_ln717_270"   --->   Operation 3588 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln717_88 = sext i8 %trunc_ln717_271"   --->   Operation 3589 'sext' 'sext_ln717_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln717_89 = sext i10 %mult_V_376"   --->   Operation 3590 'sext' 'sext_ln717_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3591 [1/1] (0.00ns)   --->   "%zext_ln717_107 = zext i14 %sext_ln717_89"   --->   Operation 3591 'zext' 'zext_ln717_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3592 [1/1] (0.00ns)   --->   "%zext_ln42_50 = zext i12 %mult_V_380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3592 'zext' 'zext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i13 %trunc_ln717_273"   --->   Operation 3593 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3594 [1/1] (0.00ns)   --->   "%zext_ln1171_91 = zext i8 %p_read_182"   --->   Operation 3594 'zext' 'zext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3595 [1/1] (0.00ns)   --->   "%zext_ln42_51 = zext i11 %mult_V_384" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3595 'zext' 'zext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3596 [1/1] (0.00ns)   --->   "%zext_ln42_52 = zext i12 %mult_V_385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3596 'zext' 'zext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln1171_148 = sext i12 %trunc_ln717_274"   --->   Operation 3597 'sext' 'sext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3598 [1/1] (0.00ns)   --->   "%sext_ln717_90 = sext i10 %trunc_ln717_275"   --->   Operation 3598 'sext' 'sext_ln717_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln717_91 = sext i10 %trunc_ln717_275"   --->   Operation 3599 'sext' 'sext_ln717_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3600 [1/1] (0.00ns)   --->   "%zext_ln42_53 = zext i9 %mult_V_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3600 'zext' 'zext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3601 [1/1] (0.00ns)   --->   "%sext_ln717_92 = sext i12 %trunc_ln717_276"   --->   Operation 3601 'sext' 'sext_ln717_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3602 [1/1] (0.00ns)   --->   "%zext_ln717_111 = zext i12 %mult_V_390"   --->   Operation 3602 'zext' 'zext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3603 [1/1] (0.00ns)   --->   "%zext_ln717_112 = zext i11 %mult_V_392"   --->   Operation 3603 'zext' 'zext_ln717_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i11 %trunc_ln717_278"   --->   Operation 3604 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln717_94 = sext i11 %trunc_ln717_280"   --->   Operation 3605 'sext' 'sext_ln717_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln717_96 = sext i11 %mult_V_402"   --->   Operation 3606 'sext' 'sext_ln717_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3607 [1/1] (0.00ns)   --->   "%zext_ln717_114 = zext i14 %sext_ln717_96"   --->   Operation 3607 'zext' 'zext_ln717_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i10 %trunc_ln717_283"   --->   Operation 3608 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3609 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i10 %trunc_ln717_283"   --->   Operation 3609 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3610 [1/1] (1.30ns)   --->   "%sub_ln1171_81 = sub i9 0, i9 %zext_ln1171_91"   --->   Operation 3610 'sub' 'sub_ln1171_81' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3611 [1/1] (0.00ns)   --->   "%trunc_ln717_284 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_81, i32 1, i32 8"   --->   Operation 3611 'partselect' 'trunc_ln717_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i8 %trunc_ln717_284"   --->   Operation 3612 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3613 [1/1] (0.00ns)   --->   "%sext_ln717_97 = sext i13 %trunc_ln717_285"   --->   Operation 3613 'sext' 'sext_ln717_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln717_98 = sext i12 %mult_V_412"   --->   Operation 3614 'sext' 'sext_ln717_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3615 [1/1] (0.00ns)   --->   "%zext_ln717_115 = zext i14 %sext_ln717_98"   --->   Operation 3615 'zext' 'zext_ln717_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3616 [1/1] (0.00ns)   --->   "%zext_ln717_116 = zext i12 %mult_V_413"   --->   Operation 3616 'zext' 'zext_ln717_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3617 [1/1] (0.00ns)   --->   "%zext_ln42_54 = zext i11 %mult_V_415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3617 'zext' 'zext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln717_99 = sext i9 %trunc_ln717_287"   --->   Operation 3618 'sext' 'sext_ln717_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln717_100 = sext i9 %trunc_ln717_287"   --->   Operation 3619 'sext' 'sext_ln717_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln717_101 = sext i9 %trunc_ln717_287"   --->   Operation 3620 'sext' 'sext_ln717_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3621 [1/1] (0.00ns)   --->   "%zext_ln42_55 = zext i11 %mult_V_419" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3621 'zext' 'zext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i10 %trunc_ln717_288"   --->   Operation 3622 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln717_102 = sext i12 %trunc_ln717_289"   --->   Operation 3623 'sext' 'sext_ln717_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3624 [1/1] (0.00ns)   --->   "%zext_ln42_56 = zext i10 %mult_V_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3624 'zext' 'zext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln717_103 = sext i11 %mult_V_430"   --->   Operation 3625 'sext' 'sext_ln717_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3626 [1/1] (0.00ns)   --->   "%zext_ln717_122 = zext i14 %sext_ln717_103"   --->   Operation 3626 'zext' 'zext_ln717_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln717_104 = sext i13 %trunc_ln717_291"   --->   Operation 3627 'sext' 'sext_ln717_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3628 [1/1] (0.00ns)   --->   "%zext_ln42_57 = zext i12 %mult_V_435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3628 'zext' 'zext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3629 [1/1] (0.00ns)   --->   "%zext_ln42_58 = zext i9 %mult_V_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3629 'zext' 'zext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3630 [1/1] (0.00ns)   --->   "%zext_ln42_60 = zext i7 %mult_V_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3630 'zext' 'zext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3631 [1/1] (0.00ns)   --->   "%zext_ln42_61 = zext i11 %mult_V_441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3631 'zext' 'zext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3632 [1/1] (0.00ns)   --->   "%zext_ln42_62 = zext i10 %mult_V_442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3632 'zext' 'zext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i12 %trunc_ln717_293"   --->   Operation 3633 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln717_106 = sext i10 %mult_V_449"   --->   Operation 3634 'sext' 'sext_ln717_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3635 [1/1] (0.00ns)   --->   "%zext_ln717_127 = zext i14 %sext_ln717_106"   --->   Operation 3635 'zext' 'zext_ln717_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln717_107 = sext i11 %mult_V_450"   --->   Operation 3636 'sext' 'sext_ln717_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3637 [1/1] (0.00ns)   --->   "%zext_ln717_129 = zext i14 %sext_ln717_107"   --->   Operation 3637 'zext' 'zext_ln717_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln717_108 = sext i11 %trunc_ln717_296"   --->   Operation 3638 'sext' 'sext_ln717_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3639 [1/1] (0.00ns)   --->   "%zext_ln42_63 = zext i7 %mult_V_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3639 'zext' 'zext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3640 [1/1] (0.00ns)   --->   "%zext_ln42_64 = zext i7 %mult_V_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3640 'zext' 'zext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i12 %trunc_ln717_297"   --->   Operation 3641 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3642 [1/1] (0.00ns)   --->   "%zext_ln1171_107 = zext i9 %mult_V_448"   --->   Operation 3642 'zext' 'zext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i12 %trunc_ln717_298"   --->   Operation 3643 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i12 %trunc_ln717_299"   --->   Operation 3644 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln42_20 = sext i11 %trunc_ln717_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3645 'sext' 'sext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3646 [1/1] (0.00ns)   --->   "%zext_ln42_65 = zext i11 %mult_V_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3646 'zext' 'zext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3647 [1/1] (0.00ns)   --->   "%zext_ln42_66 = zext i11 %mult_V_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3647 'zext' 'zext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln717_109 = sext i12 %mult_V_473"   --->   Operation 3648 'sext' 'sext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3649 [1/1] (0.00ns)   --->   "%zext_ln717_132 = zext i14 %sext_ln717_109"   --->   Operation 3649 'zext' 'zext_ln717_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3650 [1/1] (1.36ns)   --->   "%sub_ln1171_90 = sub i10 0, i10 %zext_ln1171_107"   --->   Operation 3650 'sub' 'sub_ln1171_90' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3651 [1/1] (0.00ns)   --->   "%trunc_ln717_302 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_90, i32 1, i32 9"   --->   Operation 3651 'partselect' 'trunc_ln717_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i9 %trunc_ln717_302"   --->   Operation 3652 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i12 %trunc_ln717_303"   --->   Operation 3653 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln1171_162 = sext i10 %trunc_ln717_304"   --->   Operation 3654 'sext' 'sext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln717_110 = sext i11 %trunc_ln717_305"   --->   Operation 3655 'sext' 'sext_ln717_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln717_112 = sext i12 %mult_V_481"   --->   Operation 3656 'sext' 'sext_ln717_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3657 [1/1] (0.00ns)   --->   "%zext_ln717_136 = zext i14 %sext_ln717_112"   --->   Operation 3657 'zext' 'zext_ln717_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i8 %trunc_ln717_307"   --->   Operation 3658 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i13 %trunc_ln717_308"   --->   Operation 3659 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i12 %trunc_ln717_309"   --->   Operation 3660 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln717_113 = sext i9 %trunc_ln717_310"   --->   Operation 3661 'sext' 'sext_ln717_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3662 [1/1] (0.00ns)   --->   "%zext_ln717_137 = zext i11 %mult_V_488"   --->   Operation 3662 'zext' 'zext_ln717_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3663 [1/1] (0.00ns)   --->   "%zext_ln42_68 = zext i11 %mult_V_488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3663 'zext' 'zext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln1171_166 = sext i12 %trunc_ln717_311"   --->   Operation 3664 'sext' 'sext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln42_21 = sext i13 %trunc_ln717_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3665 'sext' 'sext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3666 [1/1] (0.00ns)   --->   "%zext_ln42_69 = zext i13 %mult_V_494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3666 'zext' 'zext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln717_114 = sext i13 %trunc_ln717_313"   --->   Operation 3667 'sext' 'sext_ln717_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln717_115 = sext i13 %mult_V_499"   --->   Operation 3668 'sext' 'sext_ln717_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3669 [1/1] (0.00ns)   --->   "%zext_ln717_141 = zext i14 %sext_ln717_115"   --->   Operation 3669 'zext' 'zext_ln717_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3670 [1/1] (0.00ns)   --->   "%zext_ln42_70 = zext i9 %mult_V_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3670 'zext' 'zext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3671 [1/1] (0.00ns)   --->   "%sext_ln717_116 = sext i12 %mult_V_506"   --->   Operation 3671 'sext' 'sext_ln717_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3672 [1/1] (0.00ns)   --->   "%zext_ln717_145 = zext i14 %sext_ln717_116"   --->   Operation 3672 'zext' 'zext_ln717_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln717_117 = sext i13 %mult_V_510"   --->   Operation 3673 'sext' 'sext_ln717_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3674 [1/1] (0.00ns)   --->   "%zext_ln717_147 = zext i14 %sext_ln717_117"   --->   Operation 3674 'zext' 'zext_ln717_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3675 [1/1] (0.00ns)   --->   "%zext_ln1171_117 = zext i8 %p_read_178"   --->   Operation 3675 'zext' 'zext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3676 [1/1] (0.00ns)   --->   "%zext_ln717_149 = zext i11 %mult_V_513"   --->   Operation 3676 'zext' 'zext_ln717_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3677 [1/1] (0.00ns)   --->   "%zext_ln42_71 = zext i11 %mult_V_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3677 'zext' 'zext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3678 [1/1] (0.00ns)   --->   "%zext_ln42_72 = zext i11 %mult_V_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3678 'zext' 'zext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3679 [1/1] (0.00ns)   --->   "%zext_ln1171_120 = zext i9 %mult_V_520"   --->   Operation 3679 'zext' 'zext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln1171_167 = sext i9 %trunc_ln717_317"   --->   Operation 3680 'sext' 'sext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln1171_168 = sext i9 %trunc_ln717_317"   --->   Operation 3681 'sext' 'sext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i12 %sub_ln1171_100"   --->   Operation 3682 'sext' 'sext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3683 [1/1] (1.54ns)   --->   "%sub_ln1171_101 = sub i13 %sext_ln1171_34, i13 %zext_ln1171_120"   --->   Operation 3683 'sub' 'sub_ln1171_101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3684 [1/1] (0.00ns)   --->   "%trunc_ln717_318 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_101, i32 1, i32 12"   --->   Operation 3684 'partselect' 'trunc_ln717_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln717_118 = sext i12 %trunc_ln717_318"   --->   Operation 3685 'sext' 'sext_ln717_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3686 [1/1] (0.00ns)   --->   "%zext_ln42_73 = zext i9 %mult_V_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3686 'zext' 'zext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3687 [1/1] (0.00ns)   --->   "%zext_ln42_74 = zext i9 %mult_V_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3687 'zext' 'zext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln717_120 = sext i8 %trunc_ln717_320"   --->   Operation 3688 'sext' 'sext_ln717_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln717_122 = sext i12 %mult_V_532"   --->   Operation 3689 'sext' 'sext_ln717_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3690 [1/1] (0.00ns)   --->   "%zext_ln717_155 = zext i14 %sext_ln717_122"   --->   Operation 3690 'zext' 'zext_ln717_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3691 [1/1] (1.54ns)   --->   "%sub_ln717_51 = sub i13 %zext_ln717_154, i13 %zext_ln1171_117"   --->   Operation 3691 'sub' 'sub_ln717_51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3692 [1/1] (0.00ns)   --->   "%mult_V_535 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_51, i32 1, i32 12"   --->   Operation 3692 'partselect' 'mult_V_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3693 [1/1] (0.00ns)   --->   "%sext_ln717_123 = sext i12 %mult_V_535"   --->   Operation 3693 'sext' 'sext_ln717_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3694 [1/1] (0.00ns)   --->   "%zext_ln717_156 = zext i14 %sext_ln717_123"   --->   Operation 3694 'zext' 'zext_ln717_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln42_22 = sext i10 %trunc_ln717_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3695 'sext' 'sext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3696 [1/1] (1.54ns)   --->   "%sub_ln717_52 = sub i13 %zext_ln717_154, i13 %zext_ln1171_120"   --->   Operation 3696 'sub' 'sub_ln717_52' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3697 [1/1] (0.00ns)   --->   "%mult_V_540 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_52, i32 1, i32 12"   --->   Operation 3697 'partselect' 'mult_V_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln717_124 = sext i12 %mult_V_540"   --->   Operation 3698 'sext' 'sext_ln717_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3699 [1/1] (0.00ns)   --->   "%zext_ln717_157 = zext i14 %sext_ln717_124"   --->   Operation 3699 'zext' 'zext_ln717_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3700 [1/1] (1.54ns)   --->   "%sub_ln1171_436 = sub i13 %zext_ln1171_117, i13 %zext_ln717_154"   --->   Operation 3700 'sub' 'sub_ln1171_436' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3701 [1/1] (0.00ns)   --->   "%trunc_ln717_326 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_436, i32 1, i32 12"   --->   Operation 3701 'partselect' 'trunc_ln717_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3702 [1/1] (0.00ns)   --->   "%sext_ln1171_169 = sext i12 %trunc_ln717_326"   --->   Operation 3702 'sext' 'sext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3703 [1/1] (0.00ns)   --->   "%zext_ln717_158 = zext i11 %mult_V_544"   --->   Operation 3703 'zext' 'zext_ln717_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3704 [1/1] (0.00ns)   --->   "%zext_ln42_75 = zext i9 %mult_V_545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3704 'zext' 'zext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln1171_170 = sext i12 %trunc_ln717_327"   --->   Operation 3705 'sext' 'sext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3706 [1/1] (0.00ns)   --->   "%sext_ln717_125 = sext i10 %trunc_ln717_328"   --->   Operation 3706 'sext' 'sext_ln717_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3707 [1/1] (0.00ns)   --->   "%zext_ln717_161 = zext i11 %mult_V_550"   --->   Operation 3707 'zext' 'zext_ln717_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3708 [1/1] (0.00ns)   --->   "%zext_ln42_76 = zext i11 %mult_V_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3708 'zext' 'zext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3709 [1/1] (0.00ns)   --->   "%zext_ln42_77 = zext i7 %mult_V_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3709 'zext' 'zext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3710 [1/1] (0.00ns)   --->   "%zext_ln42_78 = zext i7 %mult_V_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3710 'zext' 'zext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3711 [1/1] (0.00ns)   --->   "%zext_ln42_79 = zext i11 %mult_V_556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3711 'zext' 'zext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3712 [1/1] (0.00ns)   --->   "%zext_ln42_80 = zext i12 %mult_V_560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3712 'zext' 'zext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3713 [1/1] (0.00ns)   --->   "%zext_ln717_163 = zext i12 %mult_V_561"   --->   Operation 3713 'zext' 'zext_ln717_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln717_126 = sext i11 %mult_V_562"   --->   Operation 3714 'sext' 'sext_ln717_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3715 [1/1] (0.00ns)   --->   "%zext_ln717_164 = zext i14 %sext_ln717_126"   --->   Operation 3715 'zext' 'zext_ln717_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln1171_171 = sext i11 %trunc_ln717_330"   --->   Operation 3716 'sext' 'sext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln42_23 = sext i11 %trunc_ln717_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3717 'sext' 'sext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3718 [1/1] (0.00ns)   --->   "%zext_ln42_81 = zext i10 %mult_V_565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3718 'zext' 'zext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3719 [1/1] (0.00ns)   --->   "%sext_ln1171_172 = sext i12 %trunc_ln717_332"   --->   Operation 3719 'sext' 'sext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln1171_173 = sext i12 %trunc_ln717_333"   --->   Operation 3720 'sext' 'sext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln1171_174 = sext i10 %trunc_ln717_334"   --->   Operation 3721 'sext' 'sext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3722 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i13 %trunc_ln717_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3722 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln1171_175 = sext i12 %trunc_ln717_336"   --->   Operation 3723 'sext' 'sext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3724 [1/1] (0.00ns)   --->   "%zext_ln1171_134 = zext i8 %p_read_176"   --->   Operation 3724 'zext' 'zext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3725 [1/1] (0.00ns)   --->   "%zext_ln717_165 = zext i11 %mult_V_576"   --->   Operation 3725 'zext' 'zext_ln717_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3726 [1/1] (0.00ns)   --->   "%zext_ln42_82 = zext i10 %mult_V_577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3726 'zext' 'zext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3727 [1/1] (0.00ns)   --->   "%zext_ln42_83 = zext i7 %mult_V_578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3727 'zext' 'zext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln1171_176 = sext i12 %trunc_ln717_337"   --->   Operation 3728 'sext' 'sext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i8 %trunc_ln717_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3729 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3730 [1/1] (1.41ns)   --->   "%add_ln717_42 = add i11 %zext_ln717_166, i11 %zext_ln1171_134"   --->   Operation 3730 'add' 'add_ln717_42' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3731 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_42, i32 1, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3731 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln717_127 = sext i13 %trunc_ln717_339"   --->   Operation 3732 'sext' 'sext_ln717_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln717_128 = sext i12 %mult_V_588"   --->   Operation 3733 'sext' 'sext_ln717_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3734 [1/1] (0.00ns)   --->   "%zext_ln717_168 = zext i14 %sext_ln717_128"   --->   Operation 3734 'zext' 'zext_ln717_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln717_129 = sext i11 %mult_V_589"   --->   Operation 3735 'sext' 'sext_ln717_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3736 [1/1] (0.00ns)   --->   "%zext_ln717_171 = zext i14 %sext_ln717_129"   --->   Operation 3736 'zext' 'zext_ln717_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3737 [1/1] (0.00ns)   --->   "%sext_ln1171_177 = sext i12 %trunc_ln717_342"   --->   Operation 3737 'sext' 'sext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln1171_178 = sext i9 %trunc_ln717_343"   --->   Operation 3738 'sext' 'sext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln1171_179 = sext i9 %trunc_ln717_343"   --->   Operation 3739 'sext' 'sext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3740 [1/1] (1.41ns)   --->   "%sub_ln1171_439 = sub i11 %zext_ln1171_134, i11 %zext_ln717_166"   --->   Operation 3740 'sub' 'sub_ln1171_439' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3741 [1/1] (0.00ns)   --->   "%trunc_ln717_344 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_439, i32 1, i32 10"   --->   Operation 3741 'partselect' 'trunc_ln717_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln717_130 = sext i10 %trunc_ln717_344"   --->   Operation 3742 'sext' 'sext_ln717_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln717_131 = sext i12 %mult_V_595"   --->   Operation 3743 'sext' 'sext_ln717_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3744 [1/1] (0.00ns)   --->   "%zext_ln717_172 = zext i14 %sext_ln717_131"   --->   Operation 3744 'zext' 'zext_ln717_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i11 %trunc_ln717_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3745 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3746 [1/1] (0.00ns)   --->   "%zext_ln717_173 = zext i11 %mult_V_600"   --->   Operation 3746 'zext' 'zext_ln717_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3747 [1/1] (0.00ns)   --->   "%zext_ln42_84 = zext i11 %mult_V_600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3747 'zext' 'zext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i11 %trunc_ln717_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3748 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i11 %trunc_ln717_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3749 'sext' 'sext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3750 [1/1] (0.00ns)   --->   "%zext_ln42_87 = zext i8 %p_read_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3750 'zext' 'zext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3751 [1/1] (0.00ns)   --->   "%shl_ln717_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_175, i5 0"   --->   Operation 3751 'bitconcatenate' 'shl_ln717_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3752 [1/1] (0.00ns)   --->   "%zext_ln717_174 = zext i13 %shl_ln717_31"   --->   Operation 3752 'zext' 'zext_ln717_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3753 [1/1] (0.00ns)   --->   "%zext_ln717_176 = zext i11 %shl_ln717_32"   --->   Operation 3753 'zext' 'zext_ln717_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3754 [1/1] (1.53ns)   --->   "%sub_ln717_57 = sub i14 %zext_ln717_174, i14 %zext_ln717_176"   --->   Operation 3754 'sub' 'sub_ln717_57' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3755 [1/1] (0.00ns)   --->   "%mult_V_610 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_57, i32 1, i32 13"   --->   Operation 3755 'partselect' 'mult_V_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln717_132 = sext i13 %mult_V_610"   --->   Operation 3756 'sext' 'sext_ln717_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3757 [1/1] (0.00ns)   --->   "%zext_ln717_177 = zext i14 %sext_ln717_132"   --->   Operation 3757 'zext' 'zext_ln717_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3758 [1/1] (0.00ns)   --->   "%sext_ln1171_180 = sext i12 %trunc_ln717_350"   --->   Operation 3758 'sext' 'sext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln1171_181 = sext i8 %trunc_ln717_351"   --->   Operation 3759 'sext' 'sext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln1171_182 = sext i8 %trunc_ln717_351"   --->   Operation 3760 'sext' 'sext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3761 [1/1] (0.00ns)   --->   "%zext_ln717_180 = zext i11 %mult_V_616"   --->   Operation 3761 'zext' 'zext_ln717_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3762 [1/1] (1.53ns)   --->   "%add_ln717_45 = add i14 %zext_ln717_174, i14 %zext_ln42_85"   --->   Operation 3762 'add' 'add_ln717_45' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3763 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_45, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3763 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3764 [1/1] (0.00ns)   --->   "%zext_ln42_90 = zext i12 %mult_V_620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3764 'zext' 'zext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3765 [1/1] (0.00ns)   --->   "%zext_ln717_182 = zext i10 %shl_ln717_35"   --->   Operation 3765 'zext' 'zext_ln717_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3766 [1/1] (1.41ns)   --->   "%add_ln717_47 = add i11 %zext_ln717_182, i11 %zext_ln42_87"   --->   Operation 3766 'add' 'add_ln717_47' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3767 [1/1] (0.00ns)   --->   "%mult_V_621 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_47, i32 1, i32 10"   --->   Operation 3767 'partselect' 'mult_V_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3768 [1/1] (0.00ns)   --->   "%zext_ln42_91 = zext i10 %mult_V_621" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3768 'zext' 'zext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln1171_183 = sext i11 %trunc_ln717_353"   --->   Operation 3769 'sext' 'sext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3770 [1/1] (0.00ns)   --->   "%sext_ln1171_184 = sext i13 %trunc_ln717_354"   --->   Operation 3770 'sext' 'sext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln717_136 = sext i13 %trunc_ln717_355"   --->   Operation 3771 'sext' 'sext_ln717_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3772 [1/1] (0.00ns)   --->   "%zext_ln42_92 = zext i11 %mult_V_626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3772 'zext' 'zext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3773 [1/1] (0.00ns)   --->   "%sext_ln717_137 = sext i11 %mult_V_630"   --->   Operation 3773 'sext' 'sext_ln717_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3774 [1/1] (0.00ns)   --->   "%zext_ln717_183 = zext i14 %sext_ln717_137"   --->   Operation 3774 'zext' 'zext_ln717_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3775 [1/1] (1.41ns)   --->   "%sub_ln717_59 = sub i11 %zext_ln717_182, i11 %zext_ln42_87"   --->   Operation 3775 'sub' 'sub_ln717_59' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3776 [1/1] (0.00ns)   --->   "%mult_V_633 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_59, i32 1, i32 10"   --->   Operation 3776 'partselect' 'mult_V_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3777 [1/1] (0.00ns)   --->   "%sext_ln717_139 = sext i10 %mult_V_633"   --->   Operation 3777 'sext' 'sext_ln717_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3778 [1/1] (0.00ns)   --->   "%zext_ln717_184 = zext i14 %sext_ln717_139"   --->   Operation 3778 'zext' 'zext_ln717_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3779 [1/1] (0.00ns)   --->   "%sext_ln717_140 = sext i12 %trunc_ln717_359"   --->   Operation 3779 'sext' 'sext_ln717_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3780 [1/1] (1.53ns)   --->   "%add_ln717_49 = add i14 %zext_ln717_174, i14 %zext_ln717_176"   --->   Operation 3780 'add' 'add_ln717_49' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3781 [1/1] (0.00ns)   --->   "%mult_V_636 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_49, i32 1, i32 13"   --->   Operation 3781 'partselect' 'mult_V_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3782 [1/1] (0.00ns)   --->   "%zext_ln42_93 = zext i13 %mult_V_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3782 'zext' 'zext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln717_141 = sext i12 %trunc_ln717_360"   --->   Operation 3783 'sext' 'sext_ln717_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3784 [1/1] (0.00ns)   --->   "%zext_ln717_188 = zext i14 %sext_ln717_141"   --->   Operation 3784 'zext' 'zext_ln717_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3785 [1/1] (0.00ns)   --->   "%sext_ln717_142 = sext i13 %trunc_ln717_361"   --->   Operation 3785 'sext' 'sext_ln717_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3786 [1/1] (0.00ns)   --->   "%zext_ln42_94 = zext i7 %mult_V_645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3786 'zext' 'zext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3787 [1/1] (0.00ns)   --->   "%zext_ln42_95 = zext i7 %mult_V_645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3787 'zext' 'zext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3788 [1/1] (0.00ns)   --->   "%zext_ln42_96 = zext i7 %mult_V_645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3788 'zext' 'zext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln717_144 = sext i8 %trunc_ln717_363"   --->   Operation 3789 'sext' 'sext_ln717_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3790 [1/1] (0.00ns)   --->   "%zext_ln42_97 = zext i11 %mult_V_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3790 'zext' 'zext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln717_145 = sext i13 %trunc_ln717_365"   --->   Operation 3791 'sext' 'sext_ln717_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3792 [1/1] (0.00ns)   --->   "%zext_ln42_98 = zext i10 %mult_V_652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3792 'zext' 'zext_ln42_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln1171_186 = sext i10 %trunc_ln717_366"   --->   Operation 3793 'sext' 'sext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln717_146 = sext i12 %trunc_ln717_367"   --->   Operation 3794 'sext' 'sext_ln717_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3795 [1/1] (0.00ns)   --->   "%zext_ln42_99 = zext i12 %mult_V_659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3795 'zext' 'zext_ln42_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3796 [1/1] (0.00ns)   --->   "%zext_ln717_193 = zext i12 %mult_V_660"   --->   Operation 3796 'zext' 'zext_ln717_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3797 [1/1] (0.00ns)   --->   "%zext_ln42_100 = zext i12 %mult_V_663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3797 'zext' 'zext_ln42_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3798 [1/1] (0.00ns)   --->   "%zext_ln42_101 = zext i11 %mult_V_665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3798 'zext' 'zext_ln42_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln717_147 = sext i12 %mult_V_667"   --->   Operation 3799 'sext' 'sext_ln717_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3800 [1/1] (0.00ns)   --->   "%zext_ln717_194 = zext i14 %sext_ln717_147"   --->   Operation 3800 'zext' 'zext_ln717_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln717_148 = sext i10 %trunc_ln717_369"   --->   Operation 3801 'sext' 'sext_ln717_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3802 [1/1] (0.00ns)   --->   "%zext_ln717_195 = zext i14 %sext_ln717_148"   --->   Operation 3802 'zext' 'zext_ln717_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3803 [1/1] (0.00ns)   --->   "%zext_ln717_196 = zext i12 %mult_V_670"   --->   Operation 3803 'zext' 'zext_ln717_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln1171_187 = sext i12 %trunc_ln717_370"   --->   Operation 3804 'sext' 'sext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln717_149 = sext i12 %trunc_ln717_371"   --->   Operation 3805 'sext' 'sext_ln717_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3806 [1/1] (0.00ns)   --->   "%zext_ln42_102 = zext i11 %mult_V_675" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3806 'zext' 'zext_ln42_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3807 [1/1] (0.00ns)   --->   "%zext_ln717_201 = zext i12 %mult_V_679"   --->   Operation 3807 'zext' 'zext_ln717_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3808 [1/1] (0.00ns)   --->   "%zext_ln717_202 = zext i12 %mult_V_679"   --->   Operation 3808 'zext' 'zext_ln717_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln1171_188 = sext i10 %trunc_ln717_373"   --->   Operation 3809 'sext' 'sext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln717_153 = sext i12 %mult_V_684"   --->   Operation 3810 'sext' 'sext_ln717_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3811 [1/1] (0.00ns)   --->   "%zext_ln717_204 = zext i14 %sext_ln717_153"   --->   Operation 3811 'zext' 'zext_ln717_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3812 [1/1] (0.00ns)   --->   "%sext_ln717_154 = sext i13 %trunc_ln717_377"   --->   Operation 3812 'sext' 'sext_ln717_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3813 [1/1] (0.00ns)   --->   "%zext_ln717_206 = zext i12 %mult_V_692"   --->   Operation 3813 'zext' 'zext_ln717_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3814 [1/1] (0.00ns)   --->   "%zext_ln42_104 = zext i11 %mult_V_693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3814 'zext' 'zext_ln42_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln717_155 = sext i12 %trunc_ln717_378"   --->   Operation 3815 'sext' 'sext_ln717_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3816 [1/1] (0.00ns)   --->   "%zext_ln42_105 = zext i11 %mult_V_698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3816 'zext' 'zext_ln42_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln1171_189 = sext i12 %trunc_ln717_379"   --->   Operation 3817 'sext' 'sext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3818 [1/1] (0.00ns)   --->   "%sext_ln717_156 = sext i12 %trunc_ln717_380"   --->   Operation 3818 'sext' 'sext_ln717_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3819 [1/1] (0.00ns)   --->   "%zext_ln717_208 = zext i8 %p_read_172"   --->   Operation 3819 'zext' 'zext_ln717_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3820 [1/1] (0.00ns)   --->   "%zext_ln717_210 = zext i8 %p_read_172"   --->   Operation 3820 'zext' 'zext_ln717_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3821 [1/1] (0.00ns)   --->   "%zext_ln717_211 = zext i8 %p_read_172"   --->   Operation 3821 'zext' 'zext_ln717_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3822 [1/1] (0.00ns)   --->   "%zext_ln42_106 = zext i7 %mult_V_704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3822 'zext' 'zext_ln42_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln717_158 = sext i12 %mult_V_705"   --->   Operation 3823 'sext' 'sext_ln717_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3824 [1/1] (0.00ns)   --->   "%zext_ln717_216 = zext i14 %sext_ln717_158"   --->   Operation 3824 'zext' 'zext_ln717_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3825 [1/1] (1.30ns)   --->   "%sub_ln1171_134 = sub i9 0, i9 %zext_ln717_211"   --->   Operation 3825 'sub' 'sub_ln1171_134' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3826 [1/1] (0.00ns)   --->   "%trunc_ln717_383 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_134, i32 1, i32 8"   --->   Operation 3826 'partselect' 'trunc_ln717_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln1171_190 = sext i8 %trunc_ln717_383"   --->   Operation 3827 'sext' 'sext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i13 %sub_ln1171_135"   --->   Operation 3828 'sext' 'sext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3829 [1/1] (0.00ns)   --->   "%zext_ln1171_152 = zext i9 %mult_V_712"   --->   Operation 3829 'zext' 'zext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3830 [1/1] (1.53ns)   --->   "%sub_ln1171_136 = sub i14 %sext_ln1171_43, i14 %zext_ln1171_152"   --->   Operation 3830 'sub' 'sub_ln1171_136' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3831 [1/1] (0.00ns)   --->   "%trunc_ln717_384 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_136, i32 1, i32 13"   --->   Operation 3831 'partselect' 'trunc_ln717_384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3832 [1/1] (1.48ns)   --->   "%add_ln717_56 = add i12 %zext_ln717_218, i12 %zext_ln717_210"   --->   Operation 3832 'add' 'add_ln717_56' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3833 [1/1] (0.00ns)   --->   "%mult_V_710 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_56, i32 1, i32 11"   --->   Operation 3833 'partselect' 'mult_V_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3834 [1/1] (0.00ns)   --->   "%zext_ln42_108 = zext i11 %mult_V_710" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3834 'zext' 'zext_ln42_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i9 %trunc_ln717_385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3835 'sext' 'sext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i9 %trunc_ln717_385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3836 'sext' 'sext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3837 [1/1] (0.00ns)   --->   "%zext_ln42_109 = zext i9 %mult_V_712" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3837 'zext' 'zext_ln42_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3838 [1/1] (0.00ns)   --->   "%sext_ln1171_191 = sext i12 %trunc_ln717_386"   --->   Operation 3838 'sext' 'sext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3839 [1/1] (0.00ns)   --->   "%sext_ln1171_193 = sext i11 %trunc_ln717_388"   --->   Operation 3839 'sext' 'sext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3840 [1/1] (1.53ns)   --->   "%sub_ln1171_141 = sub i14 %sext_ln1171_43, i14 %zext_ln717_208"   --->   Operation 3840 'sub' 'sub_ln1171_141' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3841 [1/1] (0.00ns)   --->   "%trunc_ln717_389 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_141, i32 1, i32 13"   --->   Operation 3841 'partselect' 'trunc_ln717_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3842 [1/1] (0.00ns)   --->   "%sext_ln717_160 = sext i13 %trunc_ln717_389"   --->   Operation 3842 'sext' 'sext_ln717_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3843 [1/1] (0.00ns)   --->   "%zext_ln717_219 = zext i12 %mult_V_723"   --->   Operation 3843 'zext' 'zext_ln717_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3844 [1/1] (1.48ns)   --->   "%sub_ln717_68 = sub i12 %zext_ln717_218, i12 %zext_ln717_210"   --->   Operation 3844 'sub' 'sub_ln717_68' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3845 [1/1] (0.00ns)   --->   "%mult_V_725 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_68, i32 1, i32 11"   --->   Operation 3845 'partselect' 'mult_V_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln717_161 = sext i11 %mult_V_725"   --->   Operation 3846 'sext' 'sext_ln717_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3847 [1/1] (0.00ns)   --->   "%zext_ln717_220 = zext i14 %sext_ln717_161"   --->   Operation 3847 'zext' 'zext_ln717_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln717_162 = sext i11 %mult_V_726"   --->   Operation 3848 'sext' 'sext_ln717_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3849 [1/1] (0.00ns)   --->   "%zext_ln717_221 = zext i14 %sext_ln717_162"   --->   Operation 3849 'zext' 'zext_ln717_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3850 [1/1] (0.00ns)   --->   "%zext_ln42_110 = zext i11 %mult_V_727" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3850 'zext' 'zext_ln42_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3851 [1/1] (0.00ns)   --->   "%zext_ln717_222 = zext i12 %mult_V_728"   --->   Operation 3851 'zext' 'zext_ln717_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln717_165 = sext i12 %mult_V_736"   --->   Operation 3852 'sext' 'sext_ln717_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3853 [1/1] (0.00ns)   --->   "%zext_ln717_229 = zext i14 %sext_ln717_165"   --->   Operation 3853 'zext' 'zext_ln717_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3854 [1/1] (0.00ns)   --->   "%sext_ln717_166 = sext i13 %trunc_ln717_396"   --->   Operation 3854 'sext' 'sext_ln717_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3855 [1/1] (0.00ns)   --->   "%zext_ln42_111 = zext i11 %mult_V_738" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3855 'zext' 'zext_ln42_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln717_168 = sext i12 %mult_V_740"   --->   Operation 3856 'sext' 'sext_ln717_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3857 [1/1] (0.00ns)   --->   "%zext_ln717_230 = zext i14 %sext_ln717_168"   --->   Operation 3857 'zext' 'zext_ln717_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln1171_195 = sext i10 %trunc_ln717_399"   --->   Operation 3858 'sext' 'sext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln717_169 = sext i13 %trunc_ln717_400"   --->   Operation 3859 'sext' 'sext_ln717_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3860 [1/1] (0.00ns)   --->   "%sext_ln1171_196 = sext i12 %trunc_ln717_402"   --->   Operation 3860 'sext' 'sext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln717_171 = sext i9 %trunc_ln717_403"   --->   Operation 3861 'sext' 'sext_ln717_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3862 [1/1] (0.00ns)   --->   "%zext_ln717_233 = zext i11 %mult_V_749"   --->   Operation 3862 'zext' 'zext_ln717_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3863 [1/1] (0.00ns)   --->   "%zext_ln42_112 = zext i11 %mult_V_755" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3863 'zext' 'zext_ln42_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i13 %trunc_ln717_404" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3864 'sext' 'sext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3865 [1/1] (0.00ns)   --->   "%zext_ln42_115 = zext i9 %mult_V_758" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3865 'zext' 'zext_ln42_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i12 %trunc_ln717_405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3866 'sext' 'sext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i12 %trunc_ln717_406" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3867 'sext' 'sext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3868 [1/1] (0.00ns)   --->   "%zext_ln42_116 = zext i7 %mult_V_767" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3868 'zext' 'zext_ln42_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3869 [1/1] (0.00ns)   --->   "%zext_ln42_117 = zext i12 %mult_V_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3869 'zext' 'zext_ln42_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3870 [1/1] (0.00ns)   --->   "%zext_ln717_236 = zext i12 %mult_V_771"   --->   Operation 3870 'zext' 'zext_ln717_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3871 [1/1] (0.00ns)   --->   "%zext_ln42_118 = zext i10 %mult_V_772" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3871 'zext' 'zext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3872 [1/1] (0.00ns)   --->   "%sext_ln717_172 = sext i12 %mult_V_774"   --->   Operation 3872 'sext' 'sext_ln717_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3873 [1/1] (0.00ns)   --->   "%zext_ln717_239 = zext i14 %sext_ln717_172"   --->   Operation 3873 'zext' 'zext_ln717_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln717_173 = sext i13 %trunc_ln717_408"   --->   Operation 3874 'sext' 'sext_ln717_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln717_174 = sext i10 %mult_V_776"   --->   Operation 3875 'sext' 'sext_ln717_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3876 [1/1] (0.00ns)   --->   "%zext_ln717_240 = zext i14 %sext_ln717_174"   --->   Operation 3876 'zext' 'zext_ln717_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3877 [1/1] (0.00ns)   --->   "%sext_ln1171_197 = sext i10 %trunc_ln717_410"   --->   Operation 3877 'sext' 'sext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln1171_198 = sext i12 %trunc_ln717_411"   --->   Operation 3878 'sext' 'sext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln1171_199 = sext i11 %trunc_ln717_412"   --->   Operation 3879 'sext' 'sext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3880 [1/1] (0.00ns)   --->   "%sext_ln1171_200 = sext i13 %trunc_ln717_413"   --->   Operation 3880 'sext' 'sext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln1171_201 = sext i13 %trunc_ln717_414"   --->   Operation 3881 'sext' 'sext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3882 [1/1] (0.00ns)   --->   "%sext_ln717_177 = sext i11 %mult_V_791"   --->   Operation 3882 'sext' 'sext_ln717_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3883 [1/1] (0.00ns)   --->   "%zext_ln717_242 = zext i14 %sext_ln717_177"   --->   Operation 3883 'zext' 'zext_ln717_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3884 [1/1] (0.00ns)   --->   "%zext_ln717_243 = zext i12 %mult_V_792"   --->   Operation 3884 'zext' 'zext_ln717_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln717_178 = sext i11 %trunc_ln717_417"   --->   Operation 3885 'sext' 'sext_ln717_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3886 [1/1] (0.00ns)   --->   "%zext_ln42_120 = zext i11 %mult_V_795" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3886 'zext' 'zext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3887 [1/1] (0.00ns)   --->   "%zext_ln1171_169 = zext i8 %p_read_169"   --->   Operation 3887 'zext' 'zext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3888 [1/1] (0.00ns)   --->   "%zext_ln1171_171 = zext i8 %p_read_169"   --->   Operation 3888 'zext' 'zext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln717_179 = sext i10 %trunc_ln717_418"   --->   Operation 3889 'sext' 'sext_ln717_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln717_181 = sext i10 %trunc_ln717_418"   --->   Operation 3890 'sext' 'sext_ln717_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3891 [1/1] (0.00ns)   --->   "%zext_ln717_245 = zext i12 %mult_V_802"   --->   Operation 3891 'zext' 'zext_ln717_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln717_184 = sext i12 %trunc_ln717_421"   --->   Operation 3892 'sext' 'sext_ln717_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3893 [1/1] (0.00ns)   --->   "%zext_ln42_122 = zext i7 %mult_V_811" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3893 'zext' 'zext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3894 [1/1] (0.00ns)   --->   "%shl_ln1171_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_169, i5 0"   --->   Operation 3894 'bitconcatenate' 'shl_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3895 [1/1] (0.00ns)   --->   "%zext_ln1171_176 = zext i13 %shl_ln1171_23"   --->   Operation 3895 'zext' 'zext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3896 [1/1] (0.00ns)   --->   "%zext_ln1171_177 = zext i10 %mult_V_821"   --->   Operation 3896 'zext' 'zext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3897 [1/1] (1.53ns)   --->   "%sub_ln1171_160 = sub i14 %zext_ln1171_177, i14 %zext_ln1171_176"   --->   Operation 3897 'sub' 'sub_ln1171_160' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3898 [1/1] (0.00ns)   --->   "%trunc_ln717_423 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_160, i32 1, i32 13"   --->   Operation 3898 'partselect' 'trunc_ln717_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3899 [1/1] (0.00ns)   --->   "%zext_ln42_123 = zext i11 %mult_V_818" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3899 'zext' 'zext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3900 [1/1] (0.00ns)   --->   "%zext_ln42_124 = zext i10 %mult_V_821" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3900 'zext' 'zext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3901 [1/1] (0.00ns)   --->   "%zext_ln42_125 = zext i9 %mult_V_823" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3901 'zext' 'zext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3902 [1/1] (0.00ns)   --->   "%zext_ln717_251 = zext i12 %mult_V_824"   --->   Operation 3902 'zext' 'zext_ln717_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i11 %trunc_ln717_424" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3903 'sext' 'sext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3904 [1/1] (0.00ns)   --->   "%sext_ln717_188 = sext i10 %trunc_ln717_426"   --->   Operation 3904 'sext' 'sext_ln717_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln717_189 = sext i12 %trunc_ln717_427"   --->   Operation 3905 'sext' 'sext_ln717_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3906 [1/1] (0.00ns)   --->   "%sext_ln1171_203 = sext i10 %trunc_ln717_429"   --->   Operation 3906 'sext' 'sext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln717_190 = sext i13 %trunc_ln717_430"   --->   Operation 3907 'sext' 'sext_ln717_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3908 [1/1] (0.00ns)   --->   "%zext_ln42_127 = zext i12 %mult_V_843" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3908 'zext' 'zext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3909 [1/1] (0.00ns)   --->   "%zext_ln42_128 = zext i12 %mult_V_846" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3909 'zext' 'zext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3910 [1/1] (0.00ns)   --->   "%sext_ln717_191 = sext i11 %mult_V_848"   --->   Operation 3910 'sext' 'sext_ln717_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3911 [1/1] (0.00ns)   --->   "%zext_ln717_263 = zext i14 %sext_ln717_191"   --->   Operation 3911 'zext' 'zext_ln717_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3912 [1/1] (0.00ns)   --->   "%zext_ln717_264 = zext i12 %mult_V_849"   --->   Operation 3912 'zext' 'zext_ln717_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln1171_204 = sext i10 %trunc_ln717_432"   --->   Operation 3913 'sext' 'sext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln42_35 = sext i9 %trunc_ln717_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3914 'sext' 'sext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3915 [1/1] (0.00ns)   --->   "%sext_ln42_36 = sext i9 %trunc_ln717_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3915 'sext' 'sext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln42_37 = sext i12 %trunc_ln717_434" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3916 'sext' 'sext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3917 [1/1] (0.00ns)   --->   "%sext_ln42_38 = sext i13 %trunc_ln717_435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3917 'sext' 'sext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3918 [1/1] (0.00ns)   --->   "%sext_ln1171_205 = sext i12 %trunc_ln717_436"   --->   Operation 3918 'sext' 'sext_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3919 [1/1] (0.00ns)   --->   "%zext_ln717_268 = zext i12 %mult_V_866"   --->   Operation 3919 'zext' 'zext_ln717_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln717_192 = sext i12 %trunc_ln717_437"   --->   Operation 3920 'sext' 'sext_ln717_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3921 [1/1] (0.00ns)   --->   "%zext_ln42_130 = zext i12 %mult_V_868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3921 'zext' 'zext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln717_193 = sext i11 %trunc_ln717_438"   --->   Operation 3922 'sext' 'sext_ln717_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3923 [1/1] (0.00ns)   --->   "%zext_ln42_131 = zext i7 %mult_V_870" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3923 'zext' 'zext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3924 [1/1] (0.00ns)   --->   "%zext_ln717_269 = zext i11 %mult_V_871"   --->   Operation 3924 'zext' 'zext_ln717_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3925 [1/1] (0.00ns)   --->   "%sext_ln717_196 = sext i12 %trunc_ln717_441"   --->   Operation 3925 'sext' 'sext_ln717_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3926 [1/1] (0.00ns)   --->   "%zext_ln42_132 = zext i12 %mult_V_882" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3926 'zext' 'zext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln717_199 = sext i13 %trunc_ln717_444"   --->   Operation 3927 'sext' 'sext_ln717_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln717_200 = sext i11 %mult_V_890"   --->   Operation 3928 'sext' 'sext_ln717_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3929 [1/1] (0.00ns)   --->   "%zext_ln717_276 = zext i14 %sext_ln717_200"   --->   Operation 3929 'zext' 'zext_ln717_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln717_203 = sext i11 %trunc_ln717_448"   --->   Operation 3930 'sext' 'sext_ln717_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3931 [1/1] (0.00ns)   --->   "%sext_ln42_39 = sext i12 %trunc_ln717_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3931 'sext' 'sext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3932 [1/1] (1.30ns)   --->   "%sub_ln1171_179 = sub i9 0, i9 %zext_ln1171_190"   --->   Operation 3932 'sub' 'sub_ln1171_179' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3933 [1/1] (0.00ns)   --->   "%trunc_ln717_452 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_179, i32 1, i32 8"   --->   Operation 3933 'partselect' 'trunc_ln717_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln1171_206 = sext i8 %trunc_ln717_452"   --->   Operation 3934 'sext' 'sext_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3935 [1/1] (0.00ns)   --->   "%sext_ln1171_207 = sext i8 %trunc_ln717_452"   --->   Operation 3935 'sext' 'sext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3936 [1/1] (0.00ns)   --->   "%sext_ln42_40 = sext i12 %trunc_ln717_453" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3936 'sext' 'sext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3937 [1/1] (0.00ns)   --->   "%zext_ln42_133 = zext i10 %mult_V_906" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3937 'zext' 'zext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln717_207 = sext i12 %mult_V_908"   --->   Operation 3938 'sext' 'sext_ln717_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3939 [1/1] (0.00ns)   --->   "%zext_ln717_284 = zext i14 %sext_ln717_207"   --->   Operation 3939 'zext' 'zext_ln717_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3940 [1/1] (0.00ns)   --->   "%zext_ln717_285 = zext i14 %sext_ln717_207"   --->   Operation 3940 'zext' 'zext_ln717_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3941 [1/1] (0.00ns)   --->   "%zext_ln717_286 = zext i11 %mult_V_909"   --->   Operation 3941 'zext' 'zext_ln717_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln717_208 = sext i11 %mult_V_916"   --->   Operation 3942 'sext' 'sext_ln717_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3943 [1/1] (0.00ns)   --->   "%zext_ln717_287 = zext i14 %sext_ln717_208"   --->   Operation 3943 'zext' 'zext_ln717_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3944 [1/1] (0.00ns)   --->   "%sext_ln717_210 = sext i10 %mult_V_919"   --->   Operation 3944 'sext' 'sext_ln717_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3945 [1/1] (0.00ns)   --->   "%zext_ln717_288 = zext i14 %sext_ln717_210"   --->   Operation 3945 'zext' 'zext_ln717_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln717_212 = sext i12 %trunc_ln717_460"   --->   Operation 3946 'sext' 'sext_ln717_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3947 [1/1] (0.00ns)   --->   "%zext_ln42_135 = zext i7 %mult_V_925" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3947 'zext' 'zext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3948 [1/1] (0.00ns)   --->   "%zext_ln1171_196 = zext i8 %p_read_165"   --->   Operation 3948 'zext' 'zext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3949 [1/1] (0.00ns)   --->   "%sext_ln42_41 = sext i13 %trunc_ln717_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3949 'sext' 'sext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3950 [1/1] (0.00ns)   --->   "%sext_ln717_214 = sext i11 %trunc_ln717_463"   --->   Operation 3950 'sext' 'sext_ln717_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3951 [1/1] (0.00ns)   --->   "%zext_ln717_292 = zext i14 %sext_ln717_214"   --->   Operation 3951 'zext' 'zext_ln717_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3952 [1/1] (0.00ns)   --->   "%zext_ln717_294 = zext i10 %shl_ln717_53"   --->   Operation 3952 'zext' 'zext_ln717_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3953 [1/1] (1.54ns)   --->   "%add_ln717_71 = add i13 %zext_ln1171_201, i13 %zext_ln717_294"   --->   Operation 3953 'add' 'add_ln717_71' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3954 [1/1] (0.00ns)   --->   "%mult_V_938 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_71, i32 1, i32 12"   --->   Operation 3954 'partselect' 'mult_V_938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3955 [1/1] (0.00ns)   --->   "%zext_ln717_295 = zext i12 %mult_V_938"   --->   Operation 3955 'zext' 'zext_ln717_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3956 [1/1] (0.00ns)   --->   "%sext_ln1171_208 = sext i11 %trunc_ln717_464"   --->   Operation 3956 'sext' 'sext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln717_215 = sext i13 %trunc_ln717_466"   --->   Operation 3957 'sext' 'sext_ln717_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3958 [1/1] (1.54ns)   --->   "%sub_ln717_95 = sub i13 %zext_ln1171_201, i13 %zext_ln1171_196"   --->   Operation 3958 'sub' 'sub_ln717_95' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3959 [1/1] (0.00ns)   --->   "%mult_V_945 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_95, i32 1, i32 12"   --->   Operation 3959 'partselect' 'mult_V_945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3960 [1/1] (0.00ns)   --->   "%sext_ln717_216 = sext i12 %mult_V_945"   --->   Operation 3960 'sext' 'sext_ln717_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3961 [1/1] (0.00ns)   --->   "%zext_ln717_296 = zext i14 %sext_ln717_216"   --->   Operation 3961 'zext' 'zext_ln717_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3962 [1/1] (0.00ns)   --->   "%zext_ln42_137 = zext i10 %mult_V_947" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3962 'zext' 'zext_ln42_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln717_217 = sext i10 %trunc_ln717_468"   --->   Operation 3963 'sext' 'sext_ln717_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3964 [1/1] (0.00ns)   --->   "%zext_ln717_297 = zext i14 %sext_ln717_217"   --->   Operation 3964 'zext' 'zext_ln717_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln717_218 = sext i12 %trunc_ln717_469"   --->   Operation 3965 'sext' 'sext_ln717_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3966 [1/1] (0.00ns)   --->   "%zext_ln717_298 = zext i7 %mult_V_952"   --->   Operation 3966 'zext' 'zext_ln717_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3967 [1/1] (0.00ns)   --->   "%zext_ln717_299 = zext i11 %mult_V_953"   --->   Operation 3967 'zext' 'zext_ln717_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3968 [1/1] (0.00ns)   --->   "%sext_ln1171_211 = sext i11 %trunc_ln717_470"   --->   Operation 3968 'sext' 'sext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3969 [1/1] (0.00ns)   --->   "%sext_ln1171_213 = sext i10 %trunc_ln717_472"   --->   Operation 3969 'sext' 'sext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3970 [1/1] (1.54ns)   --->   "%sub_ln1171_451 = sub i13 %zext_ln1171_196, i13 %zext_ln1171_201"   --->   Operation 3970 'sub' 'sub_ln1171_451' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3971 [1/1] (0.00ns)   --->   "%trunc_ln717_473 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_451, i32 1, i32 12"   --->   Operation 3971 'partselect' 'trunc_ln717_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln1171_214 = sext i12 %trunc_ln717_473"   --->   Operation 3972 'sext' 'sext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3973 [1/1] (0.00ns)   --->   "%zext_ln1171_206 = zext i8 %p_read_164"   --->   Operation 3973 'zext' 'zext_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln1171_215 = sext i13 %trunc_ln717_474"   --->   Operation 3974 'sext' 'sext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3975 [1/1] (1.30ns)   --->   "%sub_ln1171_192 = sub i9 0, i9 %zext_ln1171_206"   --->   Operation 3975 'sub' 'sub_ln1171_192' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3976 [1/1] (0.00ns)   --->   "%trunc_ln717_475 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_192, i32 1, i32 8"   --->   Operation 3976 'partselect' 'trunc_ln717_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3977 [1/1] (0.00ns)   --->   "%sext_ln717_219 = sext i8 %trunc_ln717_475"   --->   Operation 3977 'sext' 'sext_ln717_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln717_220 = sext i12 %mult_V_962"   --->   Operation 3978 'sext' 'sext_ln717_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3979 [1/1] (0.00ns)   --->   "%zext_ln717_301 = zext i14 %sext_ln717_220"   --->   Operation 3979 'zext' 'zext_ln717_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3980 [1/1] (0.00ns)   --->   "%zext_ln42_138 = zext i7 %mult_V_963" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3980 'zext' 'zext_ln42_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3981 [1/1] (0.00ns)   --->   "%sext_ln1171_216 = sext i11 %trunc_ln717_477"   --->   Operation 3981 'sext' 'sext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3982 [1/1] (0.00ns)   --->   "%sext_ln1171_217 = sext i10 %trunc_ln717_478"   --->   Operation 3982 'sext' 'sext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3983 [1/1] (0.00ns)   --->   "%sext_ln1171_218 = sext i13 %trunc_ln717_479"   --->   Operation 3983 'sext' 'sext_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln1171_219 = sext i12 %trunc_ln717_480"   --->   Operation 3984 'sext' 'sext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3985 [1/1] (0.00ns)   --->   "%sext_ln717_222 = sext i13 %trunc_ln717_481"   --->   Operation 3985 'sext' 'sext_ln717_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3986 [1/1] (0.00ns)   --->   "%zext_ln717_302 = zext i11 %mult_V_974"   --->   Operation 3986 'zext' 'zext_ln717_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln1171_220 = sext i13 %trunc_ln717_482"   --->   Operation 3987 'sext' 'sext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3988 [1/1] (0.00ns)   --->   "%sext_ln717_223 = sext i13 %trunc_ln717_483"   --->   Operation 3988 'sext' 'sext_ln717_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln717_224 = sext i13 %mult_V_979"   --->   Operation 3989 'sext' 'sext_ln717_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3990 [1/1] (0.00ns)   --->   "%zext_ln717_305 = zext i14 %sext_ln717_224"   --->   Operation 3990 'zext' 'zext_ln717_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3991 [1/1] (0.00ns)   --->   "%zext_ln42_141 = zext i11 %mult_V_981" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3991 'zext' 'zext_ln42_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3992 [1/1] (0.00ns)   --->   "%zext_ln717_307 = zext i12 %mult_V_982"   --->   Operation 3992 'zext' 'zext_ln717_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3993 [1/1] (0.00ns)   --->   "%zext_ln717_308 = zext i11 %mult_V_988"   --->   Operation 3993 'zext' 'zext_ln717_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln717_225 = sext i9 %trunc_ln717_485"   --->   Operation 3994 'sext' 'sext_ln717_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3995 [1/1] (0.00ns)   --->   "%sext_ln717_226 = sext i11 %mult_V_993"   --->   Operation 3995 'sext' 'sext_ln717_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3996 [1/1] (0.00ns)   --->   "%zext_ln717_310 = zext i14 %sext_ln717_226"   --->   Operation 3996 'zext' 'zext_ln717_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3997 [1/1] (0.00ns)   --->   "%zext_ln42_144 = zext i12 %mult_V_994" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3997 'zext' 'zext_ln42_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3998 [1/1] (0.00ns)   --->   "%zext_ln42_145 = zext i10 %mult_V_995" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3998 'zext' 'zext_ln42_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3999 [1/1] (0.00ns)   --->   "%zext_ln42_146 = zext i10 %mult_V_995" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3999 'zext' 'zext_ln42_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4000 [1/1] (0.00ns)   --->   "%zext_ln42_147 = zext i11 %mult_V_996" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4000 'zext' 'zext_ln42_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln42_42 = sext i11 %trunc_ln717_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4001 'sext' 'sext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln42_43 = sext i11 %trunc_ln717_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4002 'sext' 'sext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln717_227 = sext i12 %trunc_ln717_488"   --->   Operation 4003 'sext' 'sext_ln717_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4004 [1/1] (0.00ns)   --->   "%sext_ln717_228 = sext i12 %mult_V_1005"   --->   Operation 4004 'sext' 'sext_ln717_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4005 [1/1] (0.00ns)   --->   "%zext_ln717_312 = zext i14 %sext_ln717_228"   --->   Operation 4005 'zext' 'zext_ln717_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln717_229 = sext i12 %trunc_ln717_490"   --->   Operation 4006 'sext' 'sext_ln717_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4007 [1/1] (0.00ns)   --->   "%zext_ln42_149 = zext i11 %mult_V_1010" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4007 'zext' 'zext_ln42_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln717_230 = sext i12 %mult_V_1013"   --->   Operation 4008 'sext' 'sext_ln717_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4009 [1/1] (0.00ns)   --->   "%zext_ln717_313 = zext i14 %sext_ln717_230"   --->   Operation 4009 'zext' 'zext_ln717_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4010 [1/1] (0.00ns)   --->   "%zext_ln42_150 = zext i11 %mult_V_1015" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4010 'zext' 'zext_ln42_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln717_231 = sext i12 %trunc_ln717_492"   --->   Operation 4011 'sext' 'sext_ln717_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4012 [1/1] (0.00ns)   --->   "%sext_ln717_232 = sext i12 %mult_V_1019"   --->   Operation 4012 'sext' 'sext_ln717_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4013 [1/1] (0.00ns)   --->   "%zext_ln717_314 = zext i14 %sext_ln717_232"   --->   Operation 4013 'zext' 'zext_ln717_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln1171_221 = sext i11 %trunc_ln717_494"   --->   Operation 4014 'sext' 'sext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln1171_222 = sext i12 %trunc_ln717_495"   --->   Operation 4015 'sext' 'sext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln1171_223 = sext i10 %trunc_ln717_497"   --->   Operation 4016 'sext' 'sext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4017 [1/1] (0.00ns)   --->   "%zext_ln1171_227 = zext i10 %tmp_5"   --->   Operation 4017 'zext' 'zext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln717_233 = sext i11 %trunc_ln717_498"   --->   Operation 4018 'sext' 'sext_ln717_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4019 [1/1] (0.00ns)   --->   "%sext_ln717_234 = sext i10 %mult_V_1027"   --->   Operation 4019 'sext' 'sext_ln717_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4020 [1/1] (0.00ns)   --->   "%zext_ln717_315 = zext i14 %sext_ln717_234"   --->   Operation 4020 'zext' 'zext_ln717_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4021 [1/1] (0.00ns)   --->   "%sext_ln1171_225 = sext i11 %trunc_ln717_501"   --->   Operation 4021 'sext' 'sext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4022 [1/1] (0.00ns)   --->   "%sext_ln717_237 = sext i9 %trunc_ln717_502"   --->   Operation 4022 'sext' 'sext_ln717_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4023 [1/1] (0.00ns)   --->   "%zext_ln717_317 = zext i12 %mult_V_1035"   --->   Operation 4023 'zext' 'zext_ln717_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4024 [1/1] (0.00ns)   --->   "%zext_ln42_151 = zext i11 %mult_V_1037" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4024 'zext' 'zext_ln42_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4025 [1/1] (0.00ns)   --->   "%zext_ln42_152 = zext i7 %mult_V_1038" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4025 'zext' 'zext_ln42_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4026 [1/1] (0.00ns)   --->   "%sext_ln1171_226 = sext i11 %trunc_ln717_504"   --->   Operation 4026 'sext' 'sext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln1171_227 = sext i11 %trunc_ln717_504"   --->   Operation 4027 'sext' 'sext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4028 [1/1] (0.00ns)   --->   "%sext_ln717_240 = sext i13 %trunc_ln717_505"   --->   Operation 4028 'sext' 'sext_ln717_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4029 [1/1] (0.00ns)   --->   "%zext_ln717_319 = zext i12 %mult_V_1046"   --->   Operation 4029 'zext' 'zext_ln717_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4030 [1/1] (1.54ns)   --->   "%sub_ln1171_207 = sub i13 %zext_ln1171_227, i13 %zext_ln717_316"   --->   Operation 4030 'sub' 'sub_ln1171_207' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4031 [1/1] (0.00ns)   --->   "%trunc_ln717_506 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_207, i32 1, i32 12"   --->   Operation 4031 'partselect' 'trunc_ln717_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln717_241 = sext i12 %trunc_ln717_506"   --->   Operation 4032 'sext' 'sext_ln717_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4033 [1/1] (1.54ns)   --->   "%sub_ln717_105 = sub i13 %zext_ln717_316, i13 %zext_ln1171_227"   --->   Operation 4033 'sub' 'sub_ln717_105' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4034 [1/1] (0.00ns)   --->   "%mult_V_1049 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_105, i32 1, i32 12"   --->   Operation 4034 'partselect' 'mult_V_1049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4035 [1/1] (0.00ns)   --->   "%sext_ln717_243 = sext i12 %trunc_ln717_508"   --->   Operation 4035 'sext' 'sext_ln717_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4036 [1/1] (1.54ns)   --->   "%add_ln717_80 = add i13 %zext_ln717_316, i13 %zext_ln1171_227"   --->   Operation 4036 'add' 'add_ln717_80' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4037 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_80, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4037 'partselect' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4038 [1/1] (0.00ns)   --->   "%zext_ln717_321 = zext i8 %p_read_161"   --->   Operation 4038 'zext' 'zext_ln717_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4039 [1/1] (0.00ns)   --->   "%zext_ln717_323 = zext i11 %mult_V_1057"   --->   Operation 4039 'zext' 'zext_ln717_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4040 [1/1] (0.00ns)   --->   "%sext_ln717_244 = sext i9 %trunc_ln717_509"   --->   Operation 4040 'sext' 'sext_ln717_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4041 [1/1] (1.41ns)   --->   "%sub_ln717_106 = sub i11 %zext_ln717_324, i11 %zext_ln717_321"   --->   Operation 4041 'sub' 'sub_ln717_106' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4042 [1/1] (0.00ns)   --->   "%mult_V_1064 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_106, i32 1, i32 10"   --->   Operation 4042 'partselect' 'mult_V_1064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln717_245 = sext i10 %mult_V_1064"   --->   Operation 4043 'sext' 'sext_ln717_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4044 [1/1] (0.00ns)   --->   "%zext_ln717_325 = zext i14 %sext_ln717_245"   --->   Operation 4044 'zext' 'zext_ln717_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4045 [1/1] (0.00ns)   --->   "%zext_ln42_153 = zext i12 %mult_V_1068" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4045 'zext' 'zext_ln42_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4046 [1/1] (1.41ns)   --->   "%add_ln717_81 = add i11 %zext_ln717_324, i11 %zext_ln717_321"   --->   Operation 4046 'add' 'add_ln717_81' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4047 [1/1] (0.00ns)   --->   "%mult_V_1069 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_81, i32 1, i32 10"   --->   Operation 4047 'partselect' 'mult_V_1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4048 [1/1] (0.00ns)   --->   "%zext_ln42_154 = zext i10 %mult_V_1069" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4048 'zext' 'zext_ln42_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln717_247 = sext i10 %trunc_ln717_511"   --->   Operation 4049 'sext' 'sext_ln717_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4050 [1/1] (0.00ns)   --->   "%zext_ln717_326 = zext i11 %mult_V_1072"   --->   Operation 4050 'zext' 'zext_ln717_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln42_45 = sext i11 %trunc_ln717_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4051 'sext' 'sext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln42_46 = sext i11 %trunc_ln717_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4052 'sext' 'sext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln717_248 = sext i12 %trunc_ln717_513"   --->   Operation 4053 'sext' 'sext_ln717_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln717_249 = sext i12 %trunc_ln717_513"   --->   Operation 4054 'sext' 'sext_ln717_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4055 [1/1] (0.00ns)   --->   "%zext_ln42_156 = zext i7 %mult_V_1077" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4055 'zext' 'zext_ln42_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln1171_229 = sext i13 %trunc_ln717_515"   --->   Operation 4056 'sext' 'sext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4057 [1/1] (0.00ns)   --->   "%sext_ln1171_230 = sext i8 %trunc_ln717_516"   --->   Operation 4057 'sext' 'sext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln1171_231 = sext i13 %trunc_ln717_517"   --->   Operation 4058 'sext' 'sext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4059 [1/1] (0.00ns)   --->   "%sext_ln1171_232 = sext i13 %trunc_ln717_518"   --->   Operation 4059 'sext' 'sext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln717_250 = sext i8 %trunc_ln717_519"   --->   Operation 4060 'sext' 'sext_ln717_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4061 [1/1] (0.00ns)   --->   "%sext_ln717_251 = sext i8 %trunc_ln717_519"   --->   Operation 4061 'sext' 'sext_ln717_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4062 [1/1] (0.00ns)   --->   "%sext_ln717_252 = sext i8 %trunc_ln717_519"   --->   Operation 4062 'sext' 'sext_ln717_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln717_253 = sext i8 %trunc_ln717_519"   --->   Operation 4063 'sext' 'sext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4064 [1/1] (0.00ns)   --->   "%zext_ln42_157 = zext i11 %mult_V_1090" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4064 'zext' 'zext_ln42_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4065 [1/1] (0.00ns)   --->   "%zext_ln42_158 = zext i11 %mult_V_1090" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4065 'zext' 'zext_ln42_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln1171_233 = sext i13 %trunc_ln717_520"   --->   Operation 4066 'sext' 'sext_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4067 [1/1] (0.00ns)   --->   "%zext_ln1171_247 = zext i10 %shl_ln1171_37"   --->   Operation 4067 'zext' 'zext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln717_254 = sext i10 %trunc_ln717_521"   --->   Operation 4068 'sext' 'sext_ln717_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4069 [1/1] (0.00ns)   --->   "%zext_ln42_160 = zext i10 %mult_V_1100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4069 'zext' 'zext_ln42_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4070 [1/1] (0.00ns)   --->   "%shl_ln1171_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_160, i4 0"   --->   Operation 4070 'bitconcatenate' 'shl_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4071 [1/1] (0.00ns)   --->   "%zext_ln1171_249 = zext i12 %shl_ln1171_38"   --->   Operation 4071 'zext' 'zext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4072 [1/1] (1.54ns)   --->   "%sub_ln1171_219 = sub i13 %zext_ln1171_247, i13 %zext_ln1171_249"   --->   Operation 4072 'sub' 'sub_ln1171_219' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4073 [1/1] (0.00ns)   --->   "%trunc_ln717_522 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_219, i32 1, i32 12"   --->   Operation 4073 'partselect' 'trunc_ln717_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4074 [1/1] (1.54ns)   --->   "%sub_ln1171_220 = sub i13 0, i13 %zext_ln1171_249"   --->   Operation 4074 'sub' 'sub_ln1171_220' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4075 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i13 %sub_ln1171_220"   --->   Operation 4075 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4076 [1/1] (0.00ns)   --->   "%zext_ln1171_250 = zext i9 %mult_V_1110"   --->   Operation 4076 'zext' 'zext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4077 [1/1] (1.53ns)   --->   "%sub_ln1171_221 = sub i14 %sext_ln1171_61, i14 %zext_ln1171_250"   --->   Operation 4077 'sub' 'sub_ln1171_221' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4078 [1/1] (0.00ns)   --->   "%trunc_ln717_523 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_221, i32 1, i32 13"   --->   Operation 4078 'partselect' 'trunc_ln717_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln1171_236 = sext i11 %trunc_ln717_524"   --->   Operation 4079 'sext' 'sext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln717_257 = sext i10 %trunc_ln717_525"   --->   Operation 4080 'sext' 'sext_ln717_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4081 [1/1] (1.54ns)   --->   "%sub_ln717_107 = sub i13 %zext_ln1171_249, i13 %zext_ln1171_247"   --->   Operation 4081 'sub' 'sub_ln717_107' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4082 [1/1] (0.00ns)   --->   "%mult_V_1108 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_107, i32 1, i32 12"   --->   Operation 4082 'partselect' 'mult_V_1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4083 [1/1] (0.00ns)   --->   "%zext_ln717_328 = zext i9 %mult_V_1110"   --->   Operation 4083 'zext' 'zext_ln717_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln717_260 = sext i11 %mult_V_1111"   --->   Operation 4084 'sext' 'sext_ln717_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4085 [1/1] (0.00ns)   --->   "%zext_ln717_330 = zext i14 %sext_ln717_260"   --->   Operation 4085 'zext' 'zext_ln717_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4086 [1/1] (0.00ns)   --->   "%zext_ln717_331 = zext i12 %mult_V_1113"   --->   Operation 4086 'zext' 'zext_ln717_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4087 [1/1] (0.00ns)   --->   "%sext_ln717_261 = sext i12 %trunc_ln717_529"   --->   Operation 4087 'sext' 'sext_ln717_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4088 [1/1] (1.54ns)   --->   "%sub_ln717_109 = sub i13 %zext_ln1171_249, i13 %zext_ln717_328"   --->   Operation 4088 'sub' 'sub_ln717_109' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4089 [1/1] (0.00ns)   --->   "%mult_V_1117 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_109, i32 1, i32 12"   --->   Operation 4089 'partselect' 'mult_V_1117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4090 [1/1] (0.00ns)   --->   "%sext_ln717_262 = sext i12 %mult_V_1117"   --->   Operation 4090 'sext' 'sext_ln717_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4091 [1/1] (0.00ns)   --->   "%zext_ln717_332 = zext i14 %sext_ln717_262"   --->   Operation 4091 'zext' 'zext_ln717_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4092 [1/1] (0.00ns)   --->   "%zext_ln1171_254 = zext i8 %p_read_159"   --->   Operation 4092 'zext' 'zext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4093 [1/1] (0.00ns)   --->   "%mult_V_1120 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_159, i2 0"   --->   Operation 4093 'bitconcatenate' 'mult_V_1120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4094 [1/1] (0.00ns)   --->   "%zext_ln42_162 = zext i10 %mult_V_1120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4094 'zext' 'zext_ln42_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4095 [1/1] (0.00ns)   --->   "%zext_ln42_163 = zext i10 %mult_V_1120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4095 'zext' 'zext_ln42_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4096 [1/1] (0.00ns)   --->   "%zext_ln1171_257 = zext i9 %mult_V_1145"   --->   Operation 4096 'zext' 'zext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4097 [1/1] (0.00ns)   --->   "%zext_ln1171_258 = zext i9 %mult_V_1145"   --->   Operation 4097 'zext' 'zext_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln1171_237 = sext i9 %trunc_ln717_531"   --->   Operation 4098 'sext' 'sext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln42_47 = sext i8 %trunc_ln717_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4099 'sext' 'sext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln42_48 = sext i8 %trunc_ln717_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4100 'sext' 'sext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4101 [1/1] (0.00ns)   --->   "%sext_ln42_49 = sext i8 %trunc_ln717_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4101 'sext' 'sext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln1171_238 = sext i13 %trunc_ln717_533"   --->   Operation 4102 'sext' 'sext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4103 [1/1] (0.00ns)   --->   "%zext_ln1171_261 = zext i10 %mult_V_1120"   --->   Operation 4103 'zext' 'zext_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4104 [1/1] (1.41ns)   --->   "%sub_ln1171_458 = sub i11 %zext_ln1171_254, i11 %zext_ln1171_261"   --->   Operation 4104 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4105 [1/1] (0.00ns)   --->   "%trunc_ln717_534 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_458, i32 1, i32 10"   --->   Operation 4105 'partselect' 'trunc_ln717_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln1171_240 = sext i10 %trunc_ln717_534"   --->   Operation 4106 'sext' 'sext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4107 [1/1] (1.41ns)   --->   "%sub_ln1171_226 = sub i11 0, i11 %zext_ln1171_261"   --->   Operation 4107 'sub' 'sub_ln1171_226' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4108 [1/1] (0.00ns)   --->   "%trunc_ln717_535 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_226, i32 1, i32 10"   --->   Operation 4108 'partselect' 'trunc_ln717_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln717_263 = sext i10 %trunc_ln717_535"   --->   Operation 4109 'sext' 'sext_ln717_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4110 [1/1] (0.00ns)   --->   "%zext_ln42_164 = zext i7 %mult_V_1137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4110 'zext' 'zext_ln42_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4111 [1/1] (0.00ns)   --->   "%shl_ln717_57 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_159, i3 0"   --->   Operation 4111 'bitconcatenate' 'shl_ln717_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4112 [1/1] (0.00ns)   --->   "%zext_ln717_334 = zext i11 %shl_ln717_57"   --->   Operation 4112 'zext' 'zext_ln717_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4113 [1/1] (1.48ns)   --->   "%sub_ln717_110 = sub i12 %zext_ln717_334, i12 %zext_ln1171_253"   --->   Operation 4113 'sub' 'sub_ln717_110' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4114 [1/1] (0.00ns)   --->   "%trunc_ln717_536 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_110, i32 1, i32 11"   --->   Operation 4114 'partselect' 'trunc_ln717_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4115 [1/1] (0.00ns)   --->   "%zext_ln42_165 = zext i11 %mult_V_1139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4115 'zext' 'zext_ln42_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4116 [1/1] (1.48ns)   --->   "%add_ln717_84 = add i12 %zext_ln717_334, i12 %zext_ln1171_258"   --->   Operation 4116 'add' 'add_ln717_84' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4117 [1/1] (0.00ns)   --->   "%mult_V_1140 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_84, i32 1, i32 11"   --->   Operation 4117 'partselect' 'mult_V_1140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4118 [1/1] (0.00ns)   --->   "%zext_ln717_336 = zext i11 %mult_V_1140"   --->   Operation 4118 'zext' 'zext_ln717_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4119 [1/1] (0.00ns)   --->   "%zext_ln42_166 = zext i9 %mult_V_1145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4119 'zext' 'zext_ln42_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4120 [1/1] (1.48ns)   --->   "%sub_ln1171_228 = sub i12 %zext_ln1171_258, i12 %zext_ln717_334"   --->   Operation 4120 'sub' 'sub_ln1171_228' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4121 [1/1] (0.00ns)   --->   "%trunc_ln717_538 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_228, i32 1, i32 11"   --->   Operation 4121 'partselect' 'trunc_ln717_538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4122 [1/1] (1.48ns)   --->   "%sub_ln1171_229 = sub i12 0, i12 %zext_ln717_334"   --->   Operation 4122 'sub' 'sub_ln1171_229' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4123 [1/1] (0.00ns)   --->   "%trunc_ln717_539 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_229, i32 1, i32 11"   --->   Operation 4123 'partselect' 'trunc_ln717_539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4124 [1/1] (0.00ns)   --->   "%shl_ln1171_40 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_159, i5 0"   --->   Operation 4124 'bitconcatenate' 'shl_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4125 [1/1] (0.00ns)   --->   "%zext_ln1171_262 = zext i13 %shl_ln1171_40"   --->   Operation 4125 'zext' 'zext_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4126 [1/1] (1.53ns)   --->   "%sub_ln1171_230 = sub i14 %zext_ln1171_257, i14 %zext_ln1171_262"   --->   Operation 4126 'sub' 'sub_ln1171_230' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4127 [1/1] (0.00ns)   --->   "%trunc_ln717_540 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_230, i32 1, i32 13"   --->   Operation 4127 'partselect' 'trunc_ln717_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4128 [1/1] (0.00ns)   --->   "%zext_ln1171_264 = zext i8 %p_read_158"   --->   Operation 4128 'zext' 'zext_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4129 [1/1] (0.00ns)   --->   "%zext_ln1171_266 = zext i8 %p_read_158"   --->   Operation 4129 'zext' 'zext_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln1171_244 = sext i11 %trunc_ln717_541"   --->   Operation 4130 'sext' 'sext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4131 [1/1] (0.00ns)   --->   "%sext_ln1171_245 = sext i11 %trunc_ln717_542"   --->   Operation 4131 'sext' 'sext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4132 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_158, i5 0"   --->   Operation 4132 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4133 [1/1] (0.00ns)   --->   "%zext_ln1171_271 = zext i13 %tmp_7"   --->   Operation 4133 'zext' 'zext_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4134 [1/1] (1.53ns)   --->   "%sub_ln1171_459 = sub i14 %zext_ln1171_264, i14 %zext_ln1171_271"   --->   Operation 4134 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4135 [1/1] (0.00ns)   --->   "%trunc_ln717_543 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_459, i32 1, i32 13"   --->   Operation 4135 'partselect' 'trunc_ln717_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln1171_246 = sext i13 %trunc_ln717_543"   --->   Operation 4136 'sext' 'sext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4137 [1/1] (0.00ns)   --->   "%sext_ln1171_247 = sext i11 %trunc_ln717_544"   --->   Operation 4137 'sext' 'sext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln717_265 = sext i12 %trunc_ln717_545"   --->   Operation 4138 'sext' 'sext_ln717_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4139 [1/1] (1.41ns)   --->   "%add_ln717_86 = add i11 %zext_ln1171_270, i11 %zext_ln1171_266"   --->   Operation 4139 'add' 'add_ln717_86' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4140 [1/1] (0.00ns)   --->   "%mult_V_1159 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_86, i32 1, i32 10"   --->   Operation 4140 'partselect' 'mult_V_1159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4141 [1/1] (0.00ns)   --->   "%zext_ln717_339 = zext i10 %mult_V_1159"   --->   Operation 4141 'zext' 'zext_ln717_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4142 [1/1] (0.00ns)   --->   "%sext_ln42_51 = sext i9 %trunc_ln717_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4142 'sext' 'sext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4143 [1/1] (0.00ns)   --->   "%zext_ln717_340 = zext i11 %mult_V_1165"   --->   Operation 4143 'zext' 'zext_ln717_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4144 [1/1] (1.54ns)   --->   "%add_ln717_87 = add i13 %zext_ln717_337, i13 %zext_ln1171_263"   --->   Operation 4144 'add' 'add_ln717_87' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4145 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_87, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4145 'partselect' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln717_266 = sext i11 %mult_V_1171"   --->   Operation 4146 'sext' 'sext_ln717_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4147 [1/1] (0.00ns)   --->   "%zext_ln717_341 = zext i14 %sext_ln717_266"   --->   Operation 4147 'zext' 'zext_ln717_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4148 [1/1] (1.54ns)   --->   "%sub_ln1171_460 = sub i13 %zext_ln1171_263, i13 %zext_ln717_337"   --->   Operation 4148 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4149 [1/1] (0.00ns)   --->   "%trunc_ln717_548 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_460, i32 1, i32 12"   --->   Operation 4149 'partselect' 'trunc_ln717_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4150 [1/1] (0.00ns)   --->   "%sext_ln42_53 = sext i12 %trunc_ln717_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4150 'sext' 'sext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i13 %sub_ln1171_236"   --->   Operation 4151 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4152 [1/1] (1.53ns)   --->   "%sub_ln1171_237 = sub i14 %sext_ln1171_63, i14 %zext_ln1171_264"   --->   Operation 4152 'sub' 'sub_ln1171_237' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4153 [1/1] (0.00ns)   --->   "%trunc_ln717_549 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_237, i32 1, i32 13"   --->   Operation 4153 'partselect' 'trunc_ln717_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln717_267 = sext i13 %trunc_ln717_549"   --->   Operation 4154 'sext' 'sext_ln717_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4155 [1/1] (1.41ns)   --->   "%sub_ln717_112 = sub i11 %zext_ln1171_270, i11 %zext_ln1171_266"   --->   Operation 4155 'sub' 'sub_ln717_112' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4156 [1/1] (0.00ns)   --->   "%mult_V_1181 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_112, i32 1, i32 10"   --->   Operation 4156 'partselect' 'mult_V_1181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4157 [1/1] (0.00ns)   --->   "%sext_ln717_268 = sext i10 %mult_V_1181"   --->   Operation 4157 'sext' 'sext_ln717_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4158 [1/1] (0.00ns)   --->   "%zext_ln717_342 = zext i14 %sext_ln717_268"   --->   Operation 4158 'zext' 'zext_ln717_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4159 [1/1] (1.54ns)   --->   "%sub_ln717_113 = sub i13 %zext_ln717_337, i13 %zext_ln1171_263"   --->   Operation 4159 'sub' 'sub_ln717_113' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4160 [1/1] (0.00ns)   --->   "%trunc_ln717_551 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_113, i32 1, i32 12"   --->   Operation 4160 'partselect' 'trunc_ln717_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4161 [1/1] (0.00ns)   --->   "%sext_ln717_269 = sext i12 %trunc_ln717_551"   --->   Operation 4161 'sext' 'sext_ln717_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4162 [1/1] (0.00ns)   --->   "%zext_ln717_343 = zext i14 %sext_ln717_269"   --->   Operation 4162 'zext' 'zext_ln717_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4163 [1/1] (0.00ns)   --->   "%zext_ln717_345 = zext i11 %mult_V_1185"   --->   Operation 4163 'zext' 'zext_ln717_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4164 [1/1] (0.00ns)   --->   "%sext_ln717_270 = sext i8 %trunc_ln717_552"   --->   Operation 4164 'sext' 'sext_ln717_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4165 [1/1] (0.00ns)   --->   "%sext_ln717_271 = sext i10 %mult_V_1187"   --->   Operation 4165 'sext' 'sext_ln717_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4166 [1/1] (0.00ns)   --->   "%zext_ln717_348 = zext i14 %sext_ln717_271"   --->   Operation 4166 'zext' 'zext_ln717_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4167 [1/1] (0.00ns)   --->   "%zext_ln42_171 = zext i7 %mult_V_1192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4167 'zext' 'zext_ln42_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4168 [1/1] (0.00ns)   --->   "%sext_ln717_272 = sext i12 %mult_V_1196"   --->   Operation 4168 'sext' 'sext_ln717_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4169 [1/1] (0.00ns)   --->   "%zext_ln717_353 = zext i14 %sext_ln717_272"   --->   Operation 4169 'zext' 'zext_ln717_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4170 [1/1] (0.00ns)   --->   "%zext_ln717_354 = zext i14 %sext_ln717_272"   --->   Operation 4170 'zext' 'zext_ln717_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4171 [1/1] (0.00ns)   --->   "%zext_ln717_355 = zext i12 %mult_V_1198"   --->   Operation 4171 'zext' 'zext_ln717_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln42_54 = sext i9 %trunc_ln717_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4172 'sext' 'sext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln42_55 = sext i9 %trunc_ln717_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4173 'sext' 'sext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4174 [1/1] (0.00ns)   --->   "%sext_ln1171_248 = sext i12 %trunc_ln717_556"   --->   Operation 4174 'sext' 'sext_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4175 [1/1] (0.00ns)   --->   "%sext_ln1171_249 = sext i12 %trunc_ln717_556"   --->   Operation 4175 'sext' 'sext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln1171_250 = sext i10 %trunc_ln717_557"   --->   Operation 4176 'sext' 'sext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4177 [1/1] (0.00ns)   --->   "%sext_ln717_273 = sext i12 %trunc_ln717_558"   --->   Operation 4177 'sext' 'sext_ln717_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4178 [1/1] (0.00ns)   --->   "%zext_ln42_172 = zext i10 %mult_V_1207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4178 'zext' 'zext_ln42_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4179 [1/1] (0.00ns)   --->   "%sext_ln42_56 = sext i12 %trunc_ln717_559" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4179 'sext' 'sext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln1171_251 = sext i11 %trunc_ln717_560"   --->   Operation 4180 'sext' 'sext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4181 [1/1] (0.00ns)   --->   "%sext_ln1171_252 = sext i8 %trunc_ln717_561"   --->   Operation 4181 'sext' 'sext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln1171_253 = sext i8 %trunc_ln717_561"   --->   Operation 4182 'sext' 'sext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln717_276 = sext i11 %mult_V_1219"   --->   Operation 4183 'sext' 'sext_ln717_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4184 [1/1] (0.00ns)   --->   "%zext_ln717_356 = zext i14 %sext_ln717_276"   --->   Operation 4184 'zext' 'zext_ln717_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4185 [1/1] (0.00ns)   --->   "%sext_ln42_57 = sext i12 %trunc_ln717_564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4185 'sext' 'sext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln42_58 = sext i10 %trunc_ln717_565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4186 'sext' 'sext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4187 [1/1] (0.00ns)   --->   "%sext_ln717_277 = sext i12 %mult_V_1227"   --->   Operation 4187 'sext' 'sext_ln717_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4188 [1/1] (0.00ns)   --->   "%zext_ln717_357 = zext i14 %sext_ln717_277"   --->   Operation 4188 'zext' 'zext_ln717_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4189 [1/1] (0.00ns)   --->   "%zext_ln42_175 = zext i7 %mult_V_1229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4189 'zext' 'zext_ln42_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4190 [1/1] (0.00ns)   --->   "%sext_ln1171_254 = sext i13 %trunc_ln717_567"   --->   Operation 4190 'sext' 'sext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln717_278 = sext i12 %trunc_ln717_568"   --->   Operation 4191 'sext' 'sext_ln717_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4192 [1/1] (0.00ns)   --->   "%sext_ln717_279 = sext i12 %trunc_ln717_569"   --->   Operation 4192 'sext' 'sext_ln717_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4193 [1/1] (0.00ns)   --->   "%zext_ln42_176 = zext i11 %mult_V_1241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4193 'zext' 'zext_ln42_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln1171_255 = sext i10 %trunc_ln717_570"   --->   Operation 4194 'sext' 'sext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4195 [1/1] (0.00ns)   --->   "%sext_ln42_59 = sext i12 %trunc_ln717_571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4195 'sext' 'sext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4196 [1/1] (0.00ns)   --->   "%zext_ln1171_288 = zext i8 %p_read_155"   --->   Operation 4196 'zext' 'zext_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4197 [1/1] (0.00ns)   --->   "%zext_ln717_358 = zext i12 %mult_V_1248"   --->   Operation 4197 'zext' 'zext_ln717_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4198 [1/1] (0.00ns)   --->   "%zext_ln42_177 = zext i10 %mult_V_1250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4198 'zext' 'zext_ln42_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4199 [1/1] (0.00ns)   --->   "%zext_ln42_178 = zext i10 %mult_V_1250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4199 'zext' 'zext_ln42_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln717_280 = sext i12 %mult_V_1252"   --->   Operation 4200 'sext' 'sext_ln717_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4201 [1/1] (0.00ns)   --->   "%zext_ln717_362 = zext i14 %sext_ln717_280"   --->   Operation 4201 'zext' 'zext_ln717_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4202 [1/1] (0.00ns)   --->   "%zext_ln42_179 = zext i11 %mult_V_1256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4202 'zext' 'zext_ln42_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4203 [1/1] (0.00ns)   --->   "%sext_ln717_281 = sext i10 %mult_V_1259"   --->   Operation 4203 'sext' 'sext_ln717_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4204 [1/1] (0.00ns)   --->   "%zext_ln717_364 = zext i14 %sext_ln717_281"   --->   Operation 4204 'zext' 'zext_ln717_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4205 [1/1] (1.30ns)   --->   "%sub_ln1171_252 = sub i9 0, i9 %zext_ln1171_288"   --->   Operation 4205 'sub' 'sub_ln1171_252' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4206 [1/1] (0.00ns)   --->   "%trunc_ln717_574 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_252, i32 1, i32 8"   --->   Operation 4206 'partselect' 'trunc_ln717_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4207 [1/1] (0.00ns)   --->   "%sext_ln1171_257 = sext i8 %trunc_ln717_574"   --->   Operation 4207 'sext' 'sext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4208 [1/1] (0.00ns)   --->   "%sext_ln717_282 = sext i13 %trunc_ln717_575"   --->   Operation 4208 'sext' 'sext_ln717_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4209 [1/1] (0.00ns)   --->   "%zext_ln42_180 = zext i7 %mult_V_1265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4209 'zext' 'zext_ln42_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4210 [1/1] (0.00ns)   --->   "%zext_ln42_181 = zext i11 %mult_V_1266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4210 'zext' 'zext_ln42_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4211 [1/1] (0.00ns)   --->   "%sext_ln717_283 = sext i11 %trunc_ln717_576"   --->   Operation 4211 'sext' 'sext_ln717_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4212 [1/1] (0.00ns)   --->   "%sext_ln717_284 = sext i12 %mult_V_1272"   --->   Operation 4212 'sext' 'sext_ln717_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4213 [1/1] (0.00ns)   --->   "%zext_ln717_367 = zext i14 %sext_ln717_284"   --->   Operation 4213 'zext' 'zext_ln717_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4214 [1/1] (0.00ns)   --->   "%sext_ln1171_258 = sext i12 %trunc_ln717_579"   --->   Operation 4214 'sext' 'sext_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln1171_259 = sext i11 %trunc_ln717_580"   --->   Operation 4215 'sext' 'sext_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4216 [1/1] (0.00ns)   --->   "%sext_ln1171_260 = sext i10 %trunc_ln717_581"   --->   Operation 4216 'sext' 'sext_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4217 [1/1] (0.00ns)   --->   "%sext_ln1171_261 = sext i10 %trunc_ln717_581"   --->   Operation 4217 'sext' 'sext_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln717_286 = sext i11 %trunc_ln717_582"   --->   Operation 4218 'sext' 'sext_ln717_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4219 [1/1] (0.00ns)   --->   "%sext_ln717_287 = sext i11 %trunc_ln717_582"   --->   Operation 4219 'sext' 'sext_ln717_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln717_288 = sext i12 %mult_V_1283"   --->   Operation 4220 'sext' 'sext_ln717_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4221 [1/1] (0.00ns)   --->   "%zext_ln717_371 = zext i14 %sext_ln717_288"   --->   Operation 4221 'zext' 'zext_ln717_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4222 [1/1] (0.00ns)   --->   "%zext_ln717_373 = zext i14 %sext_ln717_289"   --->   Operation 4222 'zext' 'zext_ln717_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln717_291 = sext i13 %trunc_ln717_586"   --->   Operation 4223 'sext' 'sext_ln717_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln42_61 = sext i8 %trunc_ln717_587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4224 'sext' 'sext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4225 [1/1] (0.00ns)   --->   "%sext_ln42_62 = sext i8 %trunc_ln717_587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4225 'sext' 'sext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4226 [1/1] (0.00ns)   --->   "%zext_ln717_378 = zext i12 %mult_V_1297"   --->   Operation 4226 'zext' 'zext_ln717_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4227 [1/1] (0.00ns)   --->   "%zext_ln717_379 = zext i9 %mult_V_1298"   --->   Operation 4227 'zext' 'zext_ln717_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4228 [1/1] (0.00ns)   --->   "%zext_ln42_182 = zext i10 %mult_V_1307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4228 'zext' 'zext_ln42_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4229 [1/1] (0.00ns)   --->   "%sext_ln717_292 = sext i9 %trunc_ln717_589"   --->   Operation 4229 'sext' 'sext_ln717_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln717_294 = sext i13 %trunc_ln717_591"   --->   Operation 4230 'sext' 'sext_ln717_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4231 [1/1] (0.00ns)   --->   "%zext_ln42_183 = zext i11 %mult_V_1316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4231 'zext' 'zext_ln42_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4232 [1/1] (0.00ns)   --->   "%sext_ln717_295 = sext i11 %trunc_ln717_592"   --->   Operation 4232 'sext' 'sext_ln717_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4233 [1/1] (0.00ns)   --->   "%zext_ln42_184 = zext i10 %mult_V_1319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4233 'zext' 'zext_ln42_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4234 [1/1] (0.00ns)   --->   "%sext_ln1171_262 = sext i12 %trunc_ln717_593"   --->   Operation 4234 'sext' 'sext_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln1171_263 = sext i12 %trunc_ln717_593"   --->   Operation 4235 'sext' 'sext_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4236 [1/1] (0.00ns)   --->   "%sext_ln717_296 = sext i10 %trunc_ln717_594"   --->   Operation 4236 'sext' 'sext_ln717_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4237 [1/1] (0.00ns)   --->   "%sext_ln717_297 = sext i12 %trunc_ln717_595"   --->   Operation 4237 'sext' 'sext_ln717_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4238 [1/1] (0.00ns)   --->   "%zext_ln42_185 = zext i11 %mult_V_1332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4238 'zext' 'zext_ln42_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4239 [1/1] (0.00ns)   --->   "%zext_ln42_186 = zext i7 %mult_V_1333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4239 'zext' 'zext_ln42_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln1171_264 = sext i13 %trunc_ln717_597"   --->   Operation 4240 'sext' 'sext_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4241 [1/1] (0.00ns)   --->   "%sext_ln1171_266 = sext i12 %trunc_ln717_599"   --->   Operation 4241 'sext' 'sext_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln717_299 = sext i11 %trunc_ln717_600"   --->   Operation 4242 'sext' 'sext_ln717_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4243 [1/1] (0.00ns)   --->   "%zext_ln42_187 = zext i7 %mult_V_1344" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4243 'zext' 'zext_ln42_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln717_300 = sext i11 %trunc_ln717_601"   --->   Operation 4244 'sext' 'sext_ln717_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4245 [1/1] (0.00ns)   --->   "%zext_ln42_188 = zext i12 %mult_V_1346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4245 'zext' 'zext_ln42_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4246 [1/1] (0.00ns)   --->   "%zext_ln717_391 = zext i12 %mult_V_1347"   --->   Operation 4246 'zext' 'zext_ln717_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4247 [1/1] (0.00ns)   --->   "%zext_ln42_189 = zext i12 %mult_V_1347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4247 'zext' 'zext_ln42_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4248 [1/1] (0.00ns)   --->   "%sext_ln1171_267 = sext i12 %trunc_ln717_602"   --->   Operation 4248 'sext' 'sext_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4249 [1/1] (0.00ns)   --->   "%sext_ln42_64 = sext i11 %trunc_ln717_603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4249 'sext' 'sext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4250 [1/1] (0.00ns)   --->   "%sext_ln1171_268 = sext i12 %trunc_ln717_604"   --->   Operation 4250 'sext' 'sext_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4251 [1/1] (0.00ns)   --->   "%sext_ln1171_269 = sext i12 %trunc_ln717_605"   --->   Operation 4251 'sext' 'sext_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4252 [1/1] (0.00ns)   --->   "%sext_ln42_65 = sext i9 %trunc_ln717_606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4252 'sext' 'sext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4253 [1/1] (0.00ns)   --->   "%sext_ln42_66 = sext i9 %trunc_ln717_606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4253 'sext' 'sext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4254 [1/1] (0.00ns)   --->   "%zext_ln42_190 = zext i12 %mult_V_1365" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4254 'zext' 'zext_ln42_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4255 [1/1] (0.00ns)   --->   "%sext_ln717_304 = sext i13 %trunc_ln717_609"   --->   Operation 4255 'sext' 'sext_ln717_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4256 [1/1] (0.00ns)   --->   "%zext_ln717_394 = zext i13 %mult_V_1368"   --->   Operation 4256 'zext' 'zext_ln717_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4257 [1/1] (0.00ns)   --->   "%sext_ln717_305 = sext i13 %trunc_ln717_610"   --->   Operation 4257 'sext' 'sext_ln717_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4258 [1/1] (0.00ns)   --->   "%sext_ln717_306 = sext i12 %mult_V_1371"   --->   Operation 4258 'sext' 'sext_ln717_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4259 [1/1] (0.00ns)   --->   "%zext_ln717_395 = zext i14 %sext_ln717_306"   --->   Operation 4259 'zext' 'zext_ln717_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4260 [1/1] (0.00ns)   --->   "%sext_ln1171_270 = sext i8 %trunc_ln717_612"   --->   Operation 4260 'sext' 'sext_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4261 [1/1] (0.00ns)   --->   "%sext_ln1171_271 = sext i13 %trunc_ln717_613"   --->   Operation 4261 'sext' 'sext_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4262 [1/1] (0.00ns)   --->   "%sext_ln1171_272 = sext i13 %trunc_ln717_614"   --->   Operation 4262 'sext' 'sext_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4263 [1/1] (0.00ns)   --->   "%sext_ln717_307 = sext i11 %trunc_ln717_615"   --->   Operation 4263 'sext' 'sext_ln717_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4264 [1/1] (0.00ns)   --->   "%zext_ln717_399 = zext i14 %sext_ln717_307"   --->   Operation 4264 'zext' 'zext_ln717_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4265 [1/1] (0.00ns)   --->   "%sext_ln1171_273 = sext i12 %trunc_ln717_616"   --->   Operation 4265 'sext' 'sext_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln1171_274 = sext i11 %trunc_ln717_617"   --->   Operation 4266 'sext' 'sext_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln717_308 = sext i9 %trunc_ln717_618"   --->   Operation 4267 'sext' 'sext_ln717_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4268 [1/1] (0.00ns)   --->   "%zext_ln42_191 = zext i11 %mult_V_1381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4268 'zext' 'zext_ln42_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4269 [1/1] (0.00ns)   --->   "%zext_ln717_400 = zext i12 %mult_V_1383"   --->   Operation 4269 'zext' 'zext_ln717_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4270 [1/1] (0.00ns)   --->   "%sext_ln42_67 = sext i11 %trunc_ln717_619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4270 'sext' 'sext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln42_68 = sext i11 %trunc_ln717_619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4271 'sext' 'sext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln42_69 = sext i11 %trunc_ln717_619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4272 'sext' 'sext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4273 [1/1] (0.00ns)   --->   "%sext_ln717_310 = sext i12 %mult_V_1387"   --->   Operation 4273 'sext' 'sext_ln717_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4274 [1/1] (0.00ns)   --->   "%zext_ln717_402 = zext i14 %sext_ln717_310"   --->   Operation 4274 'zext' 'zext_ln717_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4275 [1/1] (0.00ns)   --->   "%zext_ln717_403 = zext i10 %mult_V_1388"   --->   Operation 4275 'zext' 'zext_ln717_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4276 [1/1] (0.00ns)   --->   "%zext_ln717_404 = zext i12 %mult_V_1389"   --->   Operation 4276 'zext' 'zext_ln717_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4277 [1/1] (0.00ns)   --->   "%sext_ln1171_275 = sext i11 %trunc_ln717_621"   --->   Operation 4277 'sext' 'sext_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln1171_276 = sext i11 %trunc_ln717_621"   --->   Operation 4278 'sext' 'sext_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln1171_277 = sext i12 %trunc_ln717_622"   --->   Operation 4279 'sext' 'sext_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4280 [1/1] (0.00ns)   --->   "%sext_ln42_70 = sext i12 %trunc_ln717_623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4280 'sext' 'sext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4281 [1/1] (0.00ns)   --->   "%zext_ln42_194 = zext i10 %mult_V_1402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4281 'zext' 'zext_ln42_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4282 [1/1] (0.00ns)   --->   "%sext_ln1171_278 = sext i8 %trunc_ln717_625"   --->   Operation 4282 'sext' 'sext_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln717_311 = sext i9 %trunc_ln717_626"   --->   Operation 4283 'sext' 'sext_ln717_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4284 [1/1] (0.00ns)   --->   "%sext_ln717_312 = sext i9 %trunc_ln717_626"   --->   Operation 4284 'sext' 'sext_ln717_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4285 [1/1] (0.00ns)   --->   "%zext_ln42_195 = zext i7 %mult_V_1411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4285 'zext' 'zext_ln42_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4286 [1/1] (0.00ns)   --->   "%sext_ln1171_279 = sext i13 %trunc_ln717_627"   --->   Operation 4286 'sext' 'sext_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4287 [1/1] (0.00ns)   --->   "%sext_ln717_314 = sext i12 %trunc_ln717_629"   --->   Operation 4287 'sext' 'sext_ln717_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4288 [1/1] (0.00ns)   --->   "%zext_ln717_407 = zext i14 %sext_ln717_314"   --->   Operation 4288 'zext' 'zext_ln717_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4289 [1/1] (0.00ns)   --->   "%sext_ln1171_280 = sext i12 %trunc_ln717_630"   --->   Operation 4289 'sext' 'sext_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4290 [1/1] (0.00ns)   --->   "%sext_ln1171_281 = sext i12 %trunc_ln717_630"   --->   Operation 4290 'sext' 'sext_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4291 [1/1] (0.00ns)   --->   "%sext_ln717_315 = sext i13 %trunc_ln717_631"   --->   Operation 4291 'sext' 'sext_ln717_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4292 [1/1] (0.00ns)   --->   "%zext_ln42_196 = zext i10 %mult_V_1419" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4292 'zext' 'zext_ln42_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4293 [1/1] (0.00ns)   --->   "%sext_ln1171_282 = sext i13 %trunc_ln717_634"   --->   Operation 4293 'sext' 'sext_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln1171_284 = sext i12 %trunc_ln717_636"   --->   Operation 4294 'sext' 'sext_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln717_319 = sext i11 %mult_V_1442"   --->   Operation 4295 'sext' 'sext_ln717_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4296 [1/1] (0.00ns)   --->   "%zext_ln717_415 = zext i14 %sext_ln717_319"   --->   Operation 4296 'zext' 'zext_ln717_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4297 [1/1] (0.00ns)   --->   "%sext_ln1171_285 = sext i11 %trunc_ln717_640"   --->   Operation 4297 'sext' 'sext_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4298 [1/1] (0.00ns)   --->   "%sext_ln1171_286 = sext i11 %trunc_ln717_641"   --->   Operation 4298 'sext' 'sext_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4299 [1/1] (0.00ns)   --->   "%sext_ln1171_287 = sext i10 %trunc_ln717_643"   --->   Operation 4299 'sext' 'sext_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4300 [1/1] (0.00ns)   --->   "%zext_ln42_200 = zext i12 %mult_V_1472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4300 'zext' 'zext_ln42_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4301 [1/1] (0.00ns)   --->   "%sext_ln717_321 = sext i8 %trunc_ln717_644"   --->   Operation 4301 'sext' 'sext_ln717_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4302 [1/1] (0.00ns)   --->   "%sext_ln717_322 = sext i8 %trunc_ln717_644"   --->   Operation 4302 'sext' 'sext_ln717_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4303 [1/1] (0.00ns)   --->   "%sext_ln717_323 = sext i10 %trunc_ln717_645"   --->   Operation 4303 'sext' 'sext_ln717_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4304 [1/1] (0.00ns)   --->   "%sext_ln717_324 = sext i10 %trunc_ln717_645"   --->   Operation 4304 'sext' 'sext_ln717_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4305 [1/1] (0.00ns)   --->   "%sext_ln717_325 = sext i12 %mult_V_1476"   --->   Operation 4305 'sext' 'sext_ln717_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4306 [1/1] (0.00ns)   --->   "%zext_ln717_420 = zext i14 %sext_ln717_325"   --->   Operation 4306 'zext' 'zext_ln717_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4307 [1/1] (0.00ns)   --->   "%sext_ln1171_288 = sext i12 %trunc_ln717_647"   --->   Operation 4307 'sext' 'sext_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4308 [1/1] (0.00ns)   --->   "%sext_ln717_326 = sext i12 %trunc_ln717_648"   --->   Operation 4308 'sext' 'sext_ln717_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4309 [1/1] (0.00ns)   --->   "%sext_ln717_327 = sext i12 %trunc_ln717_648"   --->   Operation 4309 'sext' 'sext_ln717_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4310 [1/1] (0.00ns)   --->   "%zext_ln717_421 = zext i10 %mult_V_1482"   --->   Operation 4310 'zext' 'zext_ln717_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4311 [1/1] (0.00ns)   --->   "%sext_ln42_74 = sext i13 %trunc_ln717_649" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4311 'sext' 'sext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4312 [1/1] (0.00ns)   --->   "%zext_ln717_422 = zext i9 %mult_V_1492"   --->   Operation 4312 'zext' 'zext_ln717_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4313 [1/1] (1.48ns)   --->   "%add_ln717_109 = add i12 %zext_ln1171_341, i12 %zext_ln717_422"   --->   Operation 4313 'add' 'add_ln717_109' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4314 [1/1] (0.00ns)   --->   "%mult_V_1489 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_109, i32 1, i32 11"   --->   Operation 4314 'partselect' 'mult_V_1489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4315 [1/1] (0.00ns)   --->   "%zext_ln42_203 = zext i11 %mult_V_1489" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4315 'zext' 'zext_ln42_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4316 [1/1] (0.00ns)   --->   "%zext_ln717_423 = zext i12 %mult_V_1490"   --->   Operation 4316 'zext' 'zext_ln717_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4317 [1/1] (0.00ns)   --->   "%zext_ln42_204 = zext i11 %mult_V_1491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4317 'zext' 'zext_ln42_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4318 [1/1] (0.00ns)   --->   "%sext_ln1171_289 = sext i13 %trunc_ln717_650"   --->   Operation 4318 'sext' 'sext_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4319 [1/1] (0.00ns)   --->   "%sext_ln717_328 = sext i12 %trunc_ln717_652"   --->   Operation 4319 'sext' 'sext_ln717_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4320 [1/1] (0.00ns)   --->   "%sext_ln717_330 = sext i11 %trunc_ln717_654"   --->   Operation 4320 'sext' 'sext_ln717_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4321 [1/1] (0.00ns)   --->   "%sext_ln717_331 = sext i12 %trunc_ln717_655"   --->   Operation 4321 'sext' 'sext_ln717_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4322 [1/1] (0.00ns)   --->   "%zext_ln717_431 = zext i11 %mult_V_1508"   --->   Operation 4322 'zext' 'zext_ln717_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4323 [1/1] (0.00ns)   --->   "%sext_ln717_332 = sext i10 %mult_V_1509"   --->   Operation 4323 'sext' 'sext_ln717_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4324 [1/1] (0.00ns)   --->   "%zext_ln717_434 = zext i14 %sext_ln717_332"   --->   Operation 4324 'zext' 'zext_ln717_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4325 [1/1] (0.00ns)   --->   "%sext_ln717_333 = sext i8 %trunc_ln717_657"   --->   Operation 4325 'sext' 'sext_ln717_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4326 [1/1] (0.00ns)   --->   "%sext_ln717_334 = sext i8 %trunc_ln717_657"   --->   Operation 4326 'sext' 'sext_ln717_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4327 [1/1] (0.00ns)   --->   "%zext_ln42_206 = zext i9 %mult_V_1515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4327 'zext' 'zext_ln42_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4328 [1/1] (0.00ns)   --->   "%sext_ln1171_291 = sext i13 %trunc_ln717_659"   --->   Operation 4328 'sext' 'sext_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4329 [1/1] (0.00ns)   --->   "%sext_ln717_336 = sext i12 %trunc_ln717_660"   --->   Operation 4329 'sext' 'sext_ln717_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4330 [1/1] (0.00ns)   --->   "%zext_ln717_438 = zext i11 %mult_V_1521"   --->   Operation 4330 'zext' 'zext_ln717_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4331 [1/1] (0.00ns)   --->   "%sext_ln1171_292 = sext i12 %trunc_ln717_661"   --->   Operation 4331 'sext' 'sext_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln1171_293 = sext i12 %trunc_ln717_662"   --->   Operation 4332 'sext' 'sext_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4333 [1/1] (0.00ns)   --->   "%sext_ln42_75 = sext i13 %trunc_ln717_663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4333 'sext' 'sext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4334 [1/1] (0.00ns)   --->   "%sext_ln717_338 = sext i12 %mult_V_1529"   --->   Operation 4334 'sext' 'sext_ln717_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4335 [1/1] (0.00ns)   --->   "%zext_ln717_439 = zext i14 %sext_ln717_338"   --->   Operation 4335 'zext' 'zext_ln717_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4336 [1/1] (0.00ns)   --->   "%sext_ln1171_294 = sext i13 %trunc_ln717_666"   --->   Operation 4336 'sext' 'sext_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln1171_296 = sext i12 %trunc_ln717_668"   --->   Operation 4337 'sext' 'sext_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln717_339 = sext i13 %trunc_ln717_669"   --->   Operation 4338 'sext' 'sext_ln717_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln717_340 = sext i12 %trunc_ln717_670"   --->   Operation 4339 'sext' 'sext_ln717_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4340 [1/1] (0.00ns)   --->   "%zext_ln717_442 = zext i14 %sext_ln717_340"   --->   Operation 4340 'zext' 'zext_ln717_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln1171_297 = sext i13 %trunc_ln717_671"   --->   Operation 4341 'sext' 'sext_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4342 [1/1] (0.00ns)   --->   "%sext_ln717_341 = sext i13 %trunc_ln717_672"   --->   Operation 4342 'sext' 'sext_ln717_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4343 [1/1] (0.00ns)   --->   "%sext_ln717_343 = sext i11 %trunc_ln717_674"   --->   Operation 4343 'sext' 'sext_ln717_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln717_344 = sext i11 %trunc_ln717_674"   --->   Operation 4344 'sext' 'sext_ln717_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4345 [1/1] (0.00ns)   --->   "%sext_ln717_345 = sext i12 %mult_V_1550"   --->   Operation 4345 'sext' 'sext_ln717_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4346 [1/1] (0.00ns)   --->   "%zext_ln717_445 = zext i14 %sext_ln717_345"   --->   Operation 4346 'zext' 'zext_ln717_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4347 [1/1] (0.00ns)   --->   "%zext_ln717_446 = zext i14 %sext_ln717_345"   --->   Operation 4347 'zext' 'zext_ln717_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln42_76 = sext i12 %trunc_ln717_676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4348 'sext' 'sext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4349 [1/1] (0.00ns)   --->   "%sext_ln717_346 = sext i12 %trunc_ln717_677"   --->   Operation 4349 'sext' 'sext_ln717_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln717_349 = sext i11 %mult_V_1567"   --->   Operation 4350 'sext' 'sext_ln717_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4351 [1/1] (0.00ns)   --->   "%zext_ln717_448 = zext i14 %sext_ln717_349"   --->   Operation 4351 'zext' 'zext_ln717_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln717_350 = sext i13 %trunc_ln717_681"   --->   Operation 4352 'sext' 'sext_ln717_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4353 [1/1] (0.00ns)   --->   "%sext_ln717_351 = sext i10 %mult_V_1569"   --->   Operation 4353 'sext' 'sext_ln717_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4354 [1/1] (0.00ns)   --->   "%zext_ln717_451 = zext i14 %sext_ln717_351"   --->   Operation 4354 'zext' 'zext_ln717_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4355 [1/1] (0.00ns)   --->   "%sext_ln1171_298 = sext i11 %trunc_ln717_683"   --->   Operation 4355 'sext' 'sext_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4356 [1/1] (0.00ns)   --->   "%sext_ln1171_299 = sext i11 %trunc_ln717_683"   --->   Operation 4356 'sext' 'sext_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4357 [1/1] (0.00ns)   --->   "%sext_ln1171_300 = sext i11 %trunc_ln717_684"   --->   Operation 4357 'sext' 'sext_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4358 [1/1] (0.00ns)   --->   "%sext_ln1171_301 = sext i11 %trunc_ln717_684"   --->   Operation 4358 'sext' 'sext_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln717_353 = sext i9 %trunc_ln717_685"   --->   Operation 4359 'sext' 'sext_ln717_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4360 [1/1] (0.00ns)   --->   "%zext_ln717_453 = zext i11 %mult_V_1575"   --->   Operation 4360 'zext' 'zext_ln717_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4361 [1/1] (0.00ns)   --->   "%zext_ln42_210 = zext i11 %mult_V_1575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4361 'zext' 'zext_ln42_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4362 [1/1] (0.00ns)   --->   "%sext_ln717_355 = sext i12 %trunc_ln717_688"   --->   Operation 4362 'sext' 'sext_ln717_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln717_356 = sext i11 %mult_V_1582"   --->   Operation 4363 'sext' 'sext_ln717_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4364 [1/1] (0.00ns)   --->   "%zext_ln717_454 = zext i14 %sext_ln717_356"   --->   Operation 4364 'zext' 'zext_ln717_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4365 [1/1] (0.00ns)   --->   "%zext_ln717_455 = zext i11 %mult_V_1585"   --->   Operation 4365 'zext' 'zext_ln717_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4366 [1/1] (0.00ns)   --->   "%zext_ln42_211 = zext i11 %mult_V_1585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4366 'zext' 'zext_ln42_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4367 [1/1] (0.00ns)   --->   "%sext_ln717_358 = sext i12 %trunc_ln717_691"   --->   Operation 4367 'sext' 'sext_ln717_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4368 [1/1] (0.00ns)   --->   "%zext_ln42_212 = zext i7 %mult_V_1588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4368 'zext' 'zext_ln42_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4369 [1/1] (0.00ns)   --->   "%sext_ln717_359 = sext i10 %trunc_ln717_692"   --->   Operation 4369 'sext' 'sext_ln717_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4370 [1/1] (0.00ns)   --->   "%zext_ln42_213 = zext i11 %mult_V_1593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4370 'zext' 'zext_ln42_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4371 [1/1] (0.00ns)   --->   "%zext_ln42_214 = zext i10 %mult_V_1595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4371 'zext' 'zext_ln42_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4372 [1/1] (0.00ns)   --->   "%sext_ln717_361 = sext i11 %mult_V_1604"   --->   Operation 4372 'sext' 'sext_ln717_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4373 [1/1] (0.00ns)   --->   "%zext_ln717_460 = zext i14 %sext_ln717_361"   --->   Operation 4373 'zext' 'zext_ln717_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4374 [1/1] (0.00ns)   --->   "%sext_ln42_77 = sext i11 %trunc_ln717_695" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4374 'sext' 'sext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4375 [1/1] (0.00ns)   --->   "%sext_ln1171_304 = sext i8 %trunc_ln717_696"   --->   Operation 4375 'sext' 'sext_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4376 [1/1] (0.00ns)   --->   "%zext_ln42_216 = zext i10 %mult_V_1620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4376 'zext' 'zext_ln42_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4377 [1/1] (0.00ns)   --->   "%zext_ln717_461 = zext i12 %mult_V_1624"   --->   Operation 4377 'zext' 'zext_ln717_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4378 [1/1] (0.00ns)   --->   "%zext_ln42_217 = zext i12 %mult_V_1627" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4378 'zext' 'zext_ln42_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln1171_305 = sext i12 %trunc_ln717_698"   --->   Operation 4379 'sext' 'sext_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4380 [1/1] (0.00ns)   --->   "%sext_ln1171_306 = sext i11 %trunc_ln717_700"   --->   Operation 4380 'sext' 'sext_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4381 [1/1] (0.00ns)   --->   "%sext_ln1171_307 = sext i11 %trunc_ln717_700"   --->   Operation 4381 'sext' 'sext_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln717_364 = sext i12 %trunc_ln717_701"   --->   Operation 4382 'sext' 'sext_ln717_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4383 [1/1] (0.00ns)   --->   "%sext_ln717_365 = sext i12 %trunc_ln717_701"   --->   Operation 4383 'sext' 'sext_ln717_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4384 [1/1] (0.00ns)   --->   "%sext_ln717_366 = sext i13 %trunc_ln717_702"   --->   Operation 4384 'sext' 'sext_ln717_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4385 [1/1] (0.00ns)   --->   "%zext_ln717_464 = zext i14 %sext_ln717_366"   --->   Operation 4385 'zext' 'zext_ln717_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4386 [1/1] (0.00ns)   --->   "%sext_ln717_367 = sext i12 %mult_V_1639"   --->   Operation 4386 'sext' 'sext_ln717_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4387 [1/1] (0.00ns)   --->   "%zext_ln717_465 = zext i14 %sext_ln717_367"   --->   Operation 4387 'zext' 'zext_ln717_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4388 [1/1] (0.00ns)   --->   "%zext_ln717_467 = zext i12 %mult_V_1645"   --->   Operation 4388 'zext' 'zext_ln717_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4389 [1/1] (0.00ns)   --->   "%sext_ln1171_309 = sext i12 %trunc_ln717_705"   --->   Operation 4389 'sext' 'sext_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln717_368 = sext i13 %trunc_ln717_706"   --->   Operation 4390 'sext' 'sext_ln717_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4391 [1/1] (0.00ns)   --->   "%zext_ln717_468 = zext i12 %mult_V_1655"   --->   Operation 4391 'zext' 'zext_ln717_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4392 [1/1] (0.00ns)   --->   "%zext_ln717_469 = zext i12 %mult_V_1658"   --->   Operation 4392 'zext' 'zext_ln717_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4393 [1/1] (0.00ns)   --->   "%zext_ln42_219 = zext i12 %mult_V_1659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4393 'zext' 'zext_ln42_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4394 [1/1] (0.00ns)   --->   "%sext_ln717_370 = sext i12 %mult_V_1664"   --->   Operation 4394 'sext' 'sext_ln717_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4395 [1/1] (0.00ns)   --->   "%zext_ln717_475 = zext i14 %sext_ln717_370"   --->   Operation 4395 'zext' 'zext_ln717_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4396 [1/1] (0.00ns)   --->   "%sext_ln717_371 = sext i12 %mult_V_1665"   --->   Operation 4396 'sext' 'sext_ln717_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4397 [1/1] (0.00ns)   --->   "%zext_ln717_477 = zext i14 %sext_ln717_371"   --->   Operation 4397 'zext' 'zext_ln717_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4398 [1/1] (0.00ns)   --->   "%sext_ln717_372 = sext i12 %trunc_ln717_710"   --->   Operation 4398 'sext' 'sext_ln717_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln717_374 = sext i10 %mult_V_1671"   --->   Operation 4399 'sext' 'sext_ln717_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4400 [1/1] (0.00ns)   --->   "%zext_ln717_481 = zext i14 %sext_ln717_374"   --->   Operation 4400 'zext' 'zext_ln717_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4401 [1/1] (0.00ns)   --->   "%sext_ln717_375 = sext i12 %mult_V_1672"   --->   Operation 4401 'sext' 'sext_ln717_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4402 [1/1] (0.00ns)   --->   "%zext_ln717_482 = zext i14 %sext_ln717_375"   --->   Operation 4402 'zext' 'zext_ln717_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4403 [1/1] (0.00ns)   --->   "%zext_ln717_483 = zext i12 %mult_V_1681"   --->   Operation 4403 'zext' 'zext_ln717_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4404 [1/1] (0.00ns)   --->   "%sext_ln1171_310 = sext i10 %trunc_ln717_715"   --->   Operation 4404 'sext' 'sext_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4405 [1/1] (0.00ns)   --->   "%sext_ln1171_311 = sext i10 %trunc_ln717_715"   --->   Operation 4405 'sext' 'sext_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4406 [1/1] (0.00ns)   --->   "%sext_ln1171_312 = sext i13 %trunc_ln717_716"   --->   Operation 4406 'sext' 'sext_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4407 [1/1] (0.00ns)   --->   "%sext_ln1171_313 = sext i11 %trunc_ln717_717"   --->   Operation 4407 'sext' 'sext_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4408 [1/1] (0.00ns)   --->   "%sext_ln42_78 = sext i13 %trunc_ln717_718" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4408 'sext' 'sext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4409 [1/1] (0.00ns)   --->   "%sext_ln42_79 = sext i8 %trunc_ln717_719" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4409 'sext' 'sext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4410 [1/1] (0.00ns)   --->   "%sext_ln1171_314 = sext i13 %trunc_ln717_720"   --->   Operation 4410 'sext' 'sext_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4411 [1/1] (0.00ns)   --->   "%zext_ln1171_382 = zext i8 %p_read_141"   --->   Operation 4411 'zext' 'zext_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4412 [1/1] (0.00ns)   --->   "%zext_ln717_485 = zext i9 %shl_ln717_82"   --->   Operation 4412 'zext' 'zext_ln717_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4413 [1/1] (0.00ns)   --->   "%sext_ln717_378 = sext i11 %mult_V_1696"   --->   Operation 4413 'sext' 'sext_ln717_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4414 [1/1] (0.00ns)   --->   "%zext_ln717_487 = zext i14 %sext_ln717_378"   --->   Operation 4414 'zext' 'zext_ln717_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4415 [1/1] (0.00ns)   --->   "%zext_ln717_488 = zext i14 %sext_ln717_378"   --->   Operation 4415 'zext' 'zext_ln717_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4416 [1/1] (1.41ns)   --->   "%add_ln717_122 = add i11 %zext_ln717_490, i11 %zext_ln1171_382"   --->   Operation 4416 'add' 'add_ln717_122' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4417 [1/1] (0.00ns)   --->   "%mult_V_1698 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_122, i32 1, i32 10"   --->   Operation 4417 'partselect' 'mult_V_1698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4418 [1/1] (1.54ns)   --->   "%sub_ln717_160 = sub i13 %zext_ln717_491, i13 %zext_ln717_485"   --->   Operation 4418 'sub' 'sub_ln717_160' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4419 [1/1] (0.00ns)   --->   "%trunc_ln717_723 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_160, i32 1, i32 12"   --->   Operation 4419 'partselect' 'trunc_ln717_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4420 [1/1] (1.41ns)   --->   "%sub_ln717_161 = sub i11 %zext_ln717_490, i11 %zext_ln1171_382"   --->   Operation 4420 'sub' 'sub_ln717_161' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4421 [1/1] (0.00ns)   --->   "%mult_V_1700 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_161, i32 1, i32 10"   --->   Operation 4421 'partselect' 'mult_V_1700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4422 [1/1] (0.00ns)   --->   "%sext_ln717_380 = sext i10 %mult_V_1700"   --->   Operation 4422 'sext' 'sext_ln717_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4423 [1/1] (0.00ns)   --->   "%zext_ln717_493 = zext i14 %sext_ln717_380"   --->   Operation 4423 'zext' 'zext_ln717_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln1171_316 = sext i13 %trunc_ln717_725"   --->   Operation 4424 'sext' 'sext_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln717_381 = sext i10 %trunc_ln717_726"   --->   Operation 4425 'sext' 'sext_ln717_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln717_382 = sext i10 %trunc_ln717_726"   --->   Operation 4426 'sext' 'sext_ln717_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4427 [1/1] (0.00ns)   --->   "%sext_ln717_383 = sext i11 %mult_V_1703"   --->   Operation 4427 'sext' 'sext_ln717_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4428 [1/1] (0.00ns)   --->   "%zext_ln717_494 = zext i14 %sext_ln717_383"   --->   Operation 4428 'zext' 'zext_ln717_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4429 [1/1] (0.00ns)   --->   "%zext_ln42_222 = zext i11 %mult_V_1704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4429 'zext' 'zext_ln42_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4430 [1/1] (0.00ns)   --->   "%sext_ln1171_317 = sext i11 %trunc_ln717_729"   --->   Operation 4430 'sext' 'sext_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4431 [1/1] (0.00ns)   --->   "%sext_ln717_385 = sext i11 %trunc_ln717_730"   --->   Operation 4431 'sext' 'sext_ln717_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln717_386 = sext i12 %trunc_ln717_731"   --->   Operation 4432 'sext' 'sext_ln717_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4433 [1/1] (0.00ns)   --->   "%zext_ln42_223 = zext i7 %mult_V_1719" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4433 'zext' 'zext_ln42_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4434 [1/1] (0.00ns)   --->   "%zext_ln42_224 = zext i7 %mult_V_1719" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4434 'zext' 'zext_ln42_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4435 [1/1] (0.00ns)   --->   "%zext_ln717_496 = zext i12 %mult_V_1720"   --->   Operation 4435 'zext' 'zext_ln717_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4436 [1/1] (1.54ns)   --->   "%sub_ln1171_345 = sub i13 %zext_ln717_485, i13 %zext_ln717_491"   --->   Operation 4436 'sub' 'sub_ln1171_345' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4437 [1/1] (0.00ns)   --->   "%trunc_ln717_732 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_345, i32 1, i32 12"   --->   Operation 4437 'partselect' 'trunc_ln717_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4438 [1/1] (0.00ns)   --->   "%sext_ln1171_318 = sext i12 %trunc_ln717_732"   --->   Operation 4438 'sext' 'sext_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4439 [1/1] (1.54ns)   --->   "%sub_ln1171_346 = sub i13 %sext_ln717_384, i13 %zext_ln717_485"   --->   Operation 4439 'sub' 'sub_ln1171_346' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4440 [1/1] (0.00ns)   --->   "%trunc_ln717_733 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_346, i32 1, i32 12"   --->   Operation 4440 'partselect' 'trunc_ln717_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4441 [1/1] (0.00ns)   --->   "%sext_ln717_387 = sext i12 %trunc_ln717_733"   --->   Operation 4441 'sext' 'sext_ln717_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4442 [1/1] (0.00ns)   --->   "%zext_ln42_225 = zext i12 %mult_V_1727" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4442 'zext' 'zext_ln42_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4443 [1/1] (0.00ns)   --->   "%zext_ln1171_388 = zext i8 %p_read_140"   --->   Operation 4443 'zext' 'zext_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4444 [1/1] (1.30ns)   --->   "%sub_ln1171_347 = sub i9 0, i9 %zext_ln1171_388"   --->   Operation 4444 'sub' 'sub_ln1171_347' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4445 [1/1] (0.00ns)   --->   "%trunc_ln717_734 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_347, i32 1, i32 8"   --->   Operation 4445 'partselect' 'trunc_ln717_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4446 [1/1] (0.00ns)   --->   "%sext_ln42_81 = sext i8 %trunc_ln717_734" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4446 'sext' 'sext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4447 [1/1] (0.00ns)   --->   "%sext_ln717_388 = sext i11 %mult_V_1731"   --->   Operation 4447 'sext' 'sext_ln717_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4448 [1/1] (0.00ns)   --->   "%zext_ln717_498 = zext i14 %sext_ln717_388"   --->   Operation 4448 'zext' 'zext_ln717_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln717_389 = sext i12 %trunc_ln717_736"   --->   Operation 4449 'sext' 'sext_ln717_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4450 [1/1] (0.00ns)   --->   "%shl_ln717_85 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_140, i1 0"   --->   Operation 4450 'bitconcatenate' 'shl_ln717_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4451 [1/1] (0.00ns)   --->   "%zext_ln717_501 = zext i9 %shl_ln717_85"   --->   Operation 4451 'zext' 'zext_ln717_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4452 [1/1] (1.48ns)   --->   "%add_ln717_125 = add i12 %zext_ln717_497, i12 %zext_ln717_501"   --->   Operation 4452 'add' 'add_ln717_125' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4453 [1/1] (0.00ns)   --->   "%mult_V_1741 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_125, i32 1, i32 11"   --->   Operation 4453 'partselect' 'mult_V_1741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4454 [1/1] (0.00ns)   --->   "%sext_ln42_82 = sext i12 %trunc_ln717_739" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4454 'sext' 'sext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4455 [1/1] (0.00ns)   --->   "%zext_ln42_227 = zext i10 %mult_V_1746" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4455 'zext' 'zext_ln42_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4456 [1/1] (0.00ns)   --->   "%zext_ln42_228 = zext i10 %mult_V_1746" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4456 'zext' 'zext_ln42_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4457 [1/1] (0.00ns)   --->   "%sext_ln717_392 = sext i10 %trunc_ln717_740"   --->   Operation 4457 'sext' 'sext_ln717_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4458 [1/1] (0.00ns)   --->   "%zext_ln717_503 = zext i11 %mult_V_1764"   --->   Operation 4458 'zext' 'zext_ln717_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4459 [1/1] (0.00ns)   --->   "%sext_ln1171_319 = sext i12 %trunc_ln717_741"   --->   Operation 4459 'sext' 'sext_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4460 [1/1] (0.00ns)   --->   "%sext_ln717_393 = sext i11 %trunc_ln717_742"   --->   Operation 4460 'sext' 'sext_ln717_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln717_394 = sext i12 %mult_V_1768"   --->   Operation 4461 'sext' 'sext_ln717_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4462 [1/1] (0.00ns)   --->   "%zext_ln717_506 = zext i14 %sext_ln717_394"   --->   Operation 4462 'zext' 'zext_ln717_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4463 [1/1] (0.00ns)   --->   "%zext_ln42_229 = zext i7 %mult_V_1770" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4463 'zext' 'zext_ln42_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4464 [1/1] (0.00ns)   --->   "%sext_ln1171_320 = sext i12 %trunc_ln717_744"   --->   Operation 4464 'sext' 'sext_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4465 [1/1] (0.00ns)   --->   "%sext_ln1171_321 = sext i13 %trunc_ln717_745"   --->   Operation 4465 'sext' 'sext_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4466 [1/1] (0.00ns)   --->   "%sext_ln717_396 = sext i11 %trunc_ln717_746"   --->   Operation 4466 'sext' 'sext_ln717_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4467 [1/1] (0.00ns)   --->   "%zext_ln717_507 = zext i11 %mult_V_1777"   --->   Operation 4467 'zext' 'zext_ln717_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4468 [1/1] (0.00ns)   --->   "%zext_ln42_231 = zext i11 %mult_V_1777" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4468 'zext' 'zext_ln42_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4469 [1/1] (0.00ns)   --->   "%sext_ln717_397 = sext i12 %mult_V_1781"   --->   Operation 4469 'sext' 'sext_ln717_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4470 [1/1] (0.00ns)   --->   "%zext_ln717_509 = zext i14 %sext_ln717_397"   --->   Operation 4470 'zext' 'zext_ln717_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4471 [1/1] (0.00ns)   --->   "%sext_ln717_398 = sext i10 %trunc_ln717_748"   --->   Operation 4471 'sext' 'sext_ln717_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4472 [1/1] (0.00ns)   --->   "%zext_ln42_232 = zext i10 %mult_V_1787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4472 'zext' 'zext_ln42_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4473 [1/1] (0.00ns)   --->   "%sext_ln1171_322 = sext i12 %trunc_ln717_750"   --->   Operation 4473 'sext' 'sext_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4474 [1/1] (0.00ns)   --->   "%zext_ln1171_399 = zext i8 %p_read_138"   --->   Operation 4474 'zext' 'zext_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4475 [1/1] (0.00ns)   --->   "%zext_ln1171_402 = zext i8 %p_read_138"   --->   Operation 4475 'zext' 'zext_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4476 [1/1] (0.00ns)   --->   "%zext_ln42_233 = zext i12 %mult_V_1792" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4476 'zext' 'zext_ln42_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4477 [1/1] (0.00ns)   --->   "%sext_ln717_400 = sext i10 %mult_V_1794"   --->   Operation 4477 'sext' 'sext_ln717_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4478 [1/1] (0.00ns)   --->   "%zext_ln717_514 = zext i14 %sext_ln717_400"   --->   Operation 4478 'zext' 'zext_ln717_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4479 [1/1] (0.00ns)   --->   "%zext_ln717_517 = zext i9 %mult_V_1802"   --->   Operation 4479 'zext' 'zext_ln717_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4480 [1/1] (1.48ns)   --->   "%sub_ln717_170 = sub i12 %zext_ln717_515, i12 %zext_ln717_517"   --->   Operation 4480 'sub' 'sub_ln717_170' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4481 [1/1] (0.00ns)   --->   "%mult_V_1795 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_170, i32 1, i32 11"   --->   Operation 4481 'partselect' 'mult_V_1795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4482 [1/1] (0.00ns)   --->   "%sext_ln717_401 = sext i11 %mult_V_1795"   --->   Operation 4482 'sext' 'sext_ln717_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4483 [1/1] (0.00ns)   --->   "%zext_ln717_518 = zext i14 %sext_ln717_401"   --->   Operation 4483 'zext' 'zext_ln717_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4484 [1/1] (0.00ns)   --->   "%zext_ln42_234 = zext i11 %mult_V_1799" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4484 'zext' 'zext_ln42_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4485 [1/1] (1.54ns)   --->   "%sub_ln717_171 = sub i13 %zext_ln717_511, i13 %zext_ln1171_402"   --->   Operation 4485 'sub' 'sub_ln717_171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4486 [1/1] (0.00ns)   --->   "%mult_V_1804 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_171, i32 1, i32 12"   --->   Operation 4486 'partselect' 'mult_V_1804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln717_404 = sext i11 %trunc_ln717_755"   --->   Operation 4487 'sext' 'sext_ln717_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4488 [1/1] (0.00ns)   --->   "%zext_ln717_521 = zext i14 %sext_ln717_404"   --->   Operation 4488 'zext' 'zext_ln717_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4489 [1/1] (1.54ns)   --->   "%sub_ln1171_486 = sub i13 %zext_ln1171_402, i13 %zext_ln717_511"   --->   Operation 4489 'sub' 'sub_ln1171_486' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4490 [1/1] (0.00ns)   --->   "%trunc_ln717_756 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_486, i32 1, i32 12"   --->   Operation 4490 'partselect' 'trunc_ln717_756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln42_83 = sext i12 %trunc_ln717_756" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4491 'sext' 'sext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4492 [1/1] (0.00ns)   --->   "%sext_ln1171_323 = sext i12 %trunc_ln717_757"   --->   Operation 4492 'sext' 'sext_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4493 [1/1] (0.00ns)   --->   "%sext_ln1171_324 = sext i11 %trunc_ln717_758"   --->   Operation 4493 'sext' 'sext_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln1171_92 = sext i12 %sub_ln1171_359"   --->   Operation 4494 'sext' 'sext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4495 [1/1] (1.54ns)   --->   "%sub_ln1171_360 = sub i13 %sext_ln1171_92, i13 %zext_ln1171_402"   --->   Operation 4495 'sub' 'sub_ln1171_360' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4496 [1/1] (0.00ns)   --->   "%trunc_ln717_760 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_360, i32 1, i32 12"   --->   Operation 4496 'partselect' 'trunc_ln717_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln1171_325 = sext i12 %trunc_ln717_760"   --->   Operation 4497 'sext' 'sext_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln717_405 = sext i9 %trunc_ln717_761"   --->   Operation 4498 'sext' 'sext_ln717_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln717_407 = sext i12 %trunc_ln717_763"   --->   Operation 4499 'sext' 'sext_ln717_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4500 [1/1] (0.00ns)   --->   "%zext_ln42_238 = zext i12 %mult_V_1826" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4500 'zext' 'zext_ln42_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4501 [1/1] (0.00ns)   --->   "%sext_ln1171_326 = sext i12 %trunc_ln717_764"   --->   Operation 4501 'sext' 'sext_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln717_408 = sext i12 %trunc_ln717_765"   --->   Operation 4502 'sext' 'sext_ln717_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4503 [1/1] (0.00ns)   --->   "%sext_ln717_410 = sext i13 %trunc_ln717_767"   --->   Operation 4503 'sext' 'sext_ln717_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4504 [1/1] (0.00ns)   --->   "%zext_ln42_239 = zext i7 %mult_V_1832" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4504 'zext' 'zext_ln42_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4505 [1/1] (0.00ns)   --->   "%sext_ln717_411 = sext i12 %trunc_ln717_768"   --->   Operation 4505 'sext' 'sext_ln717_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4506 [1/1] (0.00ns)   --->   "%zext_ln42_240 = zext i12 %mult_V_1837" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4506 'zext' 'zext_ln42_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4507 [1/1] (0.00ns)   --->   "%zext_ln42_241 = zext i10 %mult_V_1838" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4507 'zext' 'zext_ln42_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4508 [1/1] (0.00ns)   --->   "%zext_ln42_242 = zext i10 %mult_V_1838" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4508 'zext' 'zext_ln42_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4509 [1/1] (0.00ns)   --->   "%sext_ln1171_327 = sext i8 %trunc_ln717_769"   --->   Operation 4509 'sext' 'sext_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4510 [1/1] (0.00ns)   --->   "%sext_ln1171_328 = sext i8 %trunc_ln717_769"   --->   Operation 4510 'sext' 'sext_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4511 [1/1] (0.00ns)   --->   "%sext_ln1171_329 = sext i13 %trunc_ln717_770"   --->   Operation 4511 'sext' 'sext_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4512 [1/1] (0.00ns)   --->   "%sext_ln717_412 = sext i11 %trunc_ln717_771"   --->   Operation 4512 'sext' 'sext_ln717_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4513 [1/1] (0.00ns)   --->   "%zext_ln717_529 = zext i11 %mult_V_1850"   --->   Operation 4513 'zext' 'zext_ln717_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln717_414 = sext i13 %mult_V_1851"   --->   Operation 4514 'sext' 'sext_ln717_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4515 [1/1] (0.00ns)   --->   "%zext_ln717_531 = zext i14 %sext_ln717_414"   --->   Operation 4515 'zext' 'zext_ln717_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln1171_330 = sext i10 %trunc_ln717_774"   --->   Operation 4516 'sext' 'sext_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4517 [1/1] (0.00ns)   --->   "%zext_ln1171_416 = zext i9 %mult_V_1858"   --->   Operation 4517 'zext' 'zext_ln1171_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4518 [1/1] (1.54ns)   --->   "%sub_ln1171_370 = sub i13 %zext_ln1171_416, i13 %zext_ln1171_414"   --->   Operation 4518 'sub' 'sub_ln1171_370' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4519 [1/1] (0.00ns)   --->   "%trunc_ln717_776 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_370, i32 1, i32 12"   --->   Operation 4519 'partselect' 'trunc_ln717_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4520 [1/1] (0.00ns)   --->   "%zext_ln717_536 = zext i11 %mult_V_1859"   --->   Operation 4520 'zext' 'zext_ln717_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4521 [1/1] (0.00ns)   --->   "%zext_ln42_243 = zext i11 %mult_V_1859" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4521 'zext' 'zext_ln42_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4522 [1/1] (0.00ns)   --->   "%sext_ln717_417 = sext i11 %trunc_ln717_777"   --->   Operation 4522 'sext' 'sext_ln717_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln1171_332 = sext i10 %trunc_ln717_778"   --->   Operation 4523 'sext' 'sext_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4524 [1/1] (1.54ns)   --->   "%sub_ln717_179 = sub i13 %zext_ln1171_414, i13 %zext_ln717_532"   --->   Operation 4524 'sub' 'sub_ln717_179' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4525 [1/1] (0.00ns)   --->   "%mult_V_1869 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_179, i32 1, i32 12"   --->   Operation 4525 'partselect' 'mult_V_1869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln42_86 = sext i12 %trunc_ln717_781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4526 'sext' 'sext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4527 [1/1] (0.00ns)   --->   "%sext_ln1171_333 = sext i11 %trunc_ln717_782"   --->   Operation 4527 'sext' 'sext_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4528 [1/1] (0.00ns)   --->   "%zext_ln42_245 = zext i7 %mult_V_1884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4528 'zext' 'zext_ln42_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln1171_335 = sext i13 %trunc_ln717_785"   --->   Operation 4529 'sext' 'sext_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4530 [1/1] (0.00ns)   --->   "%sext_ln1171_336 = sext i13 %trunc_ln717_786"   --->   Operation 4530 'sext' 'sext_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4531 [1/1] (0.00ns)   --->   "%sext_ln717_420 = sext i9 %trunc_ln717_787"   --->   Operation 4531 'sext' 'sext_ln717_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln1171_338 = sext i9 %trunc_ln717_787"   --->   Operation 4532 'sext' 'sext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4533 [1/1] (0.00ns)   --->   "%sext_ln1171_340 = sext i12 %trunc_ln717_788"   --->   Operation 4533 'sext' 'sext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln1171_341 = sext i8 %trunc_ln717_789"   --->   Operation 4534 'sext' 'sext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4535 [1/1] (0.00ns)   --->   "%sext_ln717_421 = sext i10 %trunc_ln717_790"   --->   Operation 4535 'sext' 'sext_ln717_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4536 [1/1] (0.00ns)   --->   "%sext_ln717_422 = sext i10 %trunc_ln717_790"   --->   Operation 4536 'sext' 'sext_ln717_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln717_423 = sext i10 %mult_V_1895"   --->   Operation 4537 'sext' 'sext_ln717_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4538 [1/1] (0.00ns)   --->   "%zext_ln717_540 = zext i14 %sext_ln717_423"   --->   Operation 4538 'zext' 'zext_ln717_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4539 [1/1] (0.00ns)   --->   "%zext_ln42_246 = zext i11 %mult_V_1896" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4539 'zext' 'zext_ln42_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4540 [1/1] (0.00ns)   --->   "%sext_ln717_424 = sext i12 %trunc_ln717_792"   --->   Operation 4540 'sext' 'sext_ln717_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln717_425 = sext i12 %trunc_ln717_793"   --->   Operation 4541 'sext' 'sext_ln717_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4542 [1/1] (0.00ns)   --->   "%zext_ln717_542 = zext i14 %sext_ln717_425"   --->   Operation 4542 'zext' 'zext_ln717_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4543 [1/1] (0.00ns)   --->   "%zext_ln717_543 = zext i11 %mult_V_1915"   --->   Operation 4543 'zext' 'zext_ln717_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4544 [1/1] (0.00ns)   --->   "%zext_ln717_549 = zext i14 %sext_ln717_427"   --->   Operation 4544 'zext' 'zext_ln717_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4545 [1/1] (0.00ns)   --->   "%sext_ln1171_342 = sext i10 %trunc_ln717_797"   --->   Operation 4545 'sext' 'sext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4546 [1/1] (0.00ns)   --->   "%sext_ln717_428 = sext i13 %trunc_ln717_798"   --->   Operation 4546 'sext' 'sext_ln717_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln717_429 = sext i10 %mult_V_1925"   --->   Operation 4547 'sext' 'sext_ln717_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4548 [1/1] (0.00ns)   --->   "%zext_ln717_551 = zext i14 %sext_ln717_429"   --->   Operation 4548 'zext' 'zext_ln717_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln42_88 = sext i12 %trunc_ln717_800" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4549 'sext' 'sext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4550 [1/1] (0.00ns)   --->   "%zext_ln42_249 = zext i11 %mult_V_1930" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4550 'zext' 'zext_ln42_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4551 [1/1] (0.00ns)   --->   "%zext_ln42_250 = zext i11 %mult_V_1930" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4551 'zext' 'zext_ln42_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4552 [1/1] (0.00ns)   --->   "%zext_ln42_251 = zext i7 %mult_V_1936" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4552 'zext' 'zext_ln42_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4553 [1/1] (0.00ns)   --->   "%sext_ln1171_344 = sext i11 %trunc_ln717_802"   --->   Operation 4553 'sext' 'sext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln1171_345 = sext i11 %trunc_ln717_802"   --->   Operation 4554 'sext' 'sext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4555 [1/1] (0.00ns)   --->   "%sext_ln42_89 = sext i12 %trunc_ln717_803" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4555 'sext' 'sext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln717_431 = sext i12 %mult_V_1949"   --->   Operation 4556 'sext' 'sext_ln717_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4557 [1/1] (0.00ns)   --->   "%zext_ln717_553 = zext i14 %sext_ln717_431"   --->   Operation 4557 'zext' 'zext_ln717_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4558 [1/1] (0.00ns)   --->   "%zext_ln1171_435 = zext i8 %p_read_133"   --->   Operation 4558 'zext' 'zext_ln1171_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4559 [1/1] (0.00ns)   --->   "%sext_ln717_434 = sext i11 %trunc_ln717_807"   --->   Operation 4559 'sext' 'sext_ln717_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4560 [1/1] (0.00ns)   --->   "%sext_ln717_435 = sext i12 %trunc_ln717_808"   --->   Operation 4560 'sext' 'sext_ln717_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4561 [1/1] (0.00ns)   --->   "%zext_ln42_252 = zext i12 %mult_V_1957" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4561 'zext' 'zext_ln42_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4562 [1/1] (0.00ns)   --->   "%zext_ln717_561 = zext i12 %mult_V_1962"   --->   Operation 4562 'zext' 'zext_ln717_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4563 [1/1] (0.00ns)   --->   "%zext_ln42_254 = zext i11 %mult_V_1963" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4563 'zext' 'zext_ln42_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4564 [1/1] (1.30ns)   --->   "%sub_ln1171_392 = sub i9 0, i9 %zext_ln1171_435"   --->   Operation 4564 'sub' 'sub_ln1171_392' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4565 [1/1] (0.00ns)   --->   "%trunc_ln717_809 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_392, i32 1, i32 8"   --->   Operation 4565 'partselect' 'trunc_ln717_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4566 [1/1] (0.00ns)   --->   "%sext_ln717_436 = sext i8 %trunc_ln717_809"   --->   Operation 4566 'sext' 'sext_ln717_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4567 [1/1] (0.00ns)   --->   "%zext_ln42_255 = zext i13 %mult_V_1968" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4567 'zext' 'zext_ln42_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4568 [1/1] (0.00ns)   --->   "%sext_ln1171_347 = sext i11 %trunc_ln717_811"   --->   Operation 4568 'sext' 'sext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4569 [1/1] (0.00ns)   --->   "%sext_ln1171_348 = sext i11 %trunc_ln717_812"   --->   Operation 4569 'sext' 'sext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4570 [1/1] (0.00ns)   --->   "%sext_ln1171_349 = sext i12 %trunc_ln717_813"   --->   Operation 4570 'sext' 'sext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4571 [1/1] (0.00ns)   --->   "%sext_ln717_438 = sext i13 %trunc_ln717_814"   --->   Operation 4571 'sext' 'sext_ln717_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4572 [1/1] (0.00ns)   --->   "%sext_ln1171_350 = sext i10 %trunc_ln717_815"   --->   Operation 4572 'sext' 'sext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4573 [1/1] (0.00ns)   --->   "%sext_ln1171_351 = sext i12 %trunc_ln717_816"   --->   Operation 4573 'sext' 'sext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4574 [1/1] (0.00ns)   --->   "%sext_ln717_441 = sext i12 %trunc_ln717_819"   --->   Operation 4574 'sext' 'sext_ln717_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4575 [1/1] (0.00ns)   --->   "%sext_ln717_442 = sext i12 %trunc_ln717_819"   --->   Operation 4575 'sext' 'sext_ln717_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4576 [1/1] (0.00ns)   --->   "%zext_ln717_565 = zext i12 %mult_V_1988"   --->   Operation 4576 'zext' 'zext_ln717_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4577 [1/1] (0.00ns)   --->   "%sext_ln717_443 = sext i12 %trunc_ln717_820"   --->   Operation 4577 'sext' 'sext_ln717_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4578 [1/1] (0.00ns)   --->   "%zext_ln717_567 = zext i11 %mult_V_1996"   --->   Operation 4578 'zext' 'zext_ln717_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4579 [1/1] (0.00ns)   --->   "%sext_ln717_444 = sext i9 %trunc_ln717_821"   --->   Operation 4579 'sext' 'sext_ln717_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4580 [1/1] (0.00ns)   --->   "%sext_ln717_445 = sext i12 %mult_V_2000"   --->   Operation 4580 'sext' 'sext_ln717_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4581 [1/1] (0.00ns)   --->   "%zext_ln717_568 = zext i14 %sext_ln717_445"   --->   Operation 4581 'zext' 'zext_ln717_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln717_446 = sext i11 %mult_V_2004"   --->   Operation 4582 'sext' 'sext_ln717_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4583 [1/1] (0.00ns)   --->   "%zext_ln717_569 = zext i14 %sext_ln717_446"   --->   Operation 4583 'zext' 'zext_ln717_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4584 [1/1] (0.00ns)   --->   "%sext_ln1171_352 = sext i11 %trunc_ln717_824"   --->   Operation 4584 'sext' 'sext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln717_448 = sext i12 %mult_V_2009"   --->   Operation 4585 'sext' 'sext_ln717_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4586 [1/1] (0.00ns)   --->   "%zext_ln717_571 = zext i14 %sext_ln717_448"   --->   Operation 4586 'zext' 'zext_ln717_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4587 [1/1] (0.00ns)   --->   "%sext_ln1171_353 = sext i11 %trunc_ln717_827"   --->   Operation 4587 'sext' 'sext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4588 [1/1] (0.00ns)   --->   "%sext_ln717_449 = sext i10 %trunc_ln717_828"   --->   Operation 4588 'sext' 'sext_ln717_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4589 [1/1] (0.00ns)   --->   "%sext_ln1171_354 = sext i10 %trunc_ln717_829"   --->   Operation 4589 'sext' 'sext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4590 [1/1] (0.00ns)   --->   "%zext_ln717_572 = zext i12 %mult_V_2018"   --->   Operation 4590 'zext' 'zext_ln717_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4591 [1/1] (0.00ns)   --->   "%sext_ln717_450 = sext i12 %trunc_ln717_830"   --->   Operation 4591 'sext' 'sext_ln717_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4592 [1/1] (0.00ns)   --->   "%sext_ln717_452 = sext i10 %mult_V_2027"   --->   Operation 4592 'sext' 'sext_ln717_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4593 [1/1] (0.00ns)   --->   "%zext_ln717_575 = zext i14 %sext_ln717_452"   --->   Operation 4593 'zext' 'zext_ln717_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln1171_355 = sext i8 %trunc_ln717_833"   --->   Operation 4594 'sext' 'sext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4595 [1/1] (0.00ns)   --->   "%sext_ln1171_356 = sext i8 %trunc_ln717_833"   --->   Operation 4595 'sext' 'sext_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4596 [1/1] (0.00ns)   --->   "%sext_ln1171_357 = sext i10 %trunc_ln717_834"   --->   Operation 4596 'sext' 'sext_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4597 [1/1] (0.00ns)   --->   "%sext_ln1171_358 = sext i10 %trunc_ln717_834"   --->   Operation 4597 'sext' 'sext_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln717_453 = sext i13 %trunc_ln717_835"   --->   Operation 4598 'sext' 'sext_ln717_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln717_455 = sext i11 %trunc_ln717_837"   --->   Operation 4599 'sext' 'sext_ln717_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4600 [1/1] (0.00ns)   --->   "%sext_ln717_456 = sext i13 %trunc_ln717_838"   --->   Operation 4600 'sext' 'sext_ln717_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4601 [1/1] (0.00ns)   --->   "%sext_ln717_457 = sext i11 %mult_V_2040"   --->   Operation 4601 'sext' 'sext_ln717_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4602 [1/1] (0.00ns)   --->   "%zext_ln717_577 = zext i14 %sext_ln717_457"   --->   Operation 4602 'zext' 'zext_ln717_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4603 [1/1] (0.00ns)   --->   "%sext_ln1171_359 = sext i11 %trunc_ln717_840"   --->   Operation 4603 'sext' 'sext_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln717_458 = sext i12 %trunc_ln717_841"   --->   Operation 4604 'sext' 'sext_ln717_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4605 [1/1] (0.00ns)   --->   "%sext_ln717_459 = sext i11 %trunc_ln717_842"   --->   Operation 4605 'sext' 'sext_ln717_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4606 [1/1] (0.00ns)   --->   "%zext_ln42_257 = zext i9 %mult_V_2045" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4606 'zext' 'zext_ln42_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4607 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mult_V_12"   --->   Operation 4607 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4608 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i8 %or_ln"   --->   Operation 4608 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4609 [1/1] (1.48ns)   --->   "%add_ln712 = add i12 %sext_ln42_5, i12 %sext_ln717_31"   --->   Operation 4609 'add' 'add_ln712' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_9 = add i13 %sext_ln717_92, i13 %sext_ln717_113"   --->   Operation 4610 'add' 'add_ln712_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4611 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_10 = add i13 %add_ln712_9, i13 %sext_ln717_52"   --->   Operation 4611 'add' 'add_ln712_10' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4612 [1/1] (1.48ns)   --->   "%add_ln712_12 = add i12 %sext_ln1171_195, i12 %sext_ln717_193"   --->   Operation 4612 'add' 'add_ln712_12' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_13 = add i13 %sext_ln717_295, i13 %sext_ln1171_267"   --->   Operation 4613 'add' 'add_ln712_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4614 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_14 = add i13 %add_ln712_13, i13 %sext_ln1171_216"   --->   Operation 4614 'add' 'add_ln712_14' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4615 [1/1] (1.53ns)   --->   "%add_ln712_17 = add i14 %sext_ln1171_279, i14 %sext_ln1171_288"   --->   Operation 4615 'add' 'add_ln712_17' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_18 = add i14 %sext_ln1171_316, i14 %sext_ln1171_319"   --->   Operation 4616 'add' 'add_ln712_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4617 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_19 = add i14 %add_ln712_18, i14 %sext_ln717_353"   --->   Operation 4617 'add' 'add_ln712_19' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4618 [1/1] (1.52ns)   --->   "%add_ln712_22 = add i15 %zext_ln717_18, i15 %zext_ln717_69"   --->   Operation 4618 'add' 'add_ln712_22' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4619 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i15 %add_ln712_22"   --->   Operation 4619 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4620 [1/1] (1.53ns)   --->   "%add_ln712_23 = add i16 %zext_ln712_1, i16 %zext_ln717_2"   --->   Operation 4620 'add' 'add_ln712_23' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_28 = add i12 %zext_ln42_96, i12 %trunc_ln42_10"   --->   Operation 4621 'add' 'add_ln712_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4622 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_29 = add i12 %add_ln712_28, i12 %zext_ln717_165"   --->   Operation 4622 'add' 'add_ln712_29' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4623 [1/1] (0.00ns)   --->   "%zext_ln712_4 = zext i15 %add_ln712_31"   --->   Operation 4623 'zext' 'zext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4624 [1/1] (0.00ns)   --->   "%zext_ln712_5 = zext i15 %add_ln712_32"   --->   Operation 4624 'zext' 'zext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_33 = add i16 %zext_ln712_5, i16 %zext_ln717_292"   --->   Operation 4625 'add' 'add_ln712_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4626 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_34 = add i16 %add_ln712_33, i16 %zext_ln712_4"   --->   Operation 4626 'add' 'add_ln712_34' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4627 [1/1] (1.52ns)   --->   "%add_ln712_36 = add i15 %zext_ln42_191, i15 %zext_ln717_434"   --->   Operation 4627 'add' 'add_ln712_36' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4628 [1/1] (0.00ns)   --->   "%zext_ln712_7 = zext i15 %add_ln712_37"   --->   Operation 4628 'zext' 'zext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4629 [1/1] (1.53ns)   --->   "%add_ln712_38 = add i16 %zext_ln712_7, i16 %zext_ln717_464"   --->   Operation 4629 'add' 'add_ln712_38' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4630 [1/1] (1.52ns)   --->   "%add_ln712_40 = add i15 %zext_ln717_551, i15 %zext_ln42_252"   --->   Operation 4630 'add' 'add_ln712_40' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4631 [1/1] (0.00ns)   --->   "%zext_ln712_8 = zext i9 %add_ln712_42"   --->   Operation 4631 'zext' 'zext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4632 [1/1] (1.36ns)   --->   "%add_ln712_43 = add i10 %zext_ln712_8, i10 %zext_ln1171_42"   --->   Operation 4632 'add' 'add_ln712_43' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4633 [1/1] (1.53ns)   --->   "%add_ln712_48 = add i14 %sext_ln1171_106, i14 %sext_ln717_36"   --->   Operation 4633 'add' 'add_ln712_48' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4634 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i14 %add_ln712_48"   --->   Operation 4634 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i13 %add_ln712_49"   --->   Operation 4635 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4636 [1/1] (1.53ns)   --->   "%add_ln712_50 = add i14 %sext_ln712_12, i14 %sext_ln1171_124"   --->   Operation 4636 'add' 'add_ln712_50' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4637 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i14 %add_ln712_50"   --->   Operation 4637 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4638 [1/1] (1.52ns)   --->   "%add_ln712_51 = add i15 %sext_ln712_13, i15 %sext_ln712_11"   --->   Operation 4638 'add' 'add_ln712_51' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4639 [1/1] (1.53ns)   --->   "%add_ln712_52 = add i14 %sext_ln717_181, i14 %sext_ln1171_215"   --->   Operation 4639 'add' 'add_ln712_52' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_54 = add i12 %sext_ln717_253, i12 %sext_ln1171_244"   --->   Operation 4640 'add' 'add_ln712_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4641 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_55 = add i12 %add_ln712_54, i12 %sext_ln717_225"   --->   Operation 4641 'add' 'add_ln712_55' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_58 = add i14 %sext_ln1171_296, i14 %sext_ln717_350"   --->   Operation 4642 'add' 'add_ln712_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4643 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_59 = add i14 %add_ln712_58, i14 %sext_ln1171_251"   --->   Operation 4643 'add' 'add_ln712_59' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_60 = add i14 %sext_ln717_407, i14 %sext_ln1171_336"   --->   Operation 4644 'add' 'add_ln712_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4645 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_61 = add i14 %add_ln712_60, i14 %sext_ln1171_307"   --->   Operation 4645 'add' 'add_ln712_61' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4646 [1/1] (1.52ns)   --->   "%add_ln712_63 = add i15 %zext_ln717_100, i15 %zext_ln42_51"   --->   Operation 4646 'add' 'add_ln712_63' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4647 [1/1] (0.00ns)   --->   "%zext_ln712_11 = zext i15 %add_ln712_63"   --->   Operation 4647 'zext' 'zext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4648 [1/1] (1.53ns)   --->   "%add_ln712_64 = add i16 %zext_ln712_11, i16 %zext_ln717_25"   --->   Operation 4648 'add' 'add_ln712_64' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_65 = add i12 %zext_ln717_158, i12 %zext_ln717_165"   --->   Operation 4649 'add' 'add_ln712_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4650 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_66 = add i12 %add_ln712_65, i12 %zext_ln717_125"   --->   Operation 4650 'add' 'add_ln712_66' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_70 = add i15 %zext_ln42_106, i15 %zext_ln717_229"   --->   Operation 4651 'add' 'add_ln712_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4652 [1/1] (0.00ns)   --->   "%zext_ln712_13 = zext i12 %add_ln712_72"   --->   Operation 4652 'zext' 'zext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4653 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_73 = add i15 %zext_ln712_13, i15 %add_ln712_70"   --->   Operation 4653 'add' 'add_ln712_73' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4654 [1/1] (1.54ns)   --->   "%add_ln712_74 = add i12 %trunc_ln42_17, i12 %zext_ln42_163"   --->   Operation 4654 'add' 'add_ln712_74' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4655 [1/1] (1.54ns)   --->   "%add_ln712_76 = add i12 %trunc_ln42_24, i12 %zext_ln42_187"   --->   Operation 4655 'add' 'add_ln712_76' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4656 [1/1] (0.00ns)   --->   "%zext_ln712_16 = zext i12 %add_ln712_76"   --->   Operation 4656 'zext' 'zext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4657 [1/1] (1.54ns)   --->   "%add_ln712_77 = add i13 %zext_ln712_16, i13 %zext_ln717_358"   --->   Operation 4657 'add' 'add_ln712_77' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4658 [1/1] (1.52ns)   --->   "%add_ln712_80 = add i15 %zext_ln42_200, i15 %zext_ln717_475"   --->   Operation 4658 'add' 'add_ln712_80' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4659 [1/1] (0.00ns)   --->   "%zext_ln712_19 = zext i15 %add_ln712_80"   --->   Operation 4659 'zext' 'zext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4660 [1/1] (1.53ns)   --->   "%add_ln712_81 = add i16 %zext_ln712_19, i16 %zext_ln717_399"   --->   Operation 4660 'add' 'add_ln712_81' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4661 [1/1] (1.52ns)   --->   "%add_ln712_82 = add i15 %zext_ln42_233, i15 %zext_ln717_534"   --->   Operation 4661 'add' 'add_ln712_82' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4662 [1/1] (0.00ns)   --->   "%zext_ln712_20 = zext i15 %add_ln712_82"   --->   Operation 4662 'zext' 'zext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4663 [1/1] (1.53ns)   --->   "%add_ln712_83 = add i16 %zext_ln712_20, i16 %zext_ln717_488"   --->   Operation 4663 'add' 'add_ln712_83' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4664 [1/1] (0.00ns)   --->   "%zext_ln712_21 = zext i15 %add_ln712_85"   --->   Operation 4664 'zext' 'zext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_86 = add i16 %zext_ln712_21, i16 %zext_ln717_549"   --->   Operation 4665 'add' 'add_ln712_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4666 [1/1] (0.00ns)   --->   "%zext_ln712_23 = zext i10 %add_ln712_88"   --->   Operation 4666 'zext' 'zext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4667 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_89 = add i16 %zext_ln712_23, i16 %add_ln712_86"   --->   Operation 4667 'add' 'add_ln712_89' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4668 [1/1] (1.41ns)   --->   "%add_ln712_93 = add i11 %sext_ln717_1, i11 %sext_ln1171_109"   --->   Operation 4668 'add' 'add_ln712_93' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4669 [1/1] (1.54ns)   --->   "%add_ln712_94 = add i13 %sext_ln1171_125, i13 %sext_ln717_86"   --->   Operation 4669 'add' 'add_ln712_94' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_97 = add i14 %sext_ln717_149, i14 %sext_ln717_166"   --->   Operation 4670 'add' 'add_ln712_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4671 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_98 = add i14 %add_ln712_97, i14 %sext_ln717_101"   --->   Operation 4671 'add' 'add_ln712_98' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_99 = add i14 %sext_ln717_203, i14 %sext_ln42_41"   --->   Operation 4672 'add' 'add_ln712_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4673 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_100 = add i14 %add_ln712_99, i14 %sext_ln717_189"   --->   Operation 4673 'add' 'add_ln712_100' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_103 = add i11 %sext_ln1171_223, i11 %sext_ln1171_237"   --->   Operation 4674 'add' 'add_ln712_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4675 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_104 = add i11 %add_ln712_103, i11 %sext_ln717_219"   --->   Operation 4675 'add' 'add_ln712_104' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4676 [1/1] (1.41ns)   --->   "%add_ln712_105 = add i11 %sext_ln1171_253, i11 %sext_ln1171_261"   --->   Operation 4676 'add' 'add_ln712_105' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4677 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i11 %add_ln712_105"   --->   Operation 4677 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4678 [1/1] (1.48ns)   --->   "%add_ln712_106 = add i12 %sext_ln712_27, i12 %sext_ln1171_245"   --->   Operation 4678 'add' 'add_ln712_106' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4679 [1/1] (1.48ns)   --->   "%add_ln712_108 = add i12 %sext_ln717_300, i12 %sext_ln717_322"   --->   Operation 4679 'add' 'add_ln712_108' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4680 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i12 %add_ln712_108"   --->   Operation 4680 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4681 [1/1] (1.53ns)   --->   "%add_ln712_109 = add i14 %sext_ln712_30, i14 %sext_ln717_294"   --->   Operation 4681 'add' 'add_ln712_109' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4682 [1/1] (1.48ns)   --->   "%add_ln712_110 = add i12 %sext_ln1171_306, i12 %sext_ln42_81"   --->   Operation 4682 'add' 'add_ln712_110' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4683 [1/1] (0.00ns)   --->   "%sext_ln712_32 = sext i12 %add_ln712_110"   --->   Operation 4683 'sext' 'sext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4684 [1/1] (1.53ns)   --->   "%add_ln712_111 = add i14 %sext_ln712_32, i14 %sext_ln717_339"   --->   Operation 4684 'add' 'add_ln712_111' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4685 [1/1] (1.52ns)   --->   "%add_ln712_115 = add i16 %sext_ln717_434, i16 %zext_ln717_30"   --->   Operation 4685 'add' 'add_ln712_115' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_117 = add i15 %zext_ln42_17, i15 %zext_ln717_62"   --->   Operation 4686 'add' 'add_ln712_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4687 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_118 = add i15 %add_ln712_117, i15 %zext_ln42_13"   --->   Operation 4687 'add' 'add_ln712_118' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_120 = add i15 %zext_ln42_52, i15 %zext_ln717_127"   --->   Operation 4688 'add' 'add_ln712_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4689 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_121 = add i15 %add_ln712_120, i15 %zext_ln42_36"   --->   Operation 4689 'add' 'add_ln712_121' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4690 [1/1] (1.48ns)   --->   "%add_ln712_122 = add i11 %mult_V_513, i11 %zext_ln42_75"   --->   Operation 4690 'add' 'add_ln712_122' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4691 [1/1] (0.00ns)   --->   "%zext_ln712_26 = zext i11 %add_ln712_122"   --->   Operation 4691 'zext' 'zext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4692 [1/1] (1.52ns)   --->   "%add_ln712_123 = add i15 %zext_ln712_26, i15 %zext_ln717_136"   --->   Operation 4692 'add' 'add_ln712_123' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_126 = add i15 %zext_ln717_216, i15 %zext_ln42_117"   --->   Operation 4693 'add' 'add_ln712_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4694 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_127 = add i15 %add_ln712_126, i15 %zext_ln42_82"   --->   Operation 4694 'add' 'add_ln712_127' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4695 [1/1] (1.48ns)   --->   "%add_ln712_128 = add i12 %zext_ln717_323, i12 %zext_ln717_345"   --->   Operation 4695 'add' 'add_ln712_128' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4696 [1/1] (0.00ns)   --->   "%zext_ln712_29 = zext i12 %add_ln712_128"   --->   Operation 4696 'zext' 'zext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4697 [1/1] (1.52ns)   --->   "%add_ln712_129 = add i15 %zext_ln712_29, i15 %zext_ln717_310"   --->   Operation 4697 'add' 'add_ln712_129' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4698 [1/1] (1.52ns)   --->   "%add_ln712_131 = add i15 %zext_ln717_451, i15 %zext_ln717_477"   --->   Operation 4698 'add' 'add_ln712_131' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4699 [1/1] (1.30ns)   --->   "%add_ln712_133 = add i9 %zext_ln1171_399, i9 64"   --->   Operation 4699 'add' 'add_ln712_133' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4700 [1/1] (0.00ns)   --->   "%zext_ln712_32 = zext i9 %add_ln712_133"   --->   Operation 4700 'zext' 'zext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4701 [1/1] (1.48ns)   --->   "%add_ln712_134 = add i11 %zext_ln712_32, i11 %trunc_ln42_42"   --->   Operation 4701 'add' 'add_ln712_134' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4702 [1/1] (1.41ns)   --->   "%add_ln712_139 = add i11 %sext_ln717_2, i11 %sext_ln1171_109"   --->   Operation 4702 'add' 'add_ln712_139' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4703 [1/1] (1.54ns)   --->   "%add_ln712_140 = add i13 %sext_ln717_66, i13 %sext_ln1171_165"   --->   Operation 4703 'add' 'add_ln712_140' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4704 [1/1] (1.54ns)   --->   "%add_ln712_143 = add i13 %sext_ln42_25, i13 %sext_ln1171_180"   --->   Operation 4704 'add' 'add_ln712_143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4705 [1/1] (0.00ns)   --->   "%sext_ln712_38 = sext i13 %add_ln712_143"   --->   Operation 4705 'sext' 'sext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4706 [1/1] (1.53ns)   --->   "%add_ln712_144 = add i14 %sext_ln712_38, i14 %sext_ln717_118"   --->   Operation 4706 'add' 'add_ln712_144' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4707 [1/1] (1.54ns)   --->   "%add_ln712_149 = add i13 %sext_ln42_57, i13 %sext_ln717_308"   --->   Operation 4707 'add' 'add_ln712_149' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln712_42 = sext i13 %add_ln712_149"   --->   Operation 4708 'sext' 'sext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4709 [1/1] (1.53ns)   --->   "%add_ln712_150 = add i14 %sext_ln712_42, i14 %sext_ln717_265"   --->   Operation 4709 'add' 'add_ln712_150' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_151 = add i13 %sext_ln717_408, i13 %sext_ln717_417"   --->   Operation 4710 'add' 'add_ln712_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4711 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_152 = add i13 %add_ln712_151, i13 %sext_ln1171_301"   --->   Operation 4711 'add' 'add_ln712_152' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_154 = add i14 %sext_ln717_428, i14 %zext_ln42_259"   --->   Operation 4712 'add' 'add_ln712_154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4713 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_155 = add i14 %add_ln712_154, i14 %sext_ln1171_341"   --->   Operation 4713 'add' 'add_ln712_155' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_156 = add i15 %zext_ln717_54, i15 %zext_ln42_26"   --->   Operation 4714 'add' 'add_ln712_156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4715 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_157 = add i15 %add_ln712_156, i15 %zext_ln42_14"   --->   Operation 4715 'add' 'add_ln712_157' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4716 [1/1] (1.36ns)   --->   "%add_ln712_161 = add i10 %zext_ln42_53, i10 %zext_ln42_64"   --->   Operation 4716 'add' 'add_ln712_161' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4717 [1/1] (1.52ns)   --->   "%add_ln712_162 = add i15 %zext_ln717_230, i15 %zext_ln42_118"   --->   Operation 4717 'add' 'add_ln712_162' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_165 = add i15 %zext_ln42_147, i15 %zext_ln717_362"   --->   Operation 4718 'add' 'add_ln712_165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4719 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_166 = add i15 %add_ln712_165, i15 %zext_ln42_130"   --->   Operation 4719 'add' 'add_ln712_166' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_167 = add i15 %zext_ln42_189, i15 %zext_ln717_420"   --->   Operation 4720 'add' 'add_ln712_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4721 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_168 = add i15 %add_ln712_167, i15 %zext_ln42_183"   --->   Operation 4721 'add' 'add_ln712_168' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4722 [1/1] (1.52ns)   --->   "%add_ln712_171 = add i15 %zext_ln717_460, i15 %zext_ln717_477"   --->   Operation 4722 'add' 'add_ln712_171' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4723 [1/1] (0.00ns)   --->   "%zext_ln712_39 = zext i15 %add_ln712_171"   --->   Operation 4723 'zext' 'zext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4724 [1/1] (1.53ns)   --->   "%add_ln712_172 = add i16 %zext_ln712_39, i16 %zext_ln717_431"   --->   Operation 4724 'add' 'add_ln712_172' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4725 [1/1] (1.54ns)   --->   "%add_ln712_173 = add i12 %zext_ln717_503, i12 %trunc_ln42_39"   --->   Operation 4725 'add' 'add_ln712_173' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4726 [1/1] (0.00ns)   --->   "%zext_ln712_40 = zext i12 %add_ln712_173"   --->   Operation 4726 'zext' 'zext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4727 [1/1] (1.52ns)   --->   "%add_ln712_174 = add i15 %zext_ln712_40, i15 %zext_ln717_493"   --->   Operation 4727 'add' 'add_ln712_174' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4728 [1/1] (0.00ns)   --->   "%zext_ln712_42 = zext i10 %add_ln712_176"   --->   Operation 4728 'zext' 'zext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_177 = add i13 %zext_ln712_42, i13 %zext_ln717_565"   --->   Operation 4729 'add' 'add_ln712_177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4730 [1/1] (0.00ns)   --->   "%zext_ln712_44 = zext i10 %add_ln712_179"   --->   Operation 4730 'zext' 'zext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4731 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_180 = add i13 %zext_ln712_44, i13 %add_ln712_177"   --->   Operation 4731 'add' 'add_ln712_180' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_184 = add i13 %sext_ln42_13, i13 %sext_ln717_46"   --->   Operation 4732 'add' 'add_ln712_184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4733 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_185 = add i13 %add_ln712_184, i13 %sext_ln42_6"   --->   Operation 4733 'add' 'add_ln712_185' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4734 [1/1] (1.54ns)   --->   "%add_ln712_186 = add i13 %sext_ln717_68, i13 %sext_ln717_102"   --->   Operation 4734 'add' 'add_ln712_186' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4735 [1/1] (0.00ns)   --->   "%sext_ln712_48 = sext i13 %add_ln712_186"   --->   Operation 4735 'sext' 'sext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4736 [1/1] (1.53ns)   --->   "%add_ln712_187 = add i14 %sext_ln712_48, i14 %sext_ln717_54"   --->   Operation 4736 'add' 'add_ln712_187' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4737 [1/1] (0.00ns)   --->   "%sext_ln712_51 = sext i12 %add_ln712_189"   --->   Operation 4737 'sext' 'sext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4738 [1/1] (1.54ns)   --->   "%add_ln712_190 = add i13 %sext_ln712_51, i13 %sext_ln1171_166"   --->   Operation 4738 'add' 'add_ln712_190' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4739 [1/1] (1.54ns)   --->   "%add_ln712_191 = add i13 %sext_ln1171_191, i13 %sext_ln717_171"   --->   Operation 4739 'add' 'add_ln712_191' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4740 [1/1] (1.53ns)   --->   "%add_ln712_192 = add i14 %sext_ln717_184, i14 %sext_ln1171_218"   --->   Operation 4740 'add' 'add_ln712_192' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4741 [1/1] (1.36ns)   --->   "%add_ln712_196 = add i10 %sext_ln717_237, i10 %sext_ln717_244"   --->   Operation 4741 'add' 'add_ln712_196' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4742 [1/1] (0.00ns)   --->   "%sext_ln712_56 = sext i10 %add_ln712_196"   --->   Operation 4742 'sext' 'sext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4743 [1/1] (1.48ns)   --->   "%add_ln712_197 = add i12 %sext_ln712_56, i12 %sext_ln42_43"   --->   Operation 4743 'add' 'add_ln712_197' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4744 [1/1] (0.00ns)   --->   "%sext_ln712_57 = sext i12 %add_ln712_197"   --->   Operation 4744 'sext' 'sext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i13 %add_ln712_198"   --->   Operation 4745 'sext' 'sext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4746 [1/1] (1.53ns)   --->   "%add_ln712_199 = add i14 %sext_ln712_58, i14 %sext_ln717_315"   --->   Operation 4746 'add' 'add_ln712_199' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4747 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i14 %add_ln712_199"   --->   Operation 4747 'sext' 'sext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4748 [1/1] (1.52ns)   --->   "%add_ln712_200 = add i15 %sext_ln712_59, i15 %sext_ln712_57"   --->   Operation 4748 'add' 'add_ln712_200' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_201 = add i16 %sext_ln717_420, i16 %zext_ln717_7"   --->   Operation 4749 'add' 'add_ln712_201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4750 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_202 = add i16 %add_ln712_201, i16 %sext_ln717_411"   --->   Operation 4750 'add' 'add_ln712_202' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4751 [1/1] (1.52ns)   --->   "%add_ln712_203 = add i15 %zext_ln42_3, i15 %zext_ln717_19"   --->   Operation 4751 'add' 'add_ln712_203' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4752 [1/1] (0.00ns)   --->   "%zext_ln712_46 = zext i15 %add_ln712_203"   --->   Operation 4752 'zext' 'zext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4753 [1/1] (1.52ns)   --->   "%add_ln712_204 = add i15 %zext_ln717_93, i15 %zext_ln717_129"   --->   Operation 4753 'add' 'add_ln712_204' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4754 [1/1] (0.00ns)   --->   "%zext_ln712_47 = zext i15 %add_ln712_204"   --->   Operation 4754 'zext' 'zext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4755 [1/1] (1.53ns)   --->   "%add_ln712_205 = add i16 %zext_ln712_47, i16 %zext_ln712_46"   --->   Operation 4755 'add' 'add_ln712_205' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4756 [1/1] (1.41ns)   --->   "%add_ln712_209 = add i10 %zext_ln42_78, i10 %trunc_ln42_9"   --->   Operation 4756 'add' 'add_ln712_209' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4757 [1/1] (0.00ns)   --->   "%zext_ln712_48 = zext i10 %add_ln712_209"   --->   Operation 4757 'zext' 'zext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4758 [1/1] (1.48ns)   --->   "%add_ln712_210 = add i12 %zext_ln712_48, i12 %zext_ln717_149"   --->   Operation 4758 'add' 'add_ln712_210' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4759 [1/1] (0.00ns)   --->   "%zext_ln712_52 = zext i12 %add_ln712_214"   --->   Operation 4759 'zext' 'zext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4760 [1/1] (1.54ns)   --->   "%add_ln712_215 = add i13 %zext_ln712_52, i13 %zext_ln717_295"   --->   Operation 4760 'add' 'add_ln712_215' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4761 [1/1] (0.00ns)   --->   "%zext_ln712_54 = zext i11 %add_ln712_216"   --->   Operation 4761 'zext' 'zext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_217 = add i12 %trunc_ln42_26, i12 %zext_ln717_398"   --->   Operation 4762 'add' 'add_ln712_217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4763 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_218 = add i12 %add_ln712_217, i12 %zext_ln712_54"   --->   Operation 4763 'add' 'add_ln712_218' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4764 [1/1] (0.00ns)   --->   "%zext_ln712_57 = zext i15 %add_ln712_221"   --->   Operation 4764 'zext' 'zext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_222 = add i16 %zext_ln712_57, i16 %zext_ln717_421"   --->   Operation 4765 'add' 'add_ln712_222' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4766 [1/1] (0.00ns)   --->   "%zext_ln712_59 = zext i15 %add_ln712_224"   --->   Operation 4766 'zext' 'zext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4767 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_225 = add i16 %zext_ln712_59, i16 %add_ln712_222"   --->   Operation 4767 'add' 'add_ln712_225' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4768 [1/1] (1.54ns)   --->   "%add_ln712_226 = add i13 %zext_ln42_250, i13 %zext_ln717_561"   --->   Operation 4768 'add' 'add_ln712_226' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4769 [1/1] (1.48ns)   --->   "%add_ln712_235 = add i12 %sext_ln1171_114, i12 %sext_ln42_3"   --->   Operation 4769 'add' 'add_ln712_235' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln712_61 = sext i12 %add_ln712_235"   --->   Operation 4770 'sext' 'sext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4771 [1/1] (1.54ns)   --->   "%add_ln712_236 = add i13 %sext_ln712_61, i13 %sext_ln717_4"   --->   Operation 4771 'add' 'add_ln712_236' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4772 [1/1] (1.30ns)   --->   "%add_ln712_237 = add i9 %sext_ln717_39, i9 %sext_ln717_48"   --->   Operation 4772 'add' 'add_ln712_237' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4773 [1/1] (0.00ns)   --->   "%sext_ln712_63 = sext i9 %add_ln712_237"   --->   Operation 4773 'sext' 'sext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4774 [1/1] (1.54ns)   --->   "%add_ln712_238 = add i13 %sext_ln712_63, i13 %sext_ln42_7"   --->   Operation 4774 'add' 'add_ln712_238' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_240 = add i14 %sext_ln717_61, i14 %sext_ln717_79"   --->   Operation 4775 'add' 'add_ln712_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4776 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_241 = add i14 %add_ln712_240, i14 %sext_ln1171_128"   --->   Operation 4776 'add' 'add_ln712_241' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_242 = add i14 %sext_ln42_23, i14 %sext_ln1171_201"   --->   Operation 4777 'add' 'add_ln712_242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4778 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_243 = add i14 %add_ln712_242, i14 %sext_ln1171_152"   --->   Operation 4778 'add' 'add_ln712_243' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_246 = add i14 %sext_ln717_240, i14 %sext_ln717_249"   --->   Operation 4779 'add' 'add_ln712_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4780 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_247 = add i14 %add_ln712_246, i14 %sext_ln42_36"   --->   Operation 4780 'add' 'add_ln712_247' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4781 [1/1] (1.54ns)   --->   "%add_ln712_248 = add i13 %sext_ln1171_250, i13 %sext_ln717_278"   --->   Operation 4781 'add' 'add_ln712_248' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln712_70 = sext i13 %add_ln712_248"   --->   Operation 4782 'sext' 'sext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4783 [1/1] (1.53ns)   --->   "%add_ln712_249 = add i14 %sext_ln712_70, i14 %sext_ln42_53"   --->   Operation 4783 'add' 'add_ln712_249' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4784 [1/1] (1.54ns)   --->   "%add_ln712_251 = add i13 %sext_ln1171_281, i13 %sext_ln1171_292"   --->   Operation 4784 'add' 'add_ln712_251' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4785 [1/1] (0.00ns)   --->   "%sext_ln712_73 = sext i13 %add_ln712_251"   --->   Operation 4785 'sext' 'sext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4786 [1/1] (1.53ns)   --->   "%add_ln712_252 = add i14 %sext_ln712_73, i14 %sext_ln42_69"   --->   Operation 4786 'add' 'add_ln712_252' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4787 [1/1] (1.48ns)   --->   "%add_ln712_253 = add i12 %sext_ln1171_313, i12 %sext_ln717_422"   --->   Operation 4787 'add' 'add_ln712_253' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4788 [1/1] (0.00ns)   --->   "%zext_ln712_63 = zext i11 %add_ln712_259"   --->   Operation 4788 'zext' 'zext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4789 [1/1] (1.48ns)   --->   "%add_ln712_260 = add i12 %zext_ln712_63, i12 %zext_ln717_102"   --->   Operation 4789 'add' 'add_ln712_260' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4790 [1/1] (1.52ns)   --->   "%add_ln712_261 = add i15 %zext_ln717_155, i15 %zext_ln717_172"   --->   Operation 4790 'add' 'add_ln712_261' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_264 = add i13 %zext_ln717_206, i13 %zext_ln717_219"   --->   Operation 4791 'add' 'add_ln712_264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4792 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_265 = add i13 %add_ln712_264, i13 %zext_ln717_193"   --->   Operation 4792 'add' 'add_ln712_265' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4793 [1/1] (1.52ns)   --->   "%add_ln712_267 = add i15 %zext_ln717_287, i15 %zext_ln42_147"   --->   Operation 4793 'add' 'add_ln712_267' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4794 [1/1] (1.54ns)   --->   "%add_ln712_271 = add i12 %zext_ln717_336, i12 %trunc_ln42_23"   --->   Operation 4794 'add' 'add_ln712_271' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4795 [1/1] (1.54ns)   --->   "%add_ln712_273 = add i12 %mult_V_1346, i12 %zext_ln717_422"   --->   Operation 4795 'add' 'add_ln712_273' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4796 [1/1] (0.00ns)   --->   "%zext_ln712_70 = zext i12 %add_ln712_273"   --->   Operation 4796 'zext' 'zext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4797 [1/1] (1.54ns)   --->   "%add_ln712_274 = add i13 %zext_ln712_70, i13 %zext_ln42_185"   --->   Operation 4797 'add' 'add_ln712_274' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_276 = add i12 %zext_ln42_216, i12 %zext_ln1171_395"   --->   Operation 4798 'add' 'add_ln712_276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4799 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_277 = add i12 %add_ln712_276, i12 %zext_ln42_212"   --->   Operation 4799 'add' 'add_ln712_277' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4800 [1/1] (1.52ns)   --->   "%add_ln712_278 = add i15 %zext_ln717_569, i15 448"   --->   Operation 4800 'add' 'add_ln712_278' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4801 [1/1] (1.30ns)   --->   "%add_ln712_279 = add i9 %zext_ln1171_169, i9 %zext_ln1171_206"   --->   Operation 4801 'add' 'add_ln712_279' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_285 = add i14 %sext_ln717_13, i14 %sext_ln717_17"   --->   Operation 4802 'add' 'add_ln712_285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4803 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_286 = add i14 %add_ln712_285, i14 %sext_ln42"   --->   Operation 4803 'add' 'add_ln712_286' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln712_80 = sext i13 %add_ln712_290"   --->   Operation 4804 'sext' 'sext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4805 [1/1] (1.53ns)   --->   "%add_ln712_291 = add i14 %sext_ln712_80, i14 %sext_ln42_31"   --->   Operation 4805 'add' 'add_ln712_291' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4806 [1/1] (1.48ns)   --->   "%add_ln712_293 = add i12 %sext_ln1171_240, i12 %sext_ln1171_245"   --->   Operation 4806 'add' 'add_ln712_293' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_297 = add i12 %sext_ln42_62, i12 %sext_ln1171_276"   --->   Operation 4807 'add' 'add_ln712_297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4808 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_298 = add i12 %add_ln712_297, i12 %sext_ln1171_252"   --->   Operation 4808 'add' 'add_ln712_298' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4809 [1/1] (1.54ns)   --->   "%add_ln712_299 = add i13 %sext_ln1171_293, i13 %sext_ln717_344"   --->   Operation 4809 'add' 'add_ln712_299' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4810 [1/1] (0.00ns)   --->   "%sext_ln712_86 = sext i13 %add_ln712_299"   --->   Operation 4810 'sext' 'sext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4811 [1/1] (1.53ns)   --->   "%add_ln712_300 = add i14 %sext_ln712_86, i14 %sext_ln1171_282"   --->   Operation 4811 'add' 'add_ln712_300' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_302 = add i14 %sext_ln717_368, i14 %sext_ln1171_311"   --->   Operation 4812 'add' 'add_ln712_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4813 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_303 = add i14 %add_ln712_302, i14 %sext_ln1171_300"   --->   Operation 4813 'add' 'add_ln712_303' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4814 [1/1] (1.54ns)   --->   "%add_ln712_304 = add i13 %sext_ln42_89, i13 %sext_ln717_442"   --->   Operation 4814 'add' 'add_ln712_304' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln712_90 = sext i13 %add_ln712_304"   --->   Operation 4815 'sext' 'sext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4816 [1/1] (1.48ns)   --->   "%add_ln712_305 = add i12 %zext_ln717_32, i12 %zext_ln717_58"   --->   Operation 4816 'add' 'add_ln712_305' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4817 [1/1] (0.00ns)   --->   "%zext_ln712_76 = zext i12 %add_ln712_305"   --->   Operation 4817 'zext' 'zext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4818 [1/1] (1.53ns)   --->   "%add_ln712_306 = add i14 %zext_ln712_76, i14 %sext_ln712_90"   --->   Operation 4818 'add' 'add_ln712_306' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4819 [1/1] (1.52ns)   --->   "%add_ln712_310 = add i15 %zext_ln717_77, i15 %zext_ln717_95"   --->   Operation 4819 'add' 'add_ln712_310' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_312 = add i15 %zext_ln42_60, i15 %zext_ln717_129"   --->   Operation 4820 'add' 'add_ln712_312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4821 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_313 = add i15 %add_ln712_312, i15 %zext_ln42_49"   --->   Operation 4821 'add' 'add_ln712_313' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_315 = add i15 %zext_ln717_155, i15 %zext_ln42_81"   --->   Operation 4822 'add' 'add_ln712_315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4823 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_316 = add i15 %add_ln712_315, i15 %zext_ln42_70"   --->   Operation 4823 'add' 'add_ln712_316' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4824 [1/1] (1.52ns)   --->   "%add_ln712_317 = add i15 %zext_ln717_171, i15 %zext_ln42_104"   --->   Operation 4824 'add' 'add_ln712_317' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4825 [1/1] (1.52ns)   --->   "%add_ln712_318 = add i15 %zext_ln717_220, i15 %zext_ln42_124"   --->   Operation 4825 'add' 'add_ln712_318' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4826 [1/1] (1.52ns)   --->   "%add_ln712_322 = add i15 %zext_ln42_141, i15 %zext_ln717_313"   --->   Operation 4826 'add' 'add_ln712_322' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4827 [1/1] (0.00ns)   --->   "%zext_ln712_82 = zext i15 %add_ln712_322"   --->   Operation 4827 'zext' 'zext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4828 [1/1] (1.53ns)   --->   "%add_ln712_323 = add i16 %zext_ln712_82, i16 %zext_ln717_297"   --->   Operation 4828 'add' 'add_ln712_323' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_324 = add i15 %zext_ln42_171, i15 %zext_ln717_364"   --->   Operation 4829 'add' 'add_ln712_324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4830 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_325 = add i15 %add_ln712_324, i15 %zext_ln42_156"   --->   Operation 4830 'add' 'add_ln712_325' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_327 = add i15 %zext_ln42_190, i15 %zext_ln717_509"   --->   Operation 4831 'add' 'add_ln712_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4832 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_328 = add i15 %add_ln712_327, i15 %zext_ln42_186"   --->   Operation 4832 'add' 'add_ln712_328' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_329 = add i15 %zext_ln717_520, i15 %zext_ln42_243"   --->   Operation 4833 'add' 'add_ln712_329' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4834 [1/1] (0.00ns)   --->   "%zext_ln712_85 = zext i11 %add_ln712_330"   --->   Operation 4834 'zext' 'zext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4835 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_331 = add i15 %zext_ln712_85, i15 %add_ln712_329"   --->   Operation 4835 'add' 'add_ln712_331' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_336 = add i13 %sext_ln717_30, i13 %sext_ln717_42"   --->   Operation 4836 'add' 'add_ln712_336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4837 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_337 = add i13 %add_ln712_336, i13 %sext_ln717_11"   --->   Operation 4837 'add' 'add_ln712_337' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4838 [1/1] (1.54ns)   --->   "%add_ln712_338 = add i13 %sext_ln1171_131, i13 %sext_ln1171_148"   --->   Operation 4838 'add' 'add_ln712_338' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4839 [1/1] (0.00ns)   --->   "%sext_ln712_94 = sext i13 %add_ln712_338"   --->   Operation 4839 'sext' 'sext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4840 [1/1] (1.53ns)   --->   "%add_ln712_339 = add i14 %sext_ln712_94, i14 %sext_ln717_51"   --->   Operation 4840 'add' 'add_ln712_339' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_341 = add i13 %sext_ln1171_170, i13 %sext_ln717_233"   --->   Operation 4841 'add' 'add_ln712_341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4842 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_342 = add i13 %add_ln712_341, i13 %sext_ln1171_163"   --->   Operation 4842 'add' 'add_ln712_342' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4843 [1/1] (1.36ns)   --->   "%add_ln712_343 = add i10 %sext_ln717_244, i10 %sext_ln42_49"   --->   Operation 4843 'add' 'add_ln712_343' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4844 [1/1] (1.53ns)   --->   "%add_ln712_344 = add i14 %sext_ln1171_246, i14 %sext_ln717_270"   --->   Operation 4844 'add' 'add_ln712_344' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4845 [1/1] (1.54ns)   --->   "%add_ln712_348 = add i13 %sext_ln717_287, i13 %sext_ln1171_273"   --->   Operation 4845 'add' 'add_ln712_348' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_350 = add i13 %sext_ln717_331, i13 %sext_ln1171_299"   --->   Operation 4846 'add' 'add_ln712_350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4847 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_351 = add i13 %add_ln712_350, i13 %sext_ln717_312"   --->   Operation 4847 'add' 'add_ln712_351' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4848 [1/1] (1.54ns)   --->   "%add_ln712_353 = add i13 %sext_ln1171_338, i13 %sext_ln717_435"   --->   Operation 4848 'add' 'add_ln712_353' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4849 [1/1] (0.00ns)   --->   "%sext_ln712_104 = sext i13 %add_ln712_353"   --->   Operation 4849 'sext' 'sext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4850 [1/1] (1.53ns)   --->   "%add_ln712_354 = add i14 %sext_ln712_104, i14 %sext_ln717_372"   --->   Operation 4850 'add' 'add_ln712_354' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4851 [1/1] (1.54ns)   --->   "%add_ln712_356 = add i13 %zext_ln42_41, i13 %zext_ln717_101"   --->   Operation 4851 'add' 'add_ln712_356' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4852 [1/1] (1.52ns)   --->   "%add_ln712_361 = add i15 %zext_ln42_83, i15 %zext_ln717_177"   --->   Operation 4852 'add' 'add_ln712_361' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4853 [1/1] (0.00ns)   --->   "%zext_ln712_90 = zext i15 %add_ln712_363"   --->   Operation 4853 'zext' 'zext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4854 [1/1] (1.53ns)   --->   "%add_ln712_364 = add i16 %zext_ln712_90, i16 %zext_ln717_188"   --->   Operation 4854 'add' 'add_ln712_364' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_366 = add i13 %zext_ln717_245, i13 %zext_ln717_268"   --->   Operation 4855 'add' 'add_ln712_366' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4856 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_367 = add i13 %add_ln712_366, i13 %zext_ln42_111"   --->   Operation 4856 'add' 'add_ln712_367' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4857 [1/1] (1.52ns)   --->   "%add_ln712_369 = add i15 %zext_ln717_301, i15 %zext_ln42_144"   --->   Operation 4857 'add' 'add_ln712_369' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4858 [1/1] (1.54ns)   --->   "%add_ln712_373 = add i12 %zext_ln42_178, i12 %trunc_ln42_25"   --->   Operation 4858 'add' 'add_ln712_373' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4859 [1/1] (0.00ns)   --->   "%zext_ln712_94 = zext i12 %add_ln712_373"   --->   Operation 4859 'zext' 'zext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4860 [1/1] (1.54ns)   --->   "%add_ln712_374 = add i13 %zext_ln712_94, i13 %zext_ln42_158"   --->   Operation 4860 'add' 'add_ln712_374' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4861 [1/1] (1.52ns)   --->   "%add_ln712_375 = add i15 %zext_ln42_188, i15 %zext_ln717_415"   --->   Operation 4861 'add' 'add_ln712_375' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4862 [1/1] (1.52ns)   --->   "%add_ln712_379 = add i15 %zext_ln717_514, i15 %zext_ln42_238"   --->   Operation 4862 'add' 'add_ln712_379' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_381 = add i13 %zext_ln1171_416, i13 %zext_ln717_572"   --->   Operation 4863 'add' 'add_ln712_381' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4864 [1/1] (0.00ns)   --->   "%or_ln712_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %p_read_140"   --->   Operation 4864 'bitconcatenate' 'or_ln712_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4865 [1/1] (0.00ns)   --->   "%zext_ln712_98 = zext i10 %or_ln712_1"   --->   Operation 4865 'zext' 'zext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4866 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_382 = add i13 %zext_ln712_98, i13 %add_ln712_381"   --->   Operation 4866 'add' 'add_ln712_382' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4867 [1/1] (1.54ns)   --->   "%add_ln712_387 = add i13 %sext_ln42_12, i13 %sext_ln1171_136"   --->   Operation 4867 'add' 'add_ln712_387' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln712_106 = sext i13 %add_ln712_387"   --->   Operation 4868 'sext' 'sext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4869 [1/1] (1.53ns)   --->   "%add_ln712_388 = add i14 %sext_ln712_106, i14 %sext_ln717_17"   --->   Operation 4869 'add' 'add_ln712_388' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_389 = add i14 %sext_ln717_108, i14 %sext_ln1171_164"   --->   Operation 4870 'add' 'add_ln712_389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4871 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_390 = add i14 %add_ln712_389, i14 %sext_ln717_91"   --->   Operation 4871 'add' 'add_ln712_390' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_392 = add i13 %sext_ln717_125, i13 %sext_ln1171_176"   --->   Operation 4872 'add' 'add_ln712_392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4873 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_393 = add i13 %add_ln712_392, i13 %sext_ln1171_168"   --->   Operation 4873 'add' 'add_ln712_393' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4874 [1/1] (1.53ns)   --->   "%add_ln712_394 = add i14 %sext_ln717_142, i14 %sext_ln1171_190"   --->   Operation 4874 'add' 'add_ln712_394' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4875 [1/1] (1.54ns)   --->   "%add_ln712_399 = add i13 %sext_ln42_39, i13 %sext_ln1171_247"   --->   Operation 4875 'add' 'add_ln712_399' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4876 [1/1] (0.00ns)   --->   "%sext_ln712_113 = sext i13 %add_ln712_399"   --->   Operation 4876 'sext' 'sext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4877 [1/1] (1.53ns)   --->   "%add_ln712_400 = add i14 %sext_ln712_113, i14 %sext_ln717_192"   --->   Operation 4877 'add' 'add_ln712_400' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_401 = add i13 %sext_ln717_324, i13 %sext_ln717_365"   --->   Operation 4878 'add' 'add_ln712_401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4879 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_402 = add i13 %add_ln712_401, i13 %sext_ln1171_274"   --->   Operation 4879 'add' 'add_ln712_402' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4880 [1/1] (1.54ns)   --->   "%add_ln712_404 = add i13 %sext_ln1171_340, i13 %sext_ln1171_342"   --->   Operation 4880 'add' 'add_ln712_404' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4881 [1/1] (0.00ns)   --->   "%sext_ln712_117 = sext i13 %add_ln712_404"   --->   Operation 4881 'sext' 'sext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4882 [1/1] (1.53ns)   --->   "%add_ln712_405 = add i14 %sext_ln712_117, i14 %sext_ln1171_326"   --->   Operation 4882 'add' 'add_ln712_405' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4883 [1/1] (1.54ns)   --->   "%add_ln712_406 = add i13 %sext_ln717_442, i13 %zext_ln42"   --->   Operation 4883 'add' 'add_ln712_406' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4884 [1/1] (0.00ns)   --->   "%sext_ln712_119 = sext i13 %add_ln712_406"   --->   Operation 4884 'sext' 'sext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4885 [1/1] (0.00ns)   --->   "%zext_ln712_101 = zext i15 %add_ln712_407"   --->   Operation 4885 'zext' 'zext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4886 [1/1] (1.53ns)   --->   "%add_ln712_408 = add i16 %zext_ln712_101, i16 %sext_ln712_119"   --->   Operation 4886 'add' 'add_ln712_408' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4887 [1/1] (1.52ns)   --->   "%add_ln712_412 = add i15 %zext_ln42_25, i15 %zext_ln717_93"   --->   Operation 4887 'add' 'add_ln712_412' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_414 = add i13 %zext_ln42_102, i13 %zext_ln717_236"   --->   Operation 4888 'add' 'add_ln712_414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4889 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_415 = add i13 %add_ln712_414, i13 %zext_ln42_55"   --->   Operation 4889 'add' 'add_ln712_415' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4890 [1/1] (1.52ns)   --->   "%add_ln712_419 = add i15 %zext_ln42_146, i15 %zext_ln717_315"   --->   Operation 4890 'add' 'add_ln712_419' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4891 [1/1] (1.52ns)   --->   "%add_ln712_420 = add i15 %zext_ln717_348, i15 %zext_ln717_356"   --->   Operation 4891 'add' 'add_ln712_420' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4892 [1/1] (1.54ns)   --->   "%add_ln712_424 = add i12 %mult_V_1347, i12 %zext_ln42_195"   --->   Operation 4892 'add' 'add_ln712_424' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4893 [1/1] (0.00ns)   --->   "%zext_ln712_108 = zext i12 %add_ln712_424"   --->   Operation 4893 'zext' 'zext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4894 [1/1] (1.52ns)   --->   "%add_ln712_425 = add i15 %zext_ln712_108, i15 %zext_ln717_371"   --->   Operation 4894 'add' 'add_ln712_425' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4895 [1/1] (0.00ns)   --->   "%zext_ln712_110 = zext i15 %add_ln712_426"   --->   Operation 4895 'zext' 'zext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4896 [1/1] (1.53ns)   --->   "%add_ln712_427 = add i16 %zext_ln712_110, i16 %zext_ln717_442"   --->   Operation 4896 'add' 'add_ln712_427' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4897 [1/1] (1.52ns)   --->   "%add_ln712_429 = add i15 %zext_ln717_498, i15 %zext_ln717_518"   --->   Operation 4897 'add' 'add_ln712_429' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4898 [1/1] (1.54ns)   --->   "%add_ln712_431 = add i12 %zext_ln717_536, i12 %trunc_ln42_39"   --->   Operation 4898 'add' 'add_ln712_431' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4899 [1/1] (0.00ns)   --->   "%zext_ln712_112 = zext i12 %add_ln712_431"   --->   Operation 4899 'zext' 'zext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4900 [1/1] (1.54ns)   --->   "%add_ln712_432 = add i12 %trunc_ln42_44, i12 448"   --->   Operation 4900 'add' 'add_ln712_432' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4901 [1/1] (0.00ns)   --->   "%zext_ln712_113 = zext i12 %add_ln712_432"   --->   Operation 4901 'zext' 'zext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4902 [1/1] (1.54ns)   --->   "%add_ln712_433 = add i13 %zext_ln712_113, i13 %zext_ln712_112"   --->   Operation 4902 'add' 'add_ln712_433' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4903 [1/1] (1.54ns)   --->   "%add_ln712_438 = add i13 %sext_ln717_37, i13 %sext_ln717_53"   --->   Operation 4903 'add' 'add_ln712_438' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4904 [1/1] (1.36ns)   --->   "%add_ln712_440 = add i10 %sext_ln717_100, i10 %sext_ln1171_182"   --->   Operation 4904 'add' 'add_ln712_440' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4905 [1/1] (0.00ns)   --->   "%sext_ln712_121 = sext i10 %add_ln712_440"   --->   Operation 4905 'sext' 'sext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4906 [1/1] (1.48ns)   --->   "%add_ln712_441 = add i12 %sext_ln712_121, i12 %sext_ln1171_137"   --->   Operation 4906 'add' 'add_ln712_441' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4907 [1/1] (1.41ns)   --->   "%add_ln712_443 = add i11 %sext_ln1171_203, i11 %sext_ln1171_207"   --->   Operation 4907 'add' 'add_ln712_443' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4908 [1/1] (0.00ns)   --->   "%sext_ln712_124 = sext i11 %add_ln712_443"   --->   Operation 4908 'sext' 'sext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4909 [1/1] (1.53ns)   --->   "%add_ln712_444 = add i14 %sext_ln712_124, i14 %sext_ln717_169"   --->   Operation 4909 'add' 'add_ln712_444' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_445 = add i14 %sext_ln1171_233, i14 %sext_ln42_64"   --->   Operation 4910 'add' 'add_ln712_445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4911 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_446 = add i14 %add_ln712_445, i14 %sext_ln42_42"   --->   Operation 4911 'add' 'add_ln712_446' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4912 [1/1] (1.53ns)   --->   "%add_ln712_449 = add i14 %sext_ln717_327, i14 %sext_ln1171_297"   --->   Operation 4912 'add' 'add_ln712_449' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_451 = add i14 %sext_ln717_382, i14 %sext_ln717_410"   --->   Operation 4913 'add' 'add_ln712_451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4914 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_452 = add i14 %add_ln712_451, i14 %sext_ln42_77"   --->   Operation 4914 'add' 'add_ln712_452' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_454 = add i16 %sext_ln717_450, i16 %zext_ln717_2"   --->   Operation 4915 'add' 'add_ln712_454' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4916 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_455 = add i16 %add_ln712_454, i16 %sext_ln717_421"   --->   Operation 4916 'add' 'add_ln712_455' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_456 = add i12 %zext_ln717_27, i12 %trunc_ln42_2"   --->   Operation 4917 'add' 'add_ln712_456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4918 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_457 = add i12 %add_ln712_456, i12 %zext_ln42_8"   --->   Operation 4918 'add' 'add_ln712_457' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4919 [1/1] (1.52ns)   --->   "%add_ln712_461 = add i15 %zext_ln42_37, i15 %zext_ln717_104"   --->   Operation 4919 'add' 'add_ln712_461' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4920 [1/1] (0.00ns)   --->   "%zext_ln712_116 = zext i12 %add_ln712_463"   --->   Operation 4920 'zext' 'zext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4921 [1/1] (1.54ns)   --->   "%add_ln712_464 = add i13 %zext_ln712_116, i13 %zext_ln717_111"   --->   Operation 4921 'add' 'add_ln712_464' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4922 [1/1] (1.54ns)   --->   "%add_ln712_466 = add i12 %zext_ln717_161, i12 %trunc_ln42_8"   --->   Operation 4922 'add' 'add_ln712_466' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4923 [1/1] (0.00ns)   --->   "%zext_ln712_119 = zext i12 %add_ln712_466"   --->   Operation 4923 'zext' 'zext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4924 [1/1] (1.54ns)   --->   "%add_ln712_467 = add i13 %zext_ln712_119, i13 %zext_ln42_72"   --->   Operation 4924 'add' 'add_ln712_467' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4925 [1/1] (1.52ns)   --->   "%add_ln712_468 = add i15 %zext_ln42_108, i15 %zext_ln717_239"   --->   Operation 4925 'add' 'add_ln712_468' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_472 = add i12 %trunc_ln42_19, i12 %zext_ln1171_279"   --->   Operation 4926 'add' 'add_ln712_472' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4927 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_473 = add i12 %add_ln712_472, i12 %zext_ln42_131"   --->   Operation 4927 'add' 'add_ln712_473' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4928 [1/1] (0.00ns)   --->   "%zext_ln712_123 = zext i15 %add_ln712_474"   --->   Operation 4928 'zext' 'zext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4929 [1/1] (1.53ns)   --->   "%add_ln712_475 = add i16 %zext_ln712_123, i16 %zext_ln717_373"   --->   Operation 4929 'add' 'add_ln712_475' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4930 [1/1] (0.00ns)   --->   "%zext_ln712_125 = zext i11 %add_ln712_478"   --->   Operation 4930 'zext' 'zext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4931 [1/1] (0.00ns)   --->   "%zext_ln712_127 = zext i10 %add_ln712_480"   --->   Operation 4931 'zext' 'zext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4932 [1/1] (1.48ns)   --->   "%add_ln712_481 = add i12 %zext_ln712_127, i12 %zext_ln712_125"   --->   Operation 4932 'add' 'add_ln712_481' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_485 = add i13 %sext_ln717_12, i13 %sext_ln42_2"   --->   Operation 4933 'add' 'add_ln712_485' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4934 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_486 = add i13 %add_ln712_485, i13 %sext_ln717_4"   --->   Operation 4934 'add' 'add_ln712_486' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4935 [1/1] (1.48ns)   --->   "%add_ln712_487 = add i12 %sext_ln717_45, i12 %sext_ln717_65"   --->   Operation 4935 'add' 'add_ln712_487' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4936 [1/1] (0.00ns)   --->   "%sext_ln712_132 = sext i12 %add_ln712_487"   --->   Operation 4936 'sext' 'sext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4937 [1/1] (1.54ns)   --->   "%add_ln712_488 = add i13 %sext_ln712_132, i13 %sext_ln717_32"   --->   Operation 4937 'add' 'add_ln712_488' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_492 = add i14 %sext_ln42_30, i14 %sext_ln717_173"   --->   Operation 4938 'add' 'add_ln712_492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4939 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_493 = add i14 %add_ln712_492, i14 %sext_ln717_144"   --->   Operation 4939 'add' 'add_ln712_493' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4940 [1/1] (1.48ns)   --->   "%add_ln712_496 = add i12 %sext_ln42_48, i12 %sext_ln1171_285"   --->   Operation 4940 'add' 'add_ln712_496' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4941 [1/1] (0.00ns)   --->   "%sext_ln712_138 = sext i12 %add_ln712_496"   --->   Operation 4941 'sext' 'sext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4942 [1/1] (1.54ns)   --->   "%add_ln712_497 = add i13 %sext_ln712_138, i13 %sext_ln1171_225"   --->   Operation 4942 'add' 'add_ln712_497' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_498 = add i13 %sext_ln717_334, i13 %sext_ln717_389"   --->   Operation 4943 'add' 'add_ln712_498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4944 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_499 = add i13 %add_ln712_498, i13 %sext_ln717_321"   --->   Operation 4944 'add' 'add_ln712_499' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_501 = add i13 %sext_ln1171_332, i13 %sext_ln42_88"   --->   Operation 4945 'add' 'add_ln712_501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4946 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_502 = add i13 %add_ln712_501, i13 %sext_ln717_393"   --->   Operation 4946 'add' 'add_ln712_502' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4947 [1/1] (0.00ns)   --->   "%sext_ln712_143 = sext i13 %add_ln712_503"   --->   Operation 4947 'sext' 'sext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4948 [1/1] (1.52ns)   --->   "%add_ln712_504 = add i15 %zext_ln717_47, i15 %zext_ln42_27"   --->   Operation 4948 'add' 'add_ln712_504' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4949 [1/1] (0.00ns)   --->   "%zext_ln712_129 = zext i15 %add_ln712_504"   --->   Operation 4949 'zext' 'zext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4950 [1/1] (1.53ns)   --->   "%add_ln712_505 = add i16 %zext_ln712_129, i16 %sext_ln712_143"   --->   Operation 4950 'add' 'add_ln712_505' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4951 [1/1] (1.52ns)   --->   "%add_ln712_509 = add i15 %zext_ln717_104, i15 %zext_ln717_129"   --->   Operation 4951 'add' 'add_ln712_509' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4952 [1/1] (0.00ns)   --->   "%zext_ln712_131 = zext i15 %add_ln712_511"   --->   Operation 4952 'zext' 'zext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4953 [1/1] (1.53ns)   --->   "%add_ln712_512 = add i16 %zext_ln712_131, i16 %zext_ln717_202"   --->   Operation 4953 'add' 'add_ln712_512' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_514 = add i12 %zext_ln717_269, i12 %zext_ln42_145"   --->   Operation 4954 'add' 'add_ln712_514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4955 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_515 = add i12 %add_ln712_514, i12 %zext_ln42_126"   --->   Operation 4955 'add' 'add_ln712_515' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4956 [1/1] (1.41ns)   --->   "%add_ln712_516 = add i11 %zext_ln717_324, i11 %zext_ln717_339"   --->   Operation 4956 'add' 'add_ln712_516' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_521 = add i13 %zext_ln717_391, i13 %zext_ln717_400"   --->   Operation 4957 'add' 'add_ln712_521' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4958 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_522 = add i13 %add_ln712_521, i13 %zext_ln42_184"   --->   Operation 4958 'add' 'add_ln712_522' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4959 [1/1] (1.52ns)   --->   "%add_ln712_523 = add i15 %zext_ln42_210, i15 %zext_ln717_460"   --->   Operation 4959 'add' 'add_ln712_523' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4960 [1/1] (0.00ns)   --->   "%zext_ln712_136 = zext i15 %add_ln712_523"   --->   Operation 4960 'zext' 'zext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4961 [1/1] (1.53ns)   --->   "%add_ln712_524 = add i16 %zext_ln712_136, i16 %zext_ln717_407"   --->   Operation 4961 'add' 'add_ln712_524' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4962 [1/1] (1.52ns)   --->   "%add_ln712_526 = add i15 %zext_ln717_481, i15 %zext_ln717_494"   --->   Operation 4962 'add' 'add_ln712_526' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4963 [1/1] (1.52ns)   --->   "%add_ln712_528 = add i15 %zext_ln42_234, i15 %zext_ln717_540"   --->   Operation 4963 'add' 'add_ln712_528' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4964 [1/1] (0.00ns)   --->   "%zext_ln712_138 = zext i15 %add_ln712_528"   --->   Operation 4964 'zext' 'zext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4965 [1/1] (1.52ns)   --->   "%add_ln712_529 = add i15 %zext_ln717_556, i15 384"   --->   Operation 4965 'add' 'add_ln712_529' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4966 [1/1] (0.00ns)   --->   "%zext_ln712_139 = zext i15 %add_ln712_529"   --->   Operation 4966 'zext' 'zext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4967 [1/1] (1.53ns)   --->   "%add_ln712_530 = add i16 %zext_ln712_139, i16 %zext_ln712_138"   --->   Operation 4967 'add' 'add_ln712_530' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_535 = add i14 %sext_ln1171_128, i14 %sext_ln42_17"   --->   Operation 4968 'add' 'add_ln712_535' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4969 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_536 = add i14 %add_ln712_535, i14 %sext_ln1171_121"   --->   Operation 4969 'add' 'add_ln712_536' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_537 = add i13 %sext_ln1171_188, i13 %sext_ln1171_196"   --->   Operation 4970 'add' 'add_ln712_537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4971 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_538 = add i13 %add_ln712_537, i13 %sext_ln1171_154"   --->   Operation 4971 'add' 'add_ln712_538' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4972 [1/1] (1.54ns)   --->   "%add_ln712_540 = add i13 %sext_ln42_40, i13 %sext_ln1171_217"   --->   Operation 4972 'add' 'add_ln712_540' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4973 [1/1] (0.00ns)   --->   "%sext_ln712_147 = sext i13 %add_ln712_540"   --->   Operation 4973 'sext' 'sext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4974 [1/1] (1.53ns)   --->   "%add_ln712_541 = add i14 %sext_ln712_147, i14 %sext_ln717_190"   --->   Operation 4974 'add' 'add_ln712_541' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4975 [1/1] (0.00ns)   --->   "%sext_ln712_149 = sext i11 %add_ln712_542"   --->   Operation 4975 'sext' 'sext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_543 = add i14 %sext_ln42_58, i14 %sext_ln717_291"   --->   Operation 4976 'add' 'add_ln712_543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4977 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_544 = add i14 %add_ln712_543, i14 %sext_ln712_149"   --->   Operation 4977 'add' 'add_ln712_544' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_547 = add i13 %sext_ln42_68, i13 %sext_ln1171_281"   --->   Operation 4978 'add' 'add_ln712_547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4979 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_548 = add i13 %add_ln712_547, i13 %sext_ln717_295"   --->   Operation 4979 'add' 'add_ln712_548' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_549 = add i14 %sext_ln717_341, i14 %sext_ln717_353"   --->   Operation 4980 'add' 'add_ln712_549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4981 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_550 = add i14 %add_ln712_549, i14 %sext_ln717_333"   --->   Operation 4981 'add' 'add_ln712_550' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4982 [1/1] (0.00ns)   --->   "%sext_ln712_155 = sext i13 %add_ln712_552"   --->   Operation 4982 'sext' 'sext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4983 [1/1] (1.53ns)   --->   "%add_ln712_553 = add i14 %sext_ln712_155, i14 %sext_ln717_364"   --->   Operation 4983 'add' 'add_ln712_553' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4984 [1/1] (0.00ns)   --->   "%zext_ln712_140 = zext i12 %add_ln712_554"   --->   Operation 4984 'zext' 'zext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_555 = add i15 %zext_ln42_22, i15 %zext_ln717_82"   --->   Operation 4985 'add' 'add_ln712_555' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4986 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_556 = add i15 %add_ln712_555, i15 %zext_ln712_140"   --->   Operation 4986 'add' 'add_ln712_556' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_560 = add i12 %zext_ln717_112, i12 %zext_ln717_137"   --->   Operation 4987 'add' 'add_ln712_560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4988 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_561 = add i12 %add_ln712_560, i12 %zext_ln42_43"   --->   Operation 4988 'add' 'add_ln712_561' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_562 = add i12 %zext_ln717_165, i12 %zext_ln717_180"   --->   Operation 4989 'add' 'add_ln712_562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4990 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_563 = add i12 %add_ln712_562, i12 %zext_ln42_74"   --->   Operation 4990 'add' 'add_ln712_563' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_565 = add i15 %zext_ln42_109, i15 %zext_ln717_240"   --->   Operation 4991 'add' 'add_ln712_565' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4992 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_566 = add i15 %add_ln712_565, i15 %zext_ln42_97"   --->   Operation 4992 'add' 'add_ln712_566' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4993 [1/1] (1.52ns)   --->   "%add_ln712_568 = add i15 %zext_ln717_325, i15 %zext_ln42_171"   --->   Operation 4993 'add' 'add_ln712_568' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_572 = add i15 %zext_ln42_202, i15 %zext_ln717_482"   --->   Operation 4994 'add' 'add_ln712_572' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4995 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_573 = add i15 %add_ln712_572, i15 %zext_ln42_179"   --->   Operation 4995 'add' 'add_ln712_573' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_574 = add i15 %zext_ln717_506, i15 %zext_ln42_239"   --->   Operation 4996 'add' 'add_ln712_574' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4997 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_575 = add i15 %add_ln712_574, i15 %zext_ln42_222"   --->   Operation 4997 'add' 'add_ln712_575' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_578 = add i15 %add_ln712_577, i15 %zext_ln42_246"   --->   Operation 4998 'add' 'add_ln712_578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4999 [1/1] (0.00ns)   --->   "%zext_ln712_152 = zext i10 %add_ln712_580"   --->   Operation 4999 'zext' 'zext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5000 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_581 = add i15 %zext_ln712_152, i15 %add_ln712_578"   --->   Operation 5000 'add' 'add_ln712_581' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5001 [1/1] (1.30ns)   --->   "%add_ln712_585 = add i9 %sext_ln1171_135, i9 %sext_ln1171_141"   --->   Operation 5001 'add' 'add_ln712_585' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5002 [1/1] (0.00ns)   --->   "%sext_ln712_157 = sext i9 %add_ln712_585"   --->   Operation 5002 'sext' 'sext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5003 [1/1] (1.54ns)   --->   "%add_ln712_586 = add i13 %sext_ln712_157, i13 %sext_ln1171_125"   --->   Operation 5003 'add' 'add_ln712_586' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5004 [1/1] (1.53ns)   --->   "%add_ln712_587 = add i14 %sext_ln717_101, i14 %sext_ln42_21"   --->   Operation 5004 'add' 'add_ln712_587' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5005 [1/1] (1.53ns)   --->   "%add_ln712_588 = add i14 %sext_ln1171_167, i14 %sext_ln717_127"   --->   Operation 5005 'add' 'add_ln712_588' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln712_162 = sext i12 %add_ln712_591"   --->   Operation 5006 'sext' 'sext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5007 [1/1] (1.53ns)   --->   "%add_ln712_592 = add i14 %sext_ln712_162, i14 %sext_ln717_145"   --->   Operation 5007 'add' 'add_ln712_592' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln712_164 = sext i11 %add_ln712_593"   --->   Operation 5008 'sext' 'sext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_594 = add i13 %sext_ln1171_208, i13 %sext_ln1171_219"   --->   Operation 5009 'add' 'add_ln712_594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5010 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_595 = add i13 %add_ln712_594, i13 %sext_ln712_164"   --->   Operation 5010 'add' 'add_ln712_595' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_598 = add i14 %sext_ln717_252, i14 %sext_ln1171_238"   --->   Operation 5011 'add' 'add_ln712_598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5012 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_599 = add i14 %add_ln712_598, i14 %sext_ln717_227"   --->   Operation 5012 'add' 'add_ln712_599' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5013 [1/1] (1.54ns)   --->   "%add_ln712_600 = add i13 %sext_ln1171_263, i13 %sext_ln1171_268"   --->   Operation 5013 'add' 'add_ln712_600' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5014 [1/1] (0.00ns)   --->   "%sext_ln712_168 = sext i13 %add_ln712_600"   --->   Operation 5014 'sext' 'sext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5015 [1/1] (1.48ns)   --->   "%add_ln712_601 = add i12 %sext_ln1171_286, i12 %sext_ln717_323"   --->   Operation 5015 'add' 'add_ln712_601' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5016 [1/1] (0.00ns)   --->   "%sext_ln712_169 = sext i12 %add_ln712_601"   --->   Operation 5016 'sext' 'sext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5017 [1/1] (1.53ns)   --->   "%add_ln712_602 = add i14 %sext_ln712_169, i14 %sext_ln712_168"   --->   Operation 5017 'add' 'add_ln712_602' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5018 [1/1] (1.54ns)   --->   "%add_ln712_604 = add i13 %sext_ln1171_320, i13 %sext_ln717_443"   --->   Operation 5018 'add' 'add_ln712_604' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5019 [1/1] (0.00ns)   --->   "%sext_ln712_172 = sext i13 %add_ln712_604"   --->   Operation 5019 'sext' 'sext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5020 [1/1] (1.53ns)   --->   "%add_ln712_605 = add i14 %sext_ln712_172, i14 %sext_ln1171_304"   --->   Operation 5020 'add' 'add_ln712_605' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5021 [1/1] (0.00ns)   --->   "%zext_ln712_154 = zext i15 %add_ln712_606"   --->   Operation 5021 'zext' 'zext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5022 [1/1] (1.52ns)   --->   "%add_ln712_607 = add i15 %zext_ln717_21, i15 %zext_ln42_10"   --->   Operation 5022 'add' 'add_ln712_607' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5023 [1/1] (0.00ns)   --->   "%zext_ln712_155 = zext i15 %add_ln712_607"   --->   Operation 5023 'zext' 'zext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5024 [1/1] (1.53ns)   --->   "%add_ln712_608 = add i16 %zext_ln712_155, i16 %zext_ln712_154"   --->   Operation 5024 'add' 'add_ln712_608' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_612 = add i13 %zext_ln42_18, i13 %zext_ln717_111"   --->   Operation 5025 'add' 'add_ln712_612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5026 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_613 = add i13 %add_ln712_612, i13 %zext_ln42_15"   --->   Operation 5026 'add' 'add_ln712_613' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5027 [1/1] (1.53ns)   --->   "%add_ln712_614 = add i13 %zext_ln42_76, i13 %trunc_ln42_s"   --->   Operation 5027 'add' 'add_ln712_614' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5028 [1/1] (1.54ns)   --->   "%add_ln712_615 = add i12 %mult_V_778, i12 %zext_ln42_122"   --->   Operation 5028 'add' 'add_ln712_615' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5029 [1/1] (1.54ns)   --->   "%add_ln712_618 = add i13 %zext_ln717_317, i13 %zext_ln717_337"   --->   Operation 5029 'add' 'add_ln712_618' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5030 [1/1] (0.00ns)   --->   "%zext_ln712_160 = zext i13 %add_ln712_618"   --->   Operation 5030 'zext' 'zext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5031 [1/1] (1.53ns)   --->   "%add_ln712_619 = add i14 %zext_ln712_160, i14 %zext_ln42_127"   --->   Operation 5031 'add' 'add_ln712_619' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5032 [1/1] (1.52ns)   --->   "%add_ln712_620 = add i15 %zext_ln42_171, i15 %zext_ln717_357"   --->   Operation 5032 'add' 'add_ln712_620' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5033 [1/1] (1.52ns)   --->   "%add_ln712_621 = add i15 %zext_ln717_364, i15 %zext_ln717_402"   --->   Operation 5033 'add' 'add_ln712_621' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5034 [1/1] (0.00ns)   --->   "%zext_ln712_165 = zext i11 %add_ln712_626"   --->   Operation 5034 'zext' 'zext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5035 [1/1] (0.00ns)   --->   "%zext_ln712_166 = zext i12 %add_ln712_627"   --->   Operation 5035 'zext' 'zext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_629 = add i15 %add_ln712_628, i15 %zext_ln712_166"   --->   Operation 5036 'add' 'add_ln712_629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5037 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_630 = add i15 %add_ln712_629, i15 %zext_ln712_165"   --->   Operation 5037 'add' 'add_ln712_630' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5038 [1/1] (0.00ns)   --->   "%zext_ln712_168 = zext i11 %add_ln712_631"   --->   Operation 5038 'zext' 'zext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5039 [1/1] (1.52ns)   --->   "%add_ln712_632 = add i15 %zext_ln712_168, i15 %zext_ln717_534"   --->   Operation 5039 'add' 'add_ln712_632' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_633 = add i15 %zext_ln42_254, i15 %zext_ln717_575"   --->   Operation 5040 'add' 'add_ln712_633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5041 [1/1] (0.00ns)   --->   "%zext_ln712_170 = zext i9 %add_ln712_634"   --->   Operation 5041 'zext' 'zext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5042 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_635 = add i15 %zext_ln712_170, i15 %add_ln712_633"   --->   Operation 5042 'add' 'add_ln712_635' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_640 = add i12 %sext_ln717_31, i12 %sext_ln717_47"   --->   Operation 5043 'add' 'add_ln712_640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5044 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_641 = add i12 %add_ln712_640, i12 %zext_ln712"   --->   Operation 5044 'add' 'add_ln712_641' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_642 = add i12 %sext_ln717_59, i12 %sext_ln1171_149"   --->   Operation 5045 'add' 'add_ln712_642' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5046 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_643 = add i12 %add_ln712_642, i12 %sext_ln1171_127"   --->   Operation 5046 'add' 'add_ln712_643' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5047 [1/1] (1.54ns)   --->   "%add_ln712_645 = add i13 %sext_ln1171_165, i13 %sext_ln717_120"   --->   Operation 5047 'add' 'add_ln712_645' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5048 [1/1] (1.48ns)   --->   "%add_ln712_651 = add i12 %sext_ln1171_245, i12 %sext_ln1171_257"   --->   Operation 5048 'add' 'add_ln712_651' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5049 [1/1] (0.00ns)   --->   "%sext_ln712_182 = sext i12 %add_ln712_651"   --->   Operation 5049 'sext' 'sext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5050 [1/1] (1.53ns)   --->   "%add_ln712_652 = add i14 %sext_ln712_182, i14 %sext_ln717_222"   --->   Operation 5050 'add' 'add_ln712_652' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5051 [1/1] (1.54ns)   --->   "%add_ln712_653 = add i13 %sext_ln1171_269, i13 %sext_ln717_355"   --->   Operation 5051 'add' 'add_ln712_653' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5052 [1/1] (0.00ns)   --->   "%sext_ln712_184 = sext i13 %add_ln712_653"   --->   Operation 5052 'sext' 'sext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5053 [1/1] (1.53ns)   --->   "%add_ln712_654 = add i14 %sext_ln712_184, i14 %sext_ln717_296"   --->   Operation 5053 'add' 'add_ln712_654' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5054 [1/1] (1.54ns)   --->   "%add_ln712_656 = add i13 %sext_ln717_424, i13 %zext_ln1171_14"   --->   Operation 5054 'add' 'add_ln712_656' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5055 [1/1] (0.00ns)   --->   "%sext_ln712_187 = sext i13 %add_ln712_656"   --->   Operation 5055 'sext' 'sext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5056 [1/1] (1.53ns)   --->   "%add_ln712_657 = add i14 %sext_ln712_187, i14 %sext_ln1171_321"   --->   Operation 5056 'add' 'add_ln712_657' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_658 = add i12 %trunc_ln42_3, i12 %zext_ln42_38"   --->   Operation 5057 'add' 'add_ln712_658' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5058 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_659 = add i12 %add_ln712_658, i12 %zext_ln42_9"   --->   Operation 5058 'add' 'add_ln712_659' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_663 = add i15 %zext_ln42_79, i15 %zext_ln717_168"   --->   Operation 5059 'add' 'add_ln712_663' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5060 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_664 = add i15 %add_ln712_663, i15 %zext_ln42_48"   --->   Operation 5060 'add' 'add_ln712_664' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_665 = add i15 %zext_ln42_98, i15 %zext_ln717_204"   --->   Operation 5061 'add' 'add_ln712_665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5062 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_666 = add i15 %add_ln712_665, i15 %zext_ln42_90"   --->   Operation 5062 'add' 'add_ln712_666' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5063 [1/1] (0.00ns)   --->   "%zext_ln712_176 = zext i15 %add_ln712_670"   --->   Operation 5063 'zext' 'zext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5064 [1/1] (1.53ns)   --->   "%add_ln712_671 = add i16 %zext_ln712_176, i16 %zext_ln717_285"   --->   Operation 5064 'add' 'add_ln712_671' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_674 = add i15 %zext_ln42_160, i15 %zext_ln717_353"   --->   Operation 5065 'add' 'add_ln712_674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5066 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_675 = add i15 %add_ln712_674, i15 %zext_ln42_153"   --->   Operation 5066 'add' 'add_ln712_675' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5067 [1/1] (1.52ns)   --->   "%add_ln712_676 = add i15 %zext_ln717_465, i15 %zext_ln717_481"   --->   Operation 5067 'add' 'add_ln712_676' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5068 [1/1] (0.00ns)   --->   "%zext_ln712_178 = zext i15 %add_ln712_676"   --->   Operation 5068 'zext' 'zext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5069 [1/1] (1.53ns)   --->   "%add_ln712_677 = add i16 %zext_ln712_178, i16 %zext_ln717_403"   --->   Operation 5069 'add' 'add_ln712_677' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_681 = add i12 %trunc_ln42_45, i12 %zext_ln1171_404"   --->   Operation 5070 'add' 'add_ln712_681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5071 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_682 = add i12 %add_ln712_681, i12 %zext_ln717_567"   --->   Operation 5071 'add' 'add_ln712_682' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_687 = add i13 %sext_ln717_32, i13 %sext_ln1171_142"   --->   Operation 5072 'add' 'add_ln712_687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5073 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_688 = add i13 %add_ln712_687, i13 %sext_ln1171_116"   --->   Operation 5073 'add' 'add_ln712_688' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5074 [1/1] (1.54ns)   --->   "%add_ln712_689 = add i13 %sext_ln1171_158, i13 %sext_ln717_125"   --->   Operation 5074 'add' 'add_ln712_689' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_694 = add i14 %sext_ln42_66, i14 %sext_ln42_74"   --->   Operation 5075 'add' 'add_ln712_694' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5076 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_695 = add i14 %add_ln712_694, i14 %sext_ln717_297"   --->   Operation 5076 'add' 'add_ln712_695' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5077 [1/1] (1.48ns)   --->   "%add_ln712_698 = add i12 %sext_ln717_343, i12 %sext_ln1171_298"   --->   Operation 5077 'add' 'add_ln712_698' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5078 [1/1] (0.00ns)   --->   "%sext_ln712_196 = sext i12 %add_ln712_698"   --->   Operation 5078 'sext' 'sext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5079 [1/1] (1.53ns)   --->   "%add_ln712_699 = add i14 %sext_ln712_196, i14 %sext_ln1171_291"   --->   Operation 5079 'add' 'add_ln712_699' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_700 = add i13 %sext_ln1171_320, i13 %sext_ln1171_356"   --->   Operation 5080 'add' 'add_ln712_700' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5081 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_701 = add i13 %add_ln712_700, i13 %sext_ln1171_317"   --->   Operation 5081 'add' 'add_ln712_701' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_703 = add i13 %zext_ln42_5, i13 %zext_ln717_48"   --->   Operation 5082 'add' 'add_ln712_703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5083 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_704 = add i13 %add_ln712_703, i13 %zext_ln42"   --->   Operation 5083 'add' 'add_ln712_704' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5084 [1/1] (1.52ns)   --->   "%add_ln712_705 = add i15 %zext_ln42_28, i15 %zext_ln717_73"   --->   Operation 5084 'add' 'add_ln712_705' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5085 [1/1] (0.00ns)   --->   "%zext_ln712_183 = zext i15 %add_ln712_705"   --->   Operation 5085 'zext' 'zext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5086 [1/1] (1.52ns)   --->   "%add_ln712_706 = add i15 %zext_ln42_56, i15 %zext_ln717_136"   --->   Operation 5086 'add' 'add_ln712_706' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5087 [1/1] (0.00ns)   --->   "%zext_ln712_184 = zext i15 %add_ln712_706"   --->   Operation 5087 'zext' 'zext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5088 [1/1] (1.53ns)   --->   "%add_ln712_707 = add i16 %zext_ln712_184, i16 %zext_ln712_183"   --->   Operation 5088 'add' 'add_ln712_707' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5089 [1/1] (1.41ns)   --->   "%add_ln712_711 = add i10 %mult_V_621, i10 %zext_ln42_95"   --->   Operation 5089 'add' 'add_ln712_711' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5090 [1/1] (1.48ns)   --->   "%add_ln712_713 = add i12 %zext_ln717_233, i12 %zext_ln717_286"   --->   Operation 5090 'add' 'add_ln712_713' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5091 [1/1] (0.00ns)   --->   "%zext_ln712_186 = zext i12 %add_ln712_713"   --->   Operation 5091 'zext' 'zext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5092 [1/1] (1.54ns)   --->   "%add_ln712_714 = add i13 %zext_ln712_186, i13 %zext_ln717_201"   --->   Operation 5092 'add' 'add_ln712_714' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5093 [1/1] (1.52ns)   --->   "%add_ln712_716 = add i15 %zext_ln717_312, i15 %zext_ln42_151"   --->   Operation 5093 'add' 'add_ln712_716' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5094 [1/1] (1.54ns)   --->   "%add_ln712_718 = add i12 %zext_ln717_340, i12 %trunc_ln42_21"   --->   Operation 5094 'add' 'add_ln712_718' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5095 [1/1] (0.00ns)   --->   "%zext_ln712_189 = zext i12 %add_ln712_718"   --->   Operation 5095 'zext' 'zext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5096 [1/1] (1.54ns)   --->   "%add_ln712_719 = add i13 %zext_ln712_189, i13 %zext_ln42_154"   --->   Operation 5096 'add' 'add_ln712_719' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_722 = add i13 %zext_ln717_404, i13 %zext_ln717_467"   --->   Operation 5097 'add' 'add_ln712_722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5098 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_723 = add i13 %add_ln712_722, i13 %zext_ln42_175"   --->   Operation 5098 'add' 'add_ln712_723' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5099 [1/1] (1.52ns)   --->   "%add_ln712_724 = add i15 %zext_ln717_518, i15 %zext_ln42_240"   --->   Operation 5099 'add' 'add_ln712_724' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5100 [1/1] (0.00ns)   --->   "%zext_ln712_195 = zext i9 %add_ln712_729"   --->   Operation 5100 'zext' 'zext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5101 [1/1] (1.30ns)   --->   "%add_ln712_730 = add i9 %zext_ln1171_169, i9 64"   --->   Operation 5101 'add' 'add_ln712_730' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5102 [1/1] (0.00ns)   --->   "%zext_ln712_196 = zext i9 %add_ln712_730"   --->   Operation 5102 'zext' 'zext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5103 [1/1] (1.36ns)   --->   "%add_ln712_731 = add i10 %zext_ln712_196, i10 %zext_ln712_195"   --->   Operation 5103 'add' 'add_ln712_731' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5104 [1/1] (1.53ns)   --->   "%add_ln712_736 = add i14 %sext_ln1171_111, i14 %sext_ln1171_117"   --->   Operation 5104 'add' 'add_ln712_736' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5105 [1/1] (1.36ns)   --->   "%add_ln712_738 = add i10 %sext_ln1171_140, i10 %sext_ln717_85"   --->   Operation 5105 'add' 'add_ln712_738' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln712_200 = sext i10 %add_ln712_738"   --->   Operation 5106 'sext' 'sext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5107 [1/1] (1.41ns)   --->   "%add_ln712_739 = add i11 %sext_ln712_200, i11 %sext_ln42_10"   --->   Operation 5107 'add' 'add_ln712_739' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5108 [1/1] (1.54ns)   --->   "%add_ln712_741 = add i13 %sext_ln1171_159, i13 %sext_ln1171_177"   --->   Operation 5108 'add' 'add_ln712_741' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5109 [1/1] (0.00ns)   --->   "%sext_ln712_203 = sext i13 %add_ln712_741"   --->   Operation 5109 'sext' 'sext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5110 [1/1] (1.53ns)   --->   "%add_ln712_742 = add i14 %sext_ln712_203, i14 %sext_ln717_94"   --->   Operation 5110 'add' 'add_ln712_742' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_743 = add i13 %sext_ln1171_193, i13 %sext_ln1171_198"   --->   Operation 5111 'add' 'add_ln712_743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5112 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_744 = add i13 %add_ln712_743, i13 %sext_ln1171_183"   --->   Operation 5112 'add' 'add_ln712_744' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_747 = add i14 %sext_ln717_215, i14 %sext_ln717_247"   --->   Operation 5113 'add' 'add_ln712_747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5114 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_748 = add i14 %add_ln712_747, i14 %sext_ln717_196"   --->   Operation 5114 'add' 'add_ln712_748' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5115 [1/1] (1.54ns)   --->   "%add_ln712_749 = add i13 %sext_ln717_263, i13 %sext_ln42_57"   --->   Operation 5115 'add' 'add_ln712_749' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5116 [1/1] (1.54ns)   --->   "%add_ln712_752 = add i13 %sext_ln42_61, i13 %sext_ln717_336"   --->   Operation 5116 'add' 'add_ln712_752' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5117 [1/1] (0.00ns)   --->   "%sext_ln712_211 = sext i13 %add_ln712_752"   --->   Operation 5117 'sext' 'sext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5118 [1/1] (1.53ns)   --->   "%add_ln712_753 = add i14 %sext_ln712_211, i14 %sext_ln717_282"   --->   Operation 5118 'add' 'add_ln712_753' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5119 [1/1] (1.54ns)   --->   "%add_ln712_755 = add i13 %sext_ln42_82, i13 %sext_ln717_436"   --->   Operation 5119 'add' 'add_ln712_755' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_760 = add i12 %sext_ln1171_358, i12 %zext_ln42_260"   --->   Operation 5120 'add' 'add_ln712_760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5121 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_761 = add i12 %add_ln712_760, i12 %sext_ln717_444"   --->   Operation 5121 'add' 'add_ln712_761' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_762 = add i15 %zext_ln717_57, i15 %zext_ln42_27"   --->   Operation 5122 'add' 'add_ln712_762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5123 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_763 = add i15 %add_ln712_762, i15 %zext_ln42_19"   --->   Operation 5123 'add' 'add_ln712_763' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_765 = add i15 %zext_ln717_122, i15 %zext_ln42_69"   --->   Operation 5124 'add' 'add_ln712_765' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5125 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_766 = add i15 %add_ln712_765, i15 %zext_ln42_34"   --->   Operation 5125 'add' 'add_ln712_766' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_767 = add i15 %zext_ln717_230, i15 %zext_ln42_128"   --->   Operation 5126 'add' 'add_ln712_767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5127 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_768 = add i15 %add_ln712_767, i15 %zext_ln42_77"   --->   Operation 5127 'add' 'add_ln712_768' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5128 [1/1] (1.48ns)   --->   "%add_ln712_771 = add i11 %trunc_ln42_14, i11 %zext_ln42_152"   --->   Operation 5128 'add' 'add_ln712_771' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5129 [1/1] (0.00ns)   --->   "%zext_ln712_202 = zext i11 %add_ln712_771"   --->   Operation 5129 'zext' 'zext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5130 [1/1] (1.48ns)   --->   "%add_ln712_772 = add i12 %zext_ln712_202, i12 %zext_ln717_302"   --->   Operation 5130 'add' 'add_ln712_772' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5131 [1/1] (0.00ns)   --->   "%zext_ln712_204 = zext i12 %add_ln712_773"   --->   Operation 5131 'zext' 'zext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5132 [1/1] (1.54ns)   --->   "%add_ln712_774 = add i13 %zext_ln712_204, i13 %zext_ln717_355"   --->   Operation 5132 'add' 'add_ln712_774' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5133 [1/1] (1.52ns)   --->   "%add_ln712_776 = add i15 %zext_ln717_454, i15 %zext_ln42_242"   --->   Operation 5133 'add' 'add_ln712_776' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5134 [1/1] (0.00ns)   --->   "%zext_ln712_207 = zext i15 %add_ln712_776"   --->   Operation 5134 'zext' 'zext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5135 [1/1] (1.53ns)   --->   "%add_ln712_777 = add i16 %zext_ln712_207, i16 %zext_ln717_446"   --->   Operation 5135 'add' 'add_ln712_777' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_778 = add i12 %zext_ln1171_425, i12 %zext_ln1171_141"   --->   Operation 5136 'add' 'add_ln712_778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5137 [1/1] (0.00ns)   --->   "%zext_ln712_208 = zext i9 %add_ln712_779"   --->   Operation 5137 'zext' 'zext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5138 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_780 = add i12 %zext_ln712_208, i12 %add_ln712_778"   --->   Operation 5138 'add' 'add_ln712_780' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5139 [1/1] (1.48ns)   --->   "%add_ln712_785 = add i12 %sext_ln42_3, i12 %sext_ln1171_118"   --->   Operation 5139 'add' 'add_ln712_785' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5140 [1/1] (0.00ns)   --->   "%sext_ln712_217 = sext i12 %add_ln712_785"   --->   Operation 5140 'sext' 'sext_ln712_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5141 [1/1] (1.54ns)   --->   "%add_ln712_786 = add i13 %sext_ln42_14, i13 %sext_ln717_68"   --->   Operation 5141 'add' 'add_ln712_786' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5142 [1/1] (0.00ns)   --->   "%sext_ln712_218 = sext i13 %add_ln712_786"   --->   Operation 5142 'sext' 'sext_ln712_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5143 [1/1] (1.53ns)   --->   "%add_ln712_787 = add i14 %sext_ln712_218, i14 %sext_ln712_217"   --->   Operation 5143 'add' 'add_ln712_787' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5144 [1/1] (1.53ns)   --->   "%add_ln712_788 = add i14 %sext_ln717_104, i14 %sext_ln42_20"   --->   Operation 5144 'add' 'add_ln712_788' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_789 = add i14 %sext_ln1171_179, i14 %sext_ln1171_184"   --->   Operation 5145 'add' 'add_ln712_789' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5146 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_790 = add i14 %add_ln712_789, i14 %sext_ln1171_167"   --->   Operation 5146 'add' 'add_ln712_790' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5147 [1/1] (1.53ns)   --->   "%add_ln712_793 = add i14 %sext_ln717_144, i14 %sext_ln717_160"   --->   Operation 5147 'add' 'add_ln712_793' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5148 [1/1] (1.48ns)   --->   "%add_ln712_794 = add i12 %sext_ln1171_227, i12 %sext_ln1171_236"   --->   Operation 5148 'add' 'add_ln712_794' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln712_224 = sext i12 %add_ln712_794"   --->   Operation 5149 'sext' 'sext_ln712_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5150 [1/1] (1.53ns)   --->   "%add_ln712_795 = add i14 %sext_ln712_224, i14 %sext_ln1171_220"   --->   Operation 5150 'add' 'add_ln712_795' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_798 = add i12 %sext_ln717_396, i12 %sext_ln1171_328"   --->   Operation 5151 'add' 'add_ln712_798' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5152 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_799 = add i12 %add_ln712_798, i12 %sext_ln717_381"   --->   Operation 5152 'add' 'add_ln712_799' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5153 [1/1] (1.54ns)   --->   "%add_ln712_803 = add i14 %sext_ln1171_357, i14 %zext_ln717_65"   --->   Operation 5153 'add' 'add_ln712_803' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_804 = add i15 %zext_ln42_80, i15 %zext_ln717_263"   --->   Operation 5154 'add' 'add_ln712_804' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5155 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_805 = add i15 %add_ln712_804, i15 %zext_ln42_35"   --->   Operation 5155 'add' 'add_ln712_805' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5156 [1/1] (1.48ns)   --->   "%add_ln712_807 = add i12 %zext_ln42_133, i12 %zext_ln717_326"   --->   Operation 5156 'add' 'add_ln712_807' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5157 [1/1] (0.00ns)   --->   "%zext_ln712_214 = zext i12 %add_ln712_811"   --->   Operation 5157 'zext' 'zext_ln712_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_813 = add i15 %add_ln712_812, i15 %zext_ln42_196"   --->   Operation 5158 'add' 'add_ln712_813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5159 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_814 = add i15 %add_ln712_813, i15 %zext_ln712_214"   --->   Operation 5159 'add' 'add_ln712_814' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5160 [1/1] (1.52ns)   --->   "%add_ln712_815 = add i15 %zext_ln717_534, i15 %zext_ln42_251"   --->   Operation 5160 'add' 'add_ln712_815' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_816 = add i15 %zext_ln717_568, i15 192"   --->   Operation 5161 'add' 'add_ln712_816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5162 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_817 = add i15 %add_ln712_816, i15 %zext_ln42_255"   --->   Operation 5162 'add' 'add_ln712_817' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5163 [1/1] (1.54ns)   --->   "%add_ln712_822 = add i13 %sext_ln1171_122, i13 %sext_ln717_69"   --->   Operation 5163 'add' 'add_ln712_822' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5164 [1/1] (1.48ns)   --->   "%add_ln712_824 = add i12 %sext_ln1171_145, i12 %sext_ln717_110"   --->   Operation 5164 'add' 'add_ln712_824' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5165 [1/1] (0.00ns)   --->   "%sext_ln712_231 = sext i12 %add_ln712_824"   --->   Operation 5165 'sext' 'sext_ln712_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5166 [1/1] (1.54ns)   --->   "%add_ln712_825 = add i13 %sext_ln712_231, i13 %sext_ln1171_143"   --->   Operation 5166 'add' 'add_ln712_825' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5167 [1/1] (1.53ns)   --->   "%add_ln712_827 = add i14 %sext_ln717_130, i14 %sext_ln717_136"   --->   Operation 5167 'add' 'add_ln712_827' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5168 [1/1] (1.41ns)   --->   "%add_ln712_829 = add i11 %sext_ln1171_186, i11 %sext_ln42_29"   --->   Operation 5168 'add' 'add_ln712_829' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5169 [1/1] (0.00ns)   --->   "%sext_ln712_234 = sext i11 %add_ln712_829"   --->   Operation 5169 'sext' 'sext_ln712_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5170 [1/1] (1.48ns)   --->   "%add_ln712_830 = add i12 %sext_ln1171_195, i12 %sext_ln1171_199"   --->   Operation 5170 'add' 'add_ln712_830' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5171 [1/1] (0.00ns)   --->   "%sext_ln712_235 = sext i12 %add_ln712_830"   --->   Operation 5171 'sext' 'sext_ln712_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5172 [1/1] (1.54ns)   --->   "%add_ln712_831 = add i13 %sext_ln712_235, i13 %sext_ln712_234"   --->   Operation 5172 'add' 'add_ln712_831' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5173 [1/1] (1.54ns)   --->   "%add_ln712_834 = add i13 %sext_ln1171_206, i13 %sext_ln717_229"   --->   Operation 5173 'add' 'add_ln712_834' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5174 [1/1] (1.36ns)   --->   "%add_ln712_836 = add i10 %sext_ln717_251, i10 %sext_ln42_55"   --->   Operation 5174 'add' 'add_ln712_836' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5175 [1/1] (0.00ns)   --->   "%sext_ln712_240 = sext i10 %add_ln712_836"   --->   Operation 5175 'sext' 'sext_ln712_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5176 [1/1] (1.48ns)   --->   "%add_ln712_837 = add i12 %sext_ln712_240, i12 %sext_ln42_46"   --->   Operation 5176 'add' 'add_ln712_837' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln712_243 = sext i12 %add_ln712_839"   --->   Operation 5177 'sext' 'sext_ln712_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5178 [1/1] (1.54ns)   --->   "%add_ln712_840 = add i13 %sext_ln712_243, i13 %sext_ln42_65"   --->   Operation 5178 'add' 'add_ln712_840' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_841 = add i14 %sext_ln717_385, i14 %sext_ln1171_329"   --->   Operation 5179 'add' 'add_ln712_841' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5180 [1/1] (0.00ns)   --->   "%sext_ln712_245 = sext i12 %add_ln712_842"   --->   Operation 5180 'sext' 'sext_ln712_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5181 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_843 = add i14 %sext_ln712_245, i14 %add_ln712_841"   --->   Operation 5181 'add' 'add_ln712_843' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5182 [1/1] (1.48ns)   --->   "%add_ln712_847 = add i12 %zext_ln717_9, i12 %zext_ln717_53"   --->   Operation 5182 'add' 'add_ln712_847' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5183 [1/1] (0.00ns)   --->   "%zext_ln712_218 = zext i12 %add_ln712_847"   --->   Operation 5183 'zext' 'zext_ln712_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5184 [1/1] (1.53ns)   --->   "%add_ln712_848 = add i14 %zext_ln712_218, i14 %sext_ln717_453"   --->   Operation 5184 'add' 'add_ln712_848' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_852 = add i13 %zext_ln717_163, i13 %zext_ln717_264"   --->   Operation 5185 'add' 'add_ln712_852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5186 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_853 = add i13 %add_ln712_852, i13 %zext_ln42_65"   --->   Operation 5186 'add' 'add_ln712_853' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5187 [1/1] (1.52ns)   --->   "%add_ln712_854 = add i15 %zext_ln717_296, i15 %zext_ln42_164"   --->   Operation 5187 'add' 'add_ln712_854' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5188 [1/1] (1.54ns)   --->   "%add_ln712_855 = add i12 %trunc_ln42_20, i12 %zext_ln42_180"   --->   Operation 5188 'add' 'add_ln712_855' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5189 [1/1] (0.00ns)   --->   "%zext_ln712_223 = zext i15 %add_ln712_859"   --->   Operation 5189 'zext' 'zext_ln712_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5190 [1/1] (1.53ns)   --->   "%add_ln712_860 = add i16 %zext_ln712_223, i16 %zext_ln717_378"   --->   Operation 5190 'add' 'add_ln712_860' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5191 [1/1] (1.54ns)   --->   "%add_ln712_861 = add i12 %zext_ln717_438, i12 %trunc_ln42_29"   --->   Operation 5191 'add' 'add_ln712_861' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5192 [1/1] (0.00ns)   --->   "%zext_ln712_224 = zext i12 %add_ln712_861"   --->   Operation 5192 'zext' 'zext_ln712_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5193 [1/1] (1.54ns)   --->   "%add_ln712_862 = add i13 %zext_ln712_224, i13 %zext_ln42_203"   --->   Operation 5193 'add' 'add_ln712_862' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5194 [1/1] (1.54ns)   --->   "%add_ln712_864 = add i12 %mult_V_1681, i12 %zext_ln717_507"   --->   Operation 5194 'add' 'add_ln712_864' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5195 [1/1] (0.00ns)   --->   "%zext_ln712_226 = zext i12 %add_ln712_864"   --->   Operation 5195 'zext' 'zext_ln712_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5196 [1/1] (1.54ns)   --->   "%add_ln712_865 = add i13 %zext_ln712_226, i13 %zext_ln42_211"   --->   Operation 5196 'add' 'add_ln712_865' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5197 [1/1] (1.48ns)   --->   "%add_ln712_867 = add i11 %trunc_ln42_42, i11 320"   --->   Operation 5197 'add' 'add_ln712_867' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5198 [1/1] (1.54ns)   --->   "%add_ln712_873 = add i13 %sext_ln1171_107, i13 %sext_ln1171_116"   --->   Operation 5198 'add' 'add_ln712_873' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_874 = add i13 %sext_ln42_15, i13 %sext_ln1171_130"   --->   Operation 5199 'add' 'add_ln712_874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5200 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_875 = add i13 %add_ln712_874, i13 %sext_ln42_8"   --->   Operation 5200 'add' 'add_ln712_875' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_877 = add i14 %sext_ln42_19, i14 %sext_ln717_114"   --->   Operation 5201 'add' 'add_ln712_877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5202 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_878 = add i14 %add_ln712_877, i14 %sext_ln1171_139"   --->   Operation 5202 'add' 'add_ln712_878' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_879 = add i14 %sext_ln717_154, i14 %sext_ln1171_204"   --->   Operation 5203 'add' 'add_ln712_879' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5204 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_880 = add i14 %add_ln712_879, i14 %sext_ln717_146"   --->   Operation 5204 'add' 'add_ln712_880' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5205 [1/1] (1.54ns)   --->   "%add_ln712_883 = add i13 %sext_ln717_358, i13 %sext_ln1171_309"   --->   Operation 5205 'add' 'add_ln712_883' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5206 [1/1] (0.00ns)   --->   "%sext_ln712_255 = sext i13 %add_ln712_883"   --->   Operation 5206 'sext' 'sext_ln712_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5207 [1/1] (1.53ns)   --->   "%add_ln712_884 = add i14 %sext_ln712_255, i14 %sext_ln717_223"   --->   Operation 5207 'add' 'add_ln712_884' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_885 = add i13 %sext_ln717_412, i13 %sext_ln717_424"   --->   Operation 5208 'add' 'add_ln712_885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5209 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_886 = add i13 %add_ln712_885, i13 %sext_ln1171_310"   --->   Operation 5209 'add' 'add_ln712_886' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5210 [1/1] (0.00ns)   --->   "%sext_ln712_259 = sext i12 %add_ln712_888"   --->   Operation 5210 'sext' 'sext_ln712_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5211 [1/1] (1.54ns)   --->   "%add_ln712_889 = add i13 %sext_ln712_259, i13 %sext_ln1171_345"   --->   Operation 5211 'add' 'add_ln712_889' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_890 = add i15 %zext_ln42_39, i15 %zext_ln717_114"   --->   Operation 5212 'add' 'add_ln712_890' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5213 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_891 = add i15 %add_ln712_890, i15 %zext_ln42_30"   --->   Operation 5213 'add' 'add_ln712_891' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_895 = add i15 %zext_ln717_164, i15 %zext_ln42_92"   --->   Operation 5214 'add' 'add_ln712_895' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5215 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_896 = add i15 %add_ln712_895, i15 %zext_ln42_66"   --->   Operation 5215 'add' 'add_ln712_896' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_897 = add i15 %zext_ln717_230, i15 %zext_ln42_123"   --->   Operation 5216 'add' 'add_ln712_897' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5217 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_898 = add i15 %add_ln712_897, i15 %zext_ln42_106"   --->   Operation 5217 'add' 'add_ln712_898' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_900 = add i15 %zext_ln717_282, i15 %zext_ln42_149"   --->   Operation 5218 'add' 'add_ln712_900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5219 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_901 = add i15 %add_ln712_900, i15 %zext_ln42_132"   --->   Operation 5219 'add' 'add_ln712_901' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5220 [1/1] (1.52ns)   --->   "%add_ln712_902 = add i15 %zext_ln717_353, i15 %zext_ln42_181"   --->   Operation 5220 'add' 'add_ln712_902' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5221 [1/1] (0.00ns)   --->   "%zext_ln712_236 = zext i15 %add_ln712_906"   --->   Operation 5221 'zext' 'zext_ln712_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5222 [1/1] (1.53ns)   --->   "%add_ln712_907 = add i16 %zext_ln712_236, i16 %zext_ln717_379"   --->   Operation 5222 'add' 'add_ln712_907' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5223 [1/1] (1.54ns)   --->   "%add_ln712_908 = add i12 %trunc_ln42_33, i12 %zext_ln42_228"   --->   Operation 5223 'add' 'add_ln712_908' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5224 [1/1] (0.00ns)   --->   "%zext_ln712_237 = zext i12 %add_ln712_908"   --->   Operation 5224 'zext' 'zext_ln712_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5225 [1/1] (1.54ns)   --->   "%add_ln712_909 = add i13 %zext_ln712_237, i13 %zext_ln717_423"   --->   Operation 5225 'add' 'add_ln712_909' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5226 [1/1] (0.00ns)   --->   "%zext_ln712_239 = zext i15 %add_ln712_911"   --->   Operation 5226 'zext' 'zext_ln712_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_912 = add i16 %zext_ln712_239, i16 %zext_ln717_521"   --->   Operation 5227 'add' 'add_ln712_912' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5228 [1/1] (0.00ns)   --->   "%zext_ln712_241 = zext i15 %add_ln712_914"   --->   Operation 5228 'zext' 'zext_ln712_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5229 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_915 = add i16 %zext_ln712_241, i16 %add_ln712_912"   --->   Operation 5229 'add' 'add_ln712_915' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5230 [1/1] (1.54ns)   --->   "%add_ln712_919 = add i13 %sext_ln1171_112, i13 %sext_ln1171_119"   --->   Operation 5230 'add' 'add_ln712_919' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5231 [1/1] (0.00ns)   --->   "%sext_ln712_261 = sext i13 %add_ln712_919"   --->   Operation 5231 'sext' 'sext_ln712_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5232 [1/1] (1.53ns)   --->   "%add_ln712_920 = add i14 %sext_ln712_261, i14 %sext_ln1171_108"   --->   Operation 5232 'add' 'add_ln712_920' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5233 [1/1] (1.54ns)   --->   "%add_ln712_921 = add i13 %sext_ln1171_133, i13 %sext_ln717_78"   --->   Operation 5233 'add' 'add_ln712_921' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5234 [1/1] (0.00ns)   --->   "%sext_ln712_263 = sext i13 %add_ln712_921"   --->   Operation 5234 'sext' 'sext_ln712_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5235 [1/1] (1.53ns)   --->   "%add_ln712_922 = add i14 %sext_ln712_263, i14 %sext_ln1171_123"   --->   Operation 5235 'add' 'add_ln712_922' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_924 = add i14 %sext_ln1171_171, i14 %sext_ln1171_184"   --->   Operation 5236 'add' 'add_ln712_924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5237 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_925 = add i14 %add_ln712_924, i14 %sext_ln42_19"   --->   Operation 5237 'add' 'add_ln712_925' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5238 [1/1] (1.54ns)   --->   "%add_ln712_926 = add i13 %sext_ln1171_226, i13 %sext_ln717_248"   --->   Operation 5238 'add' 'add_ln712_926' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5239 [1/1] (0.00ns)   --->   "%sext_ln712_267 = sext i13 %add_ln712_926"   --->   Operation 5239 'sext' 'sext_ln712_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5240 [1/1] (1.53ns)   --->   "%add_ln712_927 = add i14 %sext_ln712_267, i14 %sext_ln1171_200"   --->   Operation 5240 'add' 'add_ln712_927' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_930 = add i14 %sext_ln1171_249, i14 %sext_ln1171_254"   --->   Operation 5241 'add' 'add_ln712_930' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5242 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_931 = add i14 %add_ln712_930, i14 %sext_ln717_257"   --->   Operation 5242 'add' 'add_ln712_931' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5243 [1/1] (1.54ns)   --->   "%add_ln712_932 = add i13 %sext_ln717_386, i13 %sext_ln42_82"   --->   Operation 5243 'add' 'add_ln712_932' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5244 [1/1] (0.00ns)   --->   "%sext_ln712_271 = sext i13 %add_ln712_932"   --->   Operation 5244 'sext' 'sext_ln712_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5245 [1/1] (1.53ns)   --->   "%add_ln712_933 = add i14 %sext_ln712_271, i14 %sext_ln1171_312"   --->   Operation 5245 'add' 'add_ln712_933' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5246 [1/1] (1.54ns)   --->   "%add_ln712_935 = add i13 %sext_ln42_86, i13 %sext_ln1171_347"   --->   Operation 5246 'add' 'add_ln712_935' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5247 [1/1] (0.00ns)   --->   "%sext_ln712_274 = sext i13 %add_ln712_935"   --->   Operation 5247 'sext' 'sext_ln712_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5248 [1/1] (1.53ns)   --->   "%add_ln712_936 = add i14 %sext_ln712_274, i14 %sext_ln42_83"   --->   Operation 5248 'add' 'add_ln712_936' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5249 [1/1] (1.52ns)   --->   "%add_ln712_937 = add i15 %zext_ln717_19, i15 %zext_ln42_23"   --->   Operation 5249 'add' 'add_ln712_937' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5250 [1/1] (0.00ns)   --->   "%zext_ln712_242 = zext i15 %add_ln712_937"   --->   Operation 5250 'zext' 'zext_ln712_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5251 [1/1] (1.53ns)   --->   "%add_ln712_938 = add i16 %zext_ln712_242, i16 %sext_ln717_455"   --->   Operation 5251 'add' 'add_ln712_938' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_942 = add i15 %zext_ln42_57, i15 %zext_ln717_141"   --->   Operation 5252 'add' 'add_ln712_942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5253 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_943 = add i15 %add_ln712_942, i15 %zext_ln42_40"   --->   Operation 5253 'add' 'add_ln712_943' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5254 [1/1] (1.52ns)   --->   "%add_ln712_944 = add i15 %zext_ln717_172, i15 %zext_ln42_99"   --->   Operation 5254 'add' 'add_ln712_944' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_947 = add i13 %zext_ln717_219, i13 %zext_ln42_112"   --->   Operation 5255 'add' 'add_ln712_947' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5256 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_948 = add i13 %add_ln712_947, i13 %zext_ln42_102"   --->   Operation 5256 'add' 'add_ln712_948' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_953 = add i15 %zext_ln717_305, i15 %zext_ln42_146"   --->   Operation 5257 'add' 'add_ln712_953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5258 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_954 = add i15 %add_ln712_953, i15 %zext_ln42_137"   --->   Operation 5258 'add' 'add_ln712_954' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_955 = add i15 %zext_ln717_341, i15 %zext_ln42_177"   --->   Operation 5259 'add' 'add_ln712_955' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5260 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_956 = add i15 %add_ln712_955, i15 %zext_ln42_165"   --->   Operation 5260 'add' 'add_ln712_956' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5261 [1/1] (1.52ns)   --->   "%add_ln712_958 = add i15 %zext_ln42_204, i15 %zext_ln717_445"   --->   Operation 5261 'add' 'add_ln712_958' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5262 [1/1] (0.00ns)   --->   "%zext_ln712_249 = zext i12 %add_ln712_960"   --->   Operation 5262 'zext' 'zext_ln712_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5263 [1/1] (1.41ns)   --->   "%add_ln712_961 = add i10 %zext_ln1171_33, i10 320"   --->   Operation 5263 'add' 'add_ln712_961' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5264 [1/1] (0.00ns)   --->   "%zext_ln712_250 = zext i10 %add_ln712_961"   --->   Operation 5264 'zext' 'zext_ln712_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5265 [1/1] (1.54ns)   --->   "%add_ln712_962 = add i13 %zext_ln712_250, i13 %zext_ln712_249"   --->   Operation 5265 'add' 'add_ln712_962' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5266 [1/1] (1.41ns)   --->   "%add_ln712_967 = add i11 %sext_ln1171_146, i11 %sext_ln1171_151"   --->   Operation 5266 'add' 'add_ln712_967' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5267 [1/1] (0.00ns)   --->   "%sext_ln712_276 = sext i11 %add_ln712_967"   --->   Operation 5267 'sext' 'sext_ln712_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5268 [1/1] (1.54ns)   --->   "%add_ln712_968 = add i13 %sext_ln712_276, i13 %sext_ln1171_120"   --->   Operation 5268 'add' 'add_ln712_968' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_969 = add i14 %sext_ln42_26, i14 %sext_ln717_199"   --->   Operation 5269 'add' 'add_ln712_969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5270 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_970 = add i14 %add_ln712_969, i14 %sext_ln1171_172"   --->   Operation 5270 'add' 'add_ln712_970' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5271 [1/1] (0.00ns)   --->   "%sext_ln712_280 = sext i13 %add_ln712_972"   --->   Operation 5271 'sext' 'sext_ln712_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5272 [1/1] (1.53ns)   --->   "%add_ln712_973 = add i14 %sext_ln712_280, i14 %sext_ln717_218"   --->   Operation 5272 'add' 'add_ln712_973' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_974 = add i14 %sext_ln717_282, i14 %sext_ln717_286"   --->   Operation 5273 'add' 'add_ln712_974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5274 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_975 = add i14 %add_ln712_974, i14 %sext_ln717_273"   --->   Operation 5274 'add' 'add_ln712_975' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5275 [1/1] (1.53ns)   --->   "%add_ln712_978 = add i14 %sext_ln1171_289, i14 %sext_ln42_75"   --->   Operation 5275 'add' 'add_ln712_978' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5276 [1/1] (0.00ns)   --->   "%sext_ln712_284 = sext i14 %add_ln712_978"   --->   Operation 5276 'sext' 'sext_ln712_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5277 [1/1] (1.52ns)   --->   "%add_ln712_979 = add i15 %sext_ln712_284, i15 %sext_ln1171_277"   --->   Operation 5277 'add' 'add_ln712_979' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5278 [1/1] (1.54ns)   --->   "%add_ln712_980 = add i13 %sext_ln1171_323, i13 %sext_ln1171_349"   --->   Operation 5278 'add' 'add_ln712_980' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5279 [1/1] (0.00ns)   --->   "%sext_ln712_286 = sext i13 %add_ln712_980"   --->   Operation 5279 'sext' 'sext_ln712_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5280 [1/1] (1.53ns)   --->   "%add_ln712_981 = add i14 %sext_ln712_286, i14 %sext_ln42_78"   --->   Operation 5280 'add' 'add_ln712_981' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5281 [1/1] (1.48ns)   --->   "%add_ln712_983 = add i12 %zext_ln717_1, i12 %zext_ln717_12"   --->   Operation 5281 'add' 'add_ln712_983' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5282 [1/1] (0.00ns)   --->   "%zext_ln712_253 = zext i12 %add_ln712_983"   --->   Operation 5282 'zext' 'zext_ln712_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5283 [1/1] (1.54ns)   --->   "%add_ln712_984 = add i14 %zext_ln712_253, i14 %sext_ln717_441"   --->   Operation 5283 'add' 'add_ln712_984' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5284 [1/1] (0.00ns)   --->   "%zext_ln712_254 = zext i11 %add_ln712_985"   --->   Operation 5284 'zext' 'zext_ln712_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_986 = add i12 %zext_ln717_58, i12 %zext_ln717_67"   --->   Operation 5285 'add' 'add_ln712_986' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5286 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_987 = add i12 %add_ln712_986, i12 %zext_ln712_254"   --->   Operation 5286 'add' 'add_ln712_987' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_991 = add i15 %zext_ln717_129, i15 %zext_ln42_70"   --->   Operation 5287 'add' 'add_ln712_991' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5288 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_992 = add i15 %add_ln712_991, i15 %zext_ln42_44"   --->   Operation 5288 'add' 'add_ln712_992' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_993 = add i15 %zext_ln717_183, i15 %zext_ln42_98"   --->   Operation 5289 'add' 'add_ln712_993' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5290 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_994 = add i15 %add_ln712_993, i15 %zext_ln42_73"   --->   Operation 5290 'add' 'add_ln712_994' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5291 [1/1] (1.52ns)   --->   "%add_ln712_996 = add i15 %zext_ln717_221, i15 %zext_ln42_115"   --->   Operation 5291 'add' 'add_ln712_996' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_998 = add i13 %zext_ln717_307, i13 %zext_ln717_319"   --->   Operation 5292 'add' 'add_ln712_998' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5293 [1/1] (0.00ns)   --->   "%zext_ln712_259 = zext i11 %add_ln712_999"   --->   Operation 5293 'zext' 'zext_ln712_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5294 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1000 = add i13 %zext_ln712_259, i13 %add_ln712_998"   --->   Operation 5294 'add' 'add_ln712_1000' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5295 [1/1] (1.48ns)   --->   "%add_ln712_1005 = add i11 %zext_ln42_229, i11 %trunc_ln42_34"   --->   Operation 5295 'add' 'add_ln712_1005' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5296 [1/1] (0.00ns)   --->   "%zext_ln712_262 = zext i11 %add_ln712_1005"   --->   Operation 5296 'zext' 'zext_ln712_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5297 [1/1] (1.54ns)   --->   "%add_ln712_1006 = add i12 %zext_ln712_262, i12 %trunc_ln42_31"   --->   Operation 5297 'add' 'add_ln712_1006' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5298 [1/1] (1.52ns)   --->   "%add_ln712_1008 = add i15 %zext_ln717_548, i15 %zext_ln717_575"   --->   Operation 5298 'add' 'add_ln712_1008' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5299 [1/1] (0.00ns)   --->   "%zext_ln712_265 = zext i15 %add_ln712_1008"   --->   Operation 5299 'zext' 'zext_ln712_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5300 [1/1] (1.53ns)   --->   "%add_ln712_1009 = add i16 %zext_ln712_265, i16 %zext_ln717_542"   --->   Operation 5300 'add' 'add_ln712_1009' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5301 [1/1] (1.41ns)   --->   "%add_ln712_1010 = add i10 %zext_ln1171_171, i10 384"   --->   Operation 5301 'add' 'add_ln712_1010' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5302 [1/1] (0.00ns)   --->   "%zext_ln712_266 = zext i10 %add_ln712_1010"   --->   Operation 5302 'zext' 'zext_ln712_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5303 [1/1] (0.00ns)   --->   "%zext_ln712_267 = zext i9 %add_ln712_1011"   --->   Operation 5303 'zext' 'zext_ln712_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5304 [1/1] (1.41ns)   --->   "%add_ln712_1012 = add i11 %zext_ln712_267, i11 %zext_ln712_266"   --->   Operation 5304 'add' 'add_ln712_1012' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1017 = add i12 %sext_ln717_33, i12 %sext_ln1171_129"   --->   Operation 5305 'add' 'add_ln712_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5306 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1018 = add i12 %add_ln712_1017, i12 %sext_ln717_26"   --->   Operation 5306 'add' 'add_ln712_1018' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5307 [1/1] (1.54ns)   --->   "%add_ln712_1019 = add i13 %sext_ln1171_153, i13 %sext_ln1171_173"   --->   Operation 5307 'add' 'add_ln712_1019' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5308 [1/1] (1.54ns)   --->   "%add_ln712_1022 = add i13 %sext_ln42_35, i13 %sext_ln717_241"   --->   Operation 5308 'add' 'add_ln712_1022' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5309 [1/1] (1.54ns)   --->   "%add_ln712_1024 = add i13 %sext_ln717_278, i13 %sext_ln717_283"   --->   Operation 5309 'add' 'add_ln712_1024' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5310 [1/1] (0.00ns)   --->   "%sext_ln712_294 = sext i13 %add_ln712_1024"   --->   Operation 5310 'sext' 'sext_ln712_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5311 [1/1] (1.53ns)   --->   "%add_ln712_1025 = add i14 %sext_ln712_294, i14 %sext_ln1171_229"   --->   Operation 5311 'add' 'add_ln712_1025' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5312 [1/1] (1.53ns)   --->   "%add_ln712_1028 = add i14 %sext_ln1171_264, i14 %sext_ln717_304"   --->   Operation 5312 'add' 'add_ln712_1028' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5313 [1/1] (1.54ns)   --->   "%add_ln712_1030 = add i13 %sext_ln717_326, i13 %sext_ln717_392"   --->   Operation 5313 'add' 'add_ln712_1030' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5314 [1/1] (0.00ns)   --->   "%sext_ln712_298 = sext i13 %add_ln712_1030"   --->   Operation 5314 'sext' 'sext_ln712_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5315 [1/1] (1.53ns)   --->   "%add_ln712_1031 = add i14 %sext_ln712_298, i14 %sext_ln1171_280"   --->   Operation 5315 'add' 'add_ln712_1031' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5316 [1/1] (1.54ns)   --->   "%add_ln712_1033 = add i13 %sext_ln1171_323, i13 %sext_ln42_86"   --->   Operation 5316 'add' 'add_ln712_1033' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5317 [1/1] (0.00ns)   --->   "%sext_ln712_301 = sext i13 %add_ln712_1033"   --->   Operation 5317 'sext' 'sext_ln712_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5318 [1/1] (1.53ns)   --->   "%add_ln712_1034 = add i14 %sext_ln712_301, i14 %sext_ln717_398"   --->   Operation 5318 'add' 'add_ln712_1034' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5319 [1/1] (0.00ns)   --->   "%sext_ln712_303 = sext i11 %add_ln712_1035"   --->   Operation 5319 'sext' 'sext_ln712_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1036 = add i14 %sext_ln1171_352, i14 %sext_ln717_456"   --->   Operation 5320 'add' 'add_ln712_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5321 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1037 = add i14 %add_ln712_1036, i14 %sext_ln712_303"   --->   Operation 5321 'add' 'add_ln712_1037' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5322 [1/1] (1.48ns)   --->   "%add_ln712_1041 = add i11 %mult_V_17, i11 %zext_ln42_20"   --->   Operation 5322 'add' 'add_ln712_1041' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5323 [1/1] (0.00ns)   --->   "%zext_ln712_269 = zext i11 %add_ln712_1041"   --->   Operation 5323 'zext' 'zext_ln712_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5324 [1/1] (1.48ns)   --->   "%add_ln712_1042 = add i12 %zext_ln712_269, i12 %zext_ln717_14"   --->   Operation 5324 'add' 'add_ln712_1042' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5325 [1/1] (1.52ns)   --->   "%add_ln712_1043 = add i15 %zext_ln717_86, i15 %zext_ln717_95"   --->   Operation 5325 'add' 'add_ln712_1043' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5326 [1/1] (1.52ns)   --->   "%add_ln712_1046 = add i15 %zext_ln717_156, i15 %zext_ln717_172"   --->   Operation 5326 'add' 'add_ln712_1046' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1048 = add i15 %zext_ln42_110, i15 %zext_ln717_242"   --->   Operation 5327 'add' 'add_ln712_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5328 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1049 = add i15 %add_ln712_1048, i15 %zext_ln42_100"   --->   Operation 5328 'add' 'add_ln712_1049' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1052 = add i15 %zext_ln717_288, i15 %zext_ln42_141"   --->   Operation 5329 'add' 'add_ln712_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5330 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1053 = add i15 %add_ln712_1052, i15 %zext_ln42_125"   --->   Operation 5330 'add' 'add_ln712_1053' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1054 = add i15 %zext_ln717_330, i15 %zext_ln42_162"   --->   Operation 5331 'add' 'add_ln712_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5332 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1055 = add i15 %add_ln712_1054, i15 %zext_ln42_150"   --->   Operation 5332 'add' 'add_ln712_1055' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1057 = add i12 %zext_ln717_438, i12 %zext_ln717_453"   --->   Operation 5333 'add' 'add_ln712_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5334 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1058 = add i12 %add_ln712_1057, i12 %zext_ln42_172"   --->   Operation 5334 'add' 'add_ln712_1058' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5335 [1/1] (1.54ns)   --->   "%add_ln712_1059 = add i13 %zext_ln717_468, i13 %zext_ln717_483"   --->   Operation 5335 'add' 'add_ln712_1059' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5336 [1/1] (1.54ns)   --->   "%add_ln712_1060 = add i12 %zext_ln42_224, i12 %trunc_ln42_35"   --->   Operation 5336 'add' 'add_ln712_1060' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1066 = add i13 %sext_ln717_21, i13 %sext_ln42_16"   --->   Operation 5337 'add' 'add_ln712_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5338 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1067 = add i13 %add_ln712_1066, i13 %sext_ln717"   --->   Operation 5338 'add' 'add_ln712_1067' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5339 [1/1] (1.54ns)   --->   "%add_ln712_1068 = add i13 %sext_ln1171_153, i13 %sext_ln1171_156"   --->   Operation 5339 'add' 'add_ln712_1068' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1071 = add i13 %sext_ln717_171, i13 %sext_ln42_37"   --->   Operation 5340 'add' 'add_ln712_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5341 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1072 = add i13 %add_ln712_1071, i13 %sext_ln717_125"   --->   Operation 5341 'add' 'add_ln712_1072' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5342 [1/1] (1.41ns)   --->   "%add_ln712_1073 = add i11 %sext_ln1171_223, i11 %sext_ln1171_230"   --->   Operation 5342 'add' 'add_ln712_1073' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1077 = add i13 %sext_ln1171_247, i13 %sext_ln717_279"   --->   Operation 5343 'add' 'add_ln712_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5344 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1078 = add i13 %add_ln712_1077, i13 %sext_ln717_254"   --->   Operation 5344 'add' 'add_ln712_1078' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5345 [1/1] (0.00ns)   --->   "%sext_ln712_314 = sext i12 %add_ln712_1079"   --->   Operation 5345 'sext' 'sext_ln712_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5346 [1/1] (1.54ns)   --->   "%add_ln712_1080 = add i13 %sext_ln712_314, i13 %sext_ln42_70"   --->   Operation 5346 'add' 'add_ln712_1080' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1082 = add i14 %sext_ln717_359, i14 %sext_ln717_368"   --->   Operation 5347 'add' 'add_ln712_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5348 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1083 = add i14 %add_ln712_1082, i14 %sext_ln42_76"   --->   Operation 5348 'add' 'add_ln712_1083' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5349 [1/1] (1.48ns)   --->   "%add_ln712_1084 = add i12 %sext_ln42_79, i12 %sext_ln1171_344"   --->   Operation 5349 'add' 'add_ln712_1084' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5350 [1/1] (1.52ns)   --->   "%add_ln712_1090 = add i15 %zext_ln42_24, i15 %zext_ln717_86"   --->   Operation 5350 'add' 'add_ln712_1090' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5351 [1/1] (1.52ns)   --->   "%add_ln712_1092 = add i15 %zext_ln717_107, i15 %zext_ln42_68"   --->   Operation 5351 'add' 'add_ln712_1092' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5352 [1/1] (0.00ns)   --->   "%zext_ln712_281 = zext i15 %add_ln712_1092"   --->   Operation 5352 'zext' 'zext_ln712_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5353 [1/1] (1.53ns)   --->   "%add_ln712_1093 = add i16 %zext_ln712_281, i16 %zext_ln717_94"   --->   Operation 5353 'add' 'add_ln712_1093' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5354 [1/1] (1.54ns)   --->   "%add_ln712_1095 = add i12 %zext_ln717_173, i12 %mult_V_620"   --->   Operation 5354 'add' 'add_ln712_1095' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5355 [1/1] (0.00ns)   --->   "%zext_ln712_282 = zext i12 %add_ln712_1095"   --->   Operation 5355 'zext' 'zext_ln712_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5356 [1/1] (1.54ns)   --->   "%add_ln712_1096 = add i13 %zext_ln712_282, i13 %zext_ln717_150"   --->   Operation 5356 'add' 'add_ln712_1096' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1097 = add i13 %zext_ln717_243, i13 %zext_ln717_251"   --->   Operation 5357 'add' 'add_ln712_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5358 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1098 = add i13 %add_ln712_1097, i13 %zext_ln717_222"   --->   Operation 5358 'add' 'add_ln712_1098' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5359 [1/1] (1.52ns)   --->   "%add_ln712_1101 = add i15 %zext_ln717_313, i15 %zext_ln717_367"   --->   Operation 5359 'add' 'add_ln712_1101' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5360 [1/1] (0.00ns)   --->   "%zext_ln712_286 = zext i15 %add_ln712_1101"   --->   Operation 5360 'zext' 'zext_ln712_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5361 [1/1] (1.53ns)   --->   "%add_ln712_1102 = add i16 %zext_ln712_286, i16 %zext_ln717_298"   --->   Operation 5361 'add' 'add_ln712_1102' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5362 [1/1] (1.54ns)   --->   "%add_ln712_1103 = add i13 %zext_ln717_461, i13 %zext_ln717_496"   --->   Operation 5362 'add' 'add_ln712_1103' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5363 [1/1] (0.00ns)   --->   "%zext_ln712_287 = zext i13 %add_ln712_1103"   --->   Operation 5363 'zext' 'zext_ln712_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5364 [1/1] (1.53ns)   --->   "%add_ln712_1104 = add i14 %zext_ln712_287, i14 %zext_ln717_394"   --->   Operation 5364 'add' 'add_ln712_1104' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5365 [1/1] (0.00ns)   --->   "%zext_ln712_290 = zext i10 %add_ln712_1108"   --->   Operation 5365 'zext' 'zext_ln712_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1109 = add i15 %zext_ln717_577, i15 576"   --->   Operation 5366 'add' 'add_ln712_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5367 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1110 = add i15 %add_ln712_1109, i15 %zext_ln712_290"   --->   Operation 5367 'add' 'add_ln712_1110' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5368 [1/1] (1.53ns)   --->   "%add_ln712_1115 = add i14 %sext_ln717_54, i14 %sext_ln717_58"   --->   Operation 5368 'add' 'add_ln712_1115' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1117 = add i13 %sext_ln1171_178, i13 %sext_ln717_155"   --->   Operation 5369 'add' 'add_ln712_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5370 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1118 = add i13 %add_ln712_1117, i13 %sext_ln717_88"   --->   Operation 5370 'add' 'add_ln712_1118' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5371 [1/1] (1.48ns)   --->   "%add_ln712_1120 = add i12 %sext_ln42_34, i12 %sext_ln717_193"   --->   Operation 5371 'add' 'add_ln712_1120' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5372 [1/1] (0.00ns)   --->   "%sext_ln712_321 = sext i12 %add_ln712_1120"   --->   Operation 5372 'sext' 'sext_ln712_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5373 [1/1] (1.54ns)   --->   "%add_ln712_1121 = add i13 %sext_ln712_321, i13 %sext_ln42_32"   --->   Operation 5373 'add' 'add_ln712_1121' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5374 [1/1] (1.54ns)   --->   "%add_ln712_1122 = add i13 %sext_ln717_231, i13 %sext_ln1171_248"   --->   Operation 5374 'add' 'add_ln712_1122' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5375 [1/1] (0.00ns)   --->   "%sext_ln712_323 = sext i13 %add_ln712_1122"   --->   Operation 5375 'sext' 'sext_ln712_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5376 [1/1] (0.00ns)   --->   "%sext_ln712_324 = sext i13 %add_ln712_1123"   --->   Operation 5376 'sext' 'sext_ln712_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5377 [1/1] (1.53ns)   --->   "%add_ln712_1124 = add i14 %sext_ln712_324, i14 %sext_ln712_323"   --->   Operation 5377 'add' 'add_ln712_1124' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5378 [1/1] (1.53ns)   --->   "%add_ln712_1127 = add i14 %sext_ln717_305, i14 %sext_ln1171_275"   --->   Operation 5378 'add' 'add_ln712_1127' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5379 [1/1] (0.00ns)   --->   "%sext_ln712_328 = sext i9 %add_ln712_1129"   --->   Operation 5379 'sext' 'sext_ln712_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1130 = add i12 %sext_ln42_79, i12 %sext_ln1171_324"   --->   Operation 5380 'add' 'add_ln712_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5381 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1131 = add i12 %add_ln712_1130, i12 %sext_ln712_328"   --->   Operation 5381 'add' 'add_ln712_1131' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1133 = add i14 %sext_ln717_438, i14 %sext_ln1171_359"   --->   Operation 5382 'add' 'add_ln712_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5383 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1134 = add i14 %add_ln712_1133, i14 %sext_ln1171_333"   --->   Operation 5383 'add' 'add_ln712_1134' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5384 [1/1] (1.54ns)   --->   "%add_ln712_1135 = add i13 %zext_ln717_15, i13 %zext_ln717_22"   --->   Operation 5384 'add' 'add_ln712_1135' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1141 = add i15 %zext_ln717_87, i15 %zext_ln42_42"   --->   Operation 5385 'add' 'add_ln712_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5386 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1142 = add i15 %add_ln712_1141, i15 %zext_ln42_23"   --->   Operation 5386 'add' 'add_ln712_1142' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5387 [1/1] (1.52ns)   --->   "%add_ln712_1143 = add i15 %zext_ln42_61, i15 %zext_ln717_132"   --->   Operation 5387 'add' 'add_ln712_1143' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5388 [1/1] (1.52ns)   --->   "%add_ln712_1144 = add i15 %zext_ln717_155, i15 %zext_ln717_184"   --->   Operation 5388 'add' 'add_ln712_1144' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1147 = add i15 %zext_ln42_110, i15 %zext_ln717_240"   --->   Operation 5389 'add' 'add_ln712_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5390 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1148 = add i15 %add_ln712_1147, i15 %zext_ln42_101"   --->   Operation 5390 'add' 'add_ln712_1148' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5391 [1/1] (1.54ns)   --->   "%add_ln712_1149 = add i12 %trunc_ln42_12, i12 %zext_ln717_299"   --->   Operation 5391 'add' 'add_ln712_1149' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5392 [1/1] (1.48ns)   --->   "%add_ln712_1154 = add i11 %zext_ln42_166, i11 %mult_V_1165"   --->   Operation 5392 'add' 'add_ln712_1154' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5393 [1/1] (0.00ns)   --->   "%zext_ln712_300 = zext i11 %add_ln712_1154"   --->   Operation 5393 'zext' 'zext_ln712_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5394 [1/1] (1.54ns)   --->   "%add_ln712_1155 = add i13 %zext_ln712_300, i13 %zext_ln717_331"   --->   Operation 5394 'add' 'add_ln712_1155' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5395 [1/1] (1.52ns)   --->   "%add_ln712_1156 = add i15 %zext_ln42_176, i15 %zext_ln717_439"   --->   Operation 5395 'add' 'add_ln712_1156' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5396 [1/1] (0.00ns)   --->   "%zext_ln712_302 = zext i15 %add_ln712_1156"   --->   Operation 5396 'zext' 'zext_ln712_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5397 [1/1] (1.52ns)   --->   "%add_ln712_1157 = add i15 %zext_ln42_213, i15 %zext_ln717_487"   --->   Operation 5397 'add' 'add_ln712_1157' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5398 [1/1] (0.00ns)   --->   "%zext_ln712_303 = zext i15 %add_ln712_1157"   --->   Operation 5398 'zext' 'zext_ln712_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5399 [1/1] (1.53ns)   --->   "%add_ln712_1158 = add i16 %zext_ln712_303, i16 %zext_ln712_302"   --->   Operation 5399 'add' 'add_ln712_1158' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1160 = add i15 %zext_ln717_506, i15 %zext_ln42_249"   --->   Operation 5400 'add' 'add_ln712_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5401 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1161 = add i15 %add_ln712_1160, i15 %zext_ln42_227"   --->   Operation 5401 'add' 'add_ln712_1161' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1162 = add i15 %zext_ln717_571, i15 128"   --->   Operation 5402 'add' 'add_ln712_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5403 [1/1] (0.00ns)   --->   "%zext_ln712_305 = zext i9 %add_ln712_1163"   --->   Operation 5403 'zext' 'zext_ln712_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5404 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1164 = add i15 %zext_ln712_305, i15 %add_ln712_1162"   --->   Operation 5404 'add' 'add_ln712_1164' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1169 = add i14 %sext_ln42_4, i14 %sext_ln1171_132"   --->   Operation 5405 'add' 'add_ln712_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5406 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1170 = add i14 %add_ln712_1169, i14 %sext_ln717_14"   --->   Operation 5406 'add' 'add_ln712_1170' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5407 [1/1] (1.41ns)   --->   "%add_ln712_1171 = add i11 %sext_ln717_90, i11 %sext_ln1171_160"   --->   Operation 5407 'add' 'add_ln712_1171' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5408 [1/1] (0.00ns)   --->   "%sext_ln712_333 = sext i11 %add_ln712_1171"   --->   Operation 5408 'sext' 'sext_ln712_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5409 [1/1] (1.54ns)   --->   "%add_ln712_1172 = add i13 %sext_ln712_333, i13 %sext_ln717_81"   --->   Operation 5409 'add' 'add_ln712_1172' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1174 = add i13 %sext_ln1171_174, i13 %sext_ln717_140"   --->   Operation 5410 'add' 'add_ln712_1174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5411 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1175 = add i13 %add_ln712_1174, i13 %sext_ln42_22"   --->   Operation 5411 'add' 'add_ln712_1175' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1176 = add i13 %sext_ln42_39, i13 %sext_ln1171_211"   --->   Operation 5412 'add' 'add_ln712_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5413 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1177 = add i13 %add_ln712_1176, i13 %sext_ln717_178"   --->   Operation 5413 'add' 'add_ln712_1177' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5414 [1/1] (1.53ns)   --->   "%add_ln712_1180 = add i14 %sext_ln1171_231, i14 %sext_ln717_261"   --->   Operation 5414 'add' 'add_ln712_1180' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1182 = add i13 %sext_ln1171_255, i13 %sext_ln1171_266"   --->   Operation 5415 'add' 'add_ln712_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5416 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1183 = add i13 %add_ln712_1182, i13 %sext_ln42_47"   --->   Operation 5416 'add' 'add_ln712_1183' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5417 [1/1] (0.00ns)   --->   "%sext_ln712_342 = sext i13 %add_ln712_1185"   --->   Operation 5417 'sext' 'sext_ln712_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5418 [1/1] (1.53ns)   --->   "%add_ln712_1186 = add i14 %sext_ln712_342, i14 %sext_ln1171_284"   --->   Operation 5418 'add' 'add_ln712_1186' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5419 [1/1] (1.54ns)   --->   "%add_ln712_1187 = add i13 %sext_ln42_89, i13 %sext_ln1171_350"   --->   Operation 5419 'add' 'add_ln712_1187' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5420 [1/1] (0.00ns)   --->   "%sext_ln712_344 = sext i13 %add_ln712_1187"   --->   Operation 5420 'sext' 'sext_ln712_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5421 [1/1] (1.54ns)   --->   "%add_ln712_1188 = add i13 %sext_ln1171_353, i13 %sext_ln717_458"   --->   Operation 5421 'add' 'add_ln712_1188' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5422 [1/1] (0.00ns)   --->   "%sext_ln712_345 = sext i13 %add_ln712_1188"   --->   Operation 5422 'sext' 'sext_ln712_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5423 [1/1] (1.53ns)   --->   "%add_ln712_1189 = add i14 %sext_ln712_345, i14 %sext_ln712_344"   --->   Operation 5423 'add' 'add_ln712_1189' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1193 = add i12 %zext_ln717_43, i12 %trunc_ln42_4"   --->   Operation 5424 'add' 'add_ln712_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5425 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1194 = add i12 %add_ln712_1193, i12 %zext_ln717_4"   --->   Operation 5425 'add' 'add_ln712_1194' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5426 [1/1] (1.48ns)   --->   "%add_ln712_1195 = add i12 %zext_ln717_85, i12 %zext_ln42_62"   --->   Operation 5426 'add' 'add_ln712_1195' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5427 [1/1] (0.00ns)   --->   "%zext_ln712_308 = zext i12 %add_ln712_1195"   --->   Operation 5427 'zext' 'zext_ln712_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5428 [1/1] (1.54ns)   --->   "%add_ln712_1196 = add i13 %zext_ln712_308, i13 %zext_ln42_29"   --->   Operation 5428 'add' 'add_ln712_1196' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5429 [1/1] (1.54ns)   --->   "%add_ln712_1198 = add i12 %zext_ln717_170, i12 %mult_V_660"   --->   Operation 5429 'add' 'add_ln712_1198' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5430 [1/1] (0.00ns)   --->   "%zext_ln712_311 = zext i12 %add_ln712_1198"   --->   Operation 5430 'zext' 'zext_ln712_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5431 [1/1] (1.52ns)   --->   "%add_ln712_1199 = add i15 %zext_ln712_311, i15 %zext_ln717_145"   --->   Operation 5431 'add' 'add_ln712_1199' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1200 = add i15 %zext_ln42_105, i15 %zext_ln717_221"   --->   Operation 5432 'add' 'add_ln712_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5433 [1/1] (0.00ns)   --->   "%zext_ln712_313 = zext i11 %add_ln712_1201"   --->   Operation 5433 'zext' 'zext_ln712_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5434 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1202 = add i15 %zext_ln712_313, i15 %add_ln712_1200"   --->   Operation 5434 'add' 'add_ln712_1202' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5435 [1/1] (0.00ns)   --->   "%zext_ln712_315 = zext i12 %add_ln712_1205"   --->   Operation 5435 'zext' 'zext_ln712_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5436 [1/1] (1.52ns)   --->   "%add_ln712_1206 = add i15 %zext_ln712_315, i15 %zext_ln717_276"   --->   Operation 5436 'add' 'add_ln712_1206' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1207 = add i15 %zext_ln42_194, i15 %zext_ln717_437"   --->   Operation 5437 'add' 'add_ln712_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5438 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1208 = add i15 %add_ln712_1207, i15 %zext_ln42_179"   --->   Operation 5438 'add' 'add_ln712_1208' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1210 = add i13 %zext_ln717_469, i13 %zext_ln42_231"   --->   Operation 5439 'add' 'add_ln712_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5440 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1211 = add i13 %add_ln712_1210, i13 %zext_ln42_211"   --->   Operation 5440 'add' 'add_ln712_1211' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1212 = add i12 %zext_ln717_529, i12 %zext_ln1171_425"   --->   Operation 5441 'add' 'add_ln712_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5442 [1/1] (0.00ns)   --->   "%zext_ln712_319 = zext i10 %add_ln712_1213"   --->   Operation 5442 'zext' 'zext_ln712_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5443 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1214 = add i12 %zext_ln712_319, i12 %add_ln712_1212"   --->   Operation 5443 'add' 'add_ln712_1214' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1219 = add i14 %sext_ln717_51, i14 %sext_ln717_97"   --->   Operation 5444 'add' 'add_ln712_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5445 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1220 = add i14 %add_ln712_1219, i14 %sext_ln717_28"   --->   Operation 5445 'add' 'add_ln712_1220' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1221 = add i14 %sext_ln42_24, i14 %sext_ln1171_181"   --->   Operation 5446 'add' 'add_ln712_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5447 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1222 = add i14 %add_ln712_1221, i14 %sext_ln1171_161"   --->   Operation 5447 'add' 'add_ln712_1222' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5448 [1/1] (0.00ns)   --->   "%sext_ln712_351 = sext i12 %add_ln712_1224"   --->   Operation 5448 'sext' 'sext_ln712_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5449 [1/1] (1.54ns)   --->   "%add_ln712_1225 = add i13 %sext_ln712_351, i13 %sext_ln42_35"   --->   Operation 5449 'add' 'add_ln712_1225' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5450 [1/1] (1.53ns)   --->   "%add_ln712_1226 = add i14 %sext_ln1171_232, i14 %sext_ln717_267"   --->   Operation 5450 'add' 'add_ln712_1226' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln712_355 = sext i11 %add_ln712_1230"   --->   Operation 5451 'sext' 'sext_ln712_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5452 [1/1] (1.54ns)   --->   "%add_ln712_1231 = add i13 %sext_ln712_355, i13 %sext_ln42_59"   --->   Operation 5452 'add' 'add_ln712_1231' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5453 [1/1] (0.00ns)   --->   "%sext_ln712_356 = sext i13 %add_ln712_1231"   --->   Operation 5453 'sext' 'sext_ln712_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5454 [1/1] (0.00ns)   --->   "%sext_ln712_357 = sext i12 %add_ln712_1232"   --->   Operation 5454 'sext' 'sext_ln712_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5455 [1/1] (1.54ns)   --->   "%add_ln712_1233 = add i13 %sext_ln712_357, i13 %sext_ln717_328"   --->   Operation 5455 'add' 'add_ln712_1233' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5456 [1/1] (0.00ns)   --->   "%sext_ln712_358 = sext i13 %add_ln712_1233"   --->   Operation 5456 'sext' 'sext_ln712_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5457 [1/1] (1.53ns)   --->   "%add_ln712_1234 = add i14 %sext_ln712_358, i14 %sext_ln712_356"   --->   Operation 5457 'add' 'add_ln712_1234' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1235 = add i13 %sext_ln717_459, i13 %zext_ln42_11"   --->   Operation 5458 'add' 'add_ln712_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5459 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1236 = add i13 %add_ln712_1235, i13 %sext_ln717_449"   --->   Operation 5459 'add' 'add_ln712_1236' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5460 [1/1] (0.00ns)   --->   "%zext_ln712_322 = zext i11 %add_ln712_1237"   --->   Operation 5460 'zext' 'zext_ln712_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1238 = add i15 %zext_ln717_88, i15 %zext_ln42_45"   --->   Operation 5461 'add' 'add_ln712_1238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5462 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1239 = add i15 %add_ln712_1238, i15 %zext_ln712_322"   --->   Operation 5462 'add' 'add_ln712_1239' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1243 = add i15 %zext_ln42_71, i15 %zext_ln717_194"   --->   Operation 5463 'add' 'add_ln712_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5464 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1244 = add i15 %add_ln712_1243, i15 %zext_ln42_58"   --->   Operation 5464 'add' 'add_ln712_1244' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1245 = add i15 %zext_ln42_120, i15 %zext_ln717_314"   --->   Operation 5465 'add' 'add_ln712_1245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5466 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1246 = add i15 %add_ln712_1245, i15 %zext_ln42_104"   --->   Operation 5466 'add' 'add_ln712_1246' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1248 = add i15 %zext_ln42_182, i15 %zext_ln717_395"   --->   Operation 5467 'add' 'add_ln712_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5468 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1249 = add i15 %add_ln712_1248, i15 %zext_ln42_157"   --->   Operation 5468 'add' 'add_ln712_1249' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1250 = add i15 %zext_ln717_445, i15 %zext_ln42_214"   --->   Operation 5469 'add' 'add_ln712_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5470 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1251 = add i15 %add_ln712_1250, i15 %zext_ln42_206"   --->   Operation 5470 'add' 'add_ln712_1251' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1254 = add i15 %zext_ln42_219, i15 %zext_ln717_482"   --->   Operation 5471 'add' 'add_ln712_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5472 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1255 = add i15 %add_ln712_1254, i15 %zext_ln42_217"   --->   Operation 5472 'add' 'add_ln712_1255' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1256 = add i15 %zext_ln42_232, i15 %zext_ln717_531"   --->   Operation 5473 'add' 'add_ln712_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5474 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1257 = add i15 %add_ln712_1256, i15 %zext_ln42_223"   --->   Operation 5474 'add' 'add_ln712_1257' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1259 = add i12 %trunc_ln42_41, i12 384"   --->   Operation 5475 'add' 'add_ln712_1259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5476 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1260 = add i12 %add_ln712_1259, i12 %zext_ln717_543"   --->   Operation 5476 'add' 'add_ln712_1260' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5477 [1/1] (1.30ns)   --->   "%add_ln712_1261 = add i9 %zext_ln1171_44, i9 %zext_ln1171_132"   --->   Operation 5477 'add' 'add_ln712_1261' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5478 [1/1] (0.00ns)   --->   "%zext_ln712_331 = zext i9 %add_ln712_1261"   --->   Operation 5478 'zext' 'zext_ln712_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5479 [1/1] (1.30ns)   --->   "%add_ln712_1262 = add i9 %zext_ln1171_190, i9 %zext_ln1171_288"   --->   Operation 5479 'add' 'add_ln712_1262' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5480 [1/1] (0.00ns)   --->   "%zext_ln712_332 = zext i9 %add_ln712_1262"   --->   Operation 5480 'zext' 'zext_ln712_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5481 [1/1] (1.36ns)   --->   "%add_ln712_1263 = add i10 %zext_ln712_332, i10 %zext_ln712_331"   --->   Operation 5481 'add' 'add_ln712_1263' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1268 = add i13 %sext_ln1171_125, i13 %sext_ln1171_126"   --->   Operation 5482 'add' 'add_ln712_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5483 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1269 = add i13 %add_ln712_1268, i13 %sext_ln717_8"   --->   Operation 5483 'add' 'add_ln712_1269' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5484 [1/1] (1.54ns)   --->   "%add_ln712_1270 = add i13 %sext_ln1171_155, i13 %sext_ln1171_189"   --->   Operation 5484 'add' 'add_ln712_1270' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5485 [1/1] (0.00ns)   --->   "%sext_ln712_362 = sext i13 %add_ln712_1270"   --->   Operation 5485 'sext' 'sext_ln712_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5486 [1/1] (1.53ns)   --->   "%add_ln712_1271 = add i14 %sext_ln712_362, i14 %sext_ln1171_134"   --->   Operation 5486 'add' 'add_ln712_1271' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1273 = add i14 %sext_ln42_38, i14 %sext_ln717_212"   --->   Operation 5487 'add' 'add_ln712_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5488 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1274 = add i14 %add_ln712_1273, i14 %sext_ln42_33"   --->   Operation 5488 'add' 'add_ln712_1274' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1275 = add i13 %sext_ln1171_221, i13 %sext_ln717_243"   --->   Operation 5489 'add' 'add_ln712_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5490 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1276 = add i13 %add_ln712_1275, i13 %sext_ln1171_213"   --->   Operation 5490 'add' 'add_ln712_1276' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5491 [1/1] (1.53ns)   --->   "%add_ln712_1279 = add i14 %sext_ln42_51, i14 %sext_ln717_291"   --->   Operation 5491 'add' 'add_ln712_1279' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5492 [1/1] (1.48ns)   --->   "%add_ln712_1281 = add i12 %sext_ln1171_270, i12 %sext_ln42_67"   --->   Operation 5492 'add' 'add_ln712_1281' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5493 [1/1] (0.00ns)   --->   "%sext_ln712_368 = sext i12 %add_ln712_1281"   --->   Operation 5493 'sext' 'sext_ln712_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5494 [1/1] (1.54ns)   --->   "%add_ln712_1282 = add i13 %sext_ln712_368, i13 %sext_ln717_299"   --->   Operation 5494 'add' 'add_ln712_1282' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1284 = add i14 %sext_ln1171_294, i14 %sext_ln717_346"   --->   Operation 5495 'add' 'add_ln712_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5496 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1285 = add i14 %add_ln712_1284, i14 %sext_ln717_311"   --->   Operation 5496 'add' 'add_ln712_1285' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5497 [1/1] (1.54ns)   --->   "%add_ln712_1286 = add i13 %sext_ln1171_351, i13 %zext_ln42_261"   --->   Operation 5497 'add' 'add_ln712_1286' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5498 [1/1] (0.00ns)   --->   "%sext_ln712_372 = sext i13 %add_ln712_1286"   --->   Operation 5498 'sext' 'sext_ln712_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5499 [1/1] (1.53ns)   --->   "%add_ln712_1287 = add i14 %sext_ln712_372, i14 %sext_ln1171_305"   --->   Operation 5499 'add' 'add_ln712_1287' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5500 [1/1] (1.52ns)   --->   "%add_ln712_1291 = add i15 %zext_ln42_37, i15 %zext_ln717_96"   --->   Operation 5500 'add' 'add_ln712_1291' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1293 = add i15 %zext_ln717_115, i15 %zext_ln42_63"   --->   Operation 5501 'add' 'add_ln712_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5502 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1294 = add i15 %add_ln712_1293, i15 %zext_ln42_50"   --->   Operation 5502 'add' 'add_ln712_1294' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5503 [1/1] (1.52ns)   --->   "%add_ln712_1296 = add i15 %zext_ln717_157, i15 %zext_ln42_93"   --->   Operation 5503 'add' 'add_ln712_1296' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5504 [1/1] (0.00ns)   --->   "%zext_ln712_338 = zext i15 %add_ln712_1298"   --->   Operation 5504 'zext' 'zext_ln712_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5505 [1/1] (1.53ns)   --->   "%add_ln712_1299 = add i16 %zext_ln712_338, i16 %zext_ln717_195"   --->   Operation 5505 'add' 'add_ln712_1299' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5506 [1/1] (1.52ns)   --->   "%add_ln712_1302 = add i15 %zext_ln717_356, i15 %zext_ln717_364"   --->   Operation 5506 'add' 'add_ln712_1302' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5507 [1/1] (0.00ns)   --->   "%zext_ln712_339 = zext i15 %add_ln712_1302"   --->   Operation 5507 'zext' 'zext_ln712_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5508 [1/1] (1.53ns)   --->   "%add_ln712_1303 = add i16 %zext_ln712_339, i16 %zext_ln717_308"   --->   Operation 5508 'add' 'add_ln712_1303' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5509 [1/1] (1.48ns)   --->   "%add_ln712_1304 = add i12 %zext_ln717_497, i12 %zext_ln717_517"   --->   Operation 5509 'add' 'add_ln712_1304' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5510 [1/1] (0.00ns)   --->   "%zext_ln712_340 = zext i12 %add_ln712_1304"   --->   Operation 5510 'zext' 'zext_ln712_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5511 [1/1] (1.52ns)   --->   "%add_ln712_1305 = add i15 %zext_ln712_340, i15 %zext_ln717_494"   --->   Operation 5511 'add' 'add_ln712_1305' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5512 [1/1] (1.48ns)   --->   "%add_ln712_1307 = add i11 %zext_ln42_245, i11 %trunc_ln42_37"   --->   Operation 5512 'add' 'add_ln712_1307' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5513 [1/1] (0.00ns)   --->   "%zext_ln712_342 = zext i11 %add_ln712_1307"   --->   Operation 5513 'zext' 'zext_ln712_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5514 [1/1] (1.48ns)   --->   "%add_ln712_1308 = add i12 %zext_ln712_342, i12 %zext_ln42_241"   --->   Operation 5514 'add' 'add_ln712_1308' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5515 [1/1] (1.48ns)   --->   "%add_ln712_1309 = add i11 %trunc_ln42_46, i11 192"   --->   Operation 5515 'add' 'add_ln712_1309' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1315 = add i14 %sext_ln42_18, i14 %sext_ln1171_147"   --->   Operation 5516 'add' 'add_ln712_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5517 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1316 = add i14 %add_ln712_1315, i14 %sext_ln717_41"   --->   Operation 5517 'add' 'add_ln712_1316' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5518 [1/1] (1.54ns)   --->   "%add_ln712_1317 = add i13 %sext_ln1171_155, i13 %sext_ln717_120"   --->   Operation 5518 'add' 'add_ln712_1317' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5519 [1/1] (0.00ns)   --->   "%sext_ln712_376 = sext i13 %add_ln712_1317"   --->   Operation 5519 'sext' 'sext_ln712_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5520 [1/1] (1.54ns)   --->   "%add_ln712_1318 = add i13 %sext_ln42_27, i13 %sext_ln717_156"   --->   Operation 5520 'add' 'add_ln712_1318' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5521 [1/1] (0.00ns)   --->   "%sext_ln712_377 = sext i13 %add_ln712_1318"   --->   Operation 5521 'sext' 'sext_ln712_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5522 [1/1] (1.53ns)   --->   "%add_ln712_1319 = add i14 %sext_ln712_377, i14 %sext_ln712_376"   --->   Operation 5522 'add' 'add_ln712_1319' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1321 = add i13 %sext_ln717_188, i13 %sext_ln1171_222"   --->   Operation 5523 'add' 'add_ln712_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5524 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1322 = add i13 %add_ln712_1321, i13 %sext_ln1171_197"   --->   Operation 5524 'add' 'add_ln712_1322' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5525 [1/1] (1.54ns)   --->   "%add_ln712_1323 = add i13 %sext_ln42_45, i13 %sext_ln42_56"   --->   Operation 5525 'add' 'add_ln712_1323' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5526 [1/1] (0.00ns)   --->   "%sext_ln712_381 = sext i13 %add_ln712_1323"   --->   Operation 5526 'sext' 'sext_ln712_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5527 [1/1] (1.54ns)   --->   "%add_ln712_1324 = add i13 %sext_ln1171_258, i13 %sext_ln1171_260"   --->   Operation 5527 'add' 'add_ln712_1324' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5528 [1/1] (0.00ns)   --->   "%sext_ln712_382 = sext i13 %add_ln712_1324"   --->   Operation 5528 'sext' 'sext_ln712_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5529 [1/1] (1.53ns)   --->   "%add_ln712_1325 = add i14 %sext_ln712_382, i14 %sext_ln712_381"   --->   Operation 5529 'add' 'add_ln712_1325' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5530 [1/1] (0.00ns)   --->   "%sext_ln712_385 = sext i10 %add_ln712_1328"   --->   Operation 5530 'sext' 'sext_ln712_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5531 [1/1] (1.53ns)   --->   "%add_ln712_1329 = add i14 %sext_ln712_385, i14 %sext_ln1171_271"   --->   Operation 5531 'add' 'add_ln712_1329' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5532 [1/1] (1.53ns)   --->   "%add_ln712_1330 = add i14 %sext_ln717_364, i14 %sext_ln1171_314"   --->   Operation 5532 'add' 'add_ln712_1330' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5533 [1/1] (1.54ns)   --->   "%add_ln712_1331 = add i13 %sext_ln1171_318, i13 %sext_ln717_392"   --->   Operation 5533 'add' 'add_ln712_1331' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5534 [1/1] (1.54ns)   --->   "%add_ln712_1334 = add i13 %sext_ln1171_325, i13 %sext_ln1171_327"   --->   Operation 5534 'add' 'add_ln712_1334' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5535 [1/1] (1.52ns)   --->   "%add_ln712_1337 = add i15 %zext_ln42_6, i15 %zext_ln717_23"   --->   Operation 5535 'add' 'add_ln712_1337' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5536 [1/1] (0.00ns)   --->   "%zext_ln712_346 = zext i15 %add_ln712_1337"   --->   Operation 5536 'zext' 'zext_ln712_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5537 [1/1] (1.52ns)   --->   "%add_ln712_1338 = add i15 %zext_ln717_37, i15 %zext_ln717_62"   --->   Operation 5537 'add' 'add_ln712_1338' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5538 [1/1] (0.00ns)   --->   "%zext_ln712_347 = zext i15 %add_ln712_1338"   --->   Operation 5538 'zext' 'zext_ln712_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5539 [1/1] (1.53ns)   --->   "%add_ln712_1339 = add i16 %zext_ln712_347, i16 %zext_ln712_346"   --->   Operation 5539 'add' 'add_ln712_1339' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5540 [1/1] (1.54ns)   --->   "%add_ln712_1343 = add i13 %zext_ln42_46, i13 %zext_ln717_116"   --->   Operation 5540 'add' 'add_ln712_1343' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5541 [1/1] (0.00ns)   --->   "%zext_ln712_348 = zext i13 %add_ln712_1343"   --->   Operation 5541 'zext' 'zext_ln712_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5542 [1/1] (1.52ns)   --->   "%add_ln712_1344 = add i15 %zext_ln712_348, i15 %zext_ln717_89"   --->   Operation 5542 'add' 'add_ln712_1344' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5543 [1/1] (1.52ns)   --->   "%add_ln712_1345 = add i15 %zext_ln42_63, i15 %zext_ln717_145"   --->   Operation 5543 'add' 'add_ln712_1345' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5544 [1/1] (1.52ns)   --->   "%add_ln712_1346 = add i15 %zext_ln717_164, i15 %zext_ln42_91"   --->   Operation 5544 'add' 'add_ln712_1346' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1349 = add i15 %zext_ln717_263, i15 %zext_ln42_135"   --->   Operation 5545 'add' 'add_ln712_1349' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5546 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1350 = add i15 %add_ln712_1349, i15 %zext_ln42_94"   --->   Operation 5546 'add' 'add_ln712_1350' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5547 [1/1] (1.54ns)   --->   "%add_ln712_1351 = add i12 %zext_ln42_138, i12 %trunc_ln42_16"   --->   Operation 5547 'add' 'add_ln712_1351' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5548 [1/1] (1.52ns)   --->   "%add_ln712_1352 = add i15 %zext_ln717_332, i15 %zext_ln717_342"   --->   Operation 5548 'add' 'add_ln712_1352' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5549 [1/1] (0.00ns)   --->   "%zext_ln712_357 = zext i12 %add_ln712_1358"   --->   Operation 5549 'zext' 'zext_ln712_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5550 [1/1] (0.00ns)   --->   "%zext_ln712_358 = zext i15 %add_ln712_1359"   --->   Operation 5550 'zext' 'zext_ln712_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5551 [1/1] (1.53ns)   --->   "%add_ln712_1360 = add i16 %zext_ln712_358, i16 %zext_ln712_357"   --->   Operation 5551 'add' 'add_ln712_1360' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5552 [1/1] (1.48ns)   --->   "%add_ln712_1362 = add i12 %zext_ln717_455, i12 %zext_ln717_507"   --->   Operation 5552 'add' 'add_ln712_1362' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1365 = add i15 %zext_ln717_553, i15 %zext_ln42_257"   --->   Operation 5553 'add' 'add_ln712_1365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5554 [1/1] (0.00ns)   --->   "%zext_ln712_361 = zext i9 %add_ln712_1366"   --->   Operation 5554 'zext' 'zext_ln712_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5555 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1367 = add i15 %zext_ln712_361, i15 %add_ln712_1365"   --->   Operation 5555 'add' 'add_ln712_1367' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5556 [1/1] (1.54ns)   --->   "%add_ln712_1372 = add i13 %sext_ln1171_113, i13 %sext_ln1171_144"   --->   Operation 5556 'add' 'add_ln712_1372' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1374 = add i13 %sext_ln1171_162, i13 %sext_ln1171_175"   --->   Operation 5557 'add' 'add_ln712_1374' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5558 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1375 = add i13 %add_ln712_1374, i13 %sext_ln717_99"   --->   Operation 5558 'add' 'add_ln712_1375' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5559 [1/1] (1.53ns)   --->   "%add_ln712_1377 = add i14 %sext_ln1171_200, i14 %sext_ln1171_205"   --->   Operation 5559 'add' 'add_ln712_1377' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5560 [1/1] (0.00ns)   --->   "%sext_ln712_395 = sext i12 %add_ln712_1379"   --->   Operation 5560 'sext' 'sext_ln712_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1380 = add i13 %sext_ln717_243, i13 %sext_ln717_250"   --->   Operation 5561 'add' 'add_ln712_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5562 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1381 = add i13 %add_ln712_1380, i13 %sext_ln712_395"   --->   Operation 5562 'add' 'add_ln712_1381' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1386 = add i14 %sext_ln1171_262, i14 %sext_ln1171_272"   --->   Operation 5563 'add' 'add_ln712_1386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5564 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1387 = add i14 %add_ln712_1386, i14 %sext_ln717_292"   --->   Operation 5564 'add' 'add_ln712_1387' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5565 [1/1] (0.00ns)   --->   "%sext_ln712_401 = sext i12 %add_ln712_1389"   --->   Operation 5565 'sext' 'sext_ln712_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5566 [1/1] (1.54ns)   --->   "%add_ln712_1390 = add i13 %sext_ln712_401, i13 %sext_ln717_321"   --->   Operation 5566 'add' 'add_ln712_1390' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5567 [1/1] (1.54ns)   --->   "%add_ln712_1391 = add i13 %sext_ln717_387, i13 %sext_ln717_389"   --->   Operation 5567 'add' 'add_ln712_1391' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5568 [1/1] (1.53ns)   --->   "%add_ln712_1392 = add i14 %sext_ln717_405, i14 %sext_ln1171_335"   --->   Operation 5568 'add' 'add_ln712_1392' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1397 = add i14 %sext_ln1171_355, i14 %zext_ln717_49"   --->   Operation 5569 'add' 'add_ln712_1397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5570 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1398 = add i14 %add_ln712_1397, i14 %sext_ln1171_348"   --->   Operation 5570 'add' 'add_ln712_1398' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1399 = add i15 %zext_ln42_32, i15 %zext_ln717_69"   --->   Operation 5571 'add' 'add_ln712_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5572 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1400 = add i15 %add_ln712_1399, i15 %zext_ln42_24"   --->   Operation 5572 'add' 'add_ln712_1400' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5573 [1/1] (1.52ns)   --->   "%add_ln712_1402 = add i15 %zext_ln717_147, i15 %zext_ln717_157"   --->   Operation 5573 'add' 'add_ln712_1402' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5574 [1/1] (1.54ns)   --->   "%add_ln712_1404 = add i13 %zext_ln42_84, i13 %zext_ln717_196"   --->   Operation 5574 'add' 'add_ln712_1404' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5575 [1/1] (0.00ns)   --->   "%zext_ln712_365 = zext i13 %add_ln712_1404"   --->   Operation 5575 'zext' 'zext_ln712_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5576 [1/1] (0.00ns)   --->   "%zext_ln712_366 = zext i15 %add_ln712_1405"   --->   Operation 5576 'zext' 'zext_ln712_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5577 [1/1] (1.53ns)   --->   "%add_ln712_1406 = add i16 %zext_ln712_366, i16 %zext_ln712_365"   --->   Operation 5577 'add' 'add_ln712_1406' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5578 [1/1] (0.00ns)   --->   "%zext_ln712_367 = zext i12 %add_ln712_1409"   --->   Operation 5578 'zext' 'zext_ln712_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5579 [1/1] (1.52ns)   --->   "%add_ln712_1410 = add i15 %zext_ln712_367, i15 %zext_ln717_284"   --->   Operation 5579 'add' 'add_ln712_1410' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5580 [1/1] (0.00ns)   --->   "%zext_ln712_369 = zext i15 %add_ln712_1411"   --->   Operation 5580 'zext' 'zext_ln712_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5581 [1/1] (1.53ns)   --->   "%add_ln712_1412 = add i16 %zext_ln712_369, i16 %zext_ln717_354"   --->   Operation 5581 'add' 'add_ln712_1412' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5582 [1/1] (1.54ns)   --->   "%add_ln712_1414 = add i12 %mult_V_1826, i12 %zext_ln717_543"   --->   Operation 5582 'add' 'add_ln712_1414' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1416 = add i12 %trunc_ln42_43, i12 %zext_ln1171_28"   --->   Operation 5583 'add' 'add_ln712_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5584 [1/1] (0.00ns)   --->   "%zext_ln712_371 = zext i9 %add_ln712_1417"   --->   Operation 5584 'zext' 'zext_ln712_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5585 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1418 = add i12 %zext_ln712_371, i12 %add_ln712_1416"   --->   Operation 5585 'add' 'add_ln712_1418' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1423 = add i13 %sext_ln717_15, i13 %sext_ln1171_138"   --->   Operation 5586 'add' 'add_ln712_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5587 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1424 = add i13 %add_ln712_1423, i13 %sext_ln1171_115"   --->   Operation 5587 'add' 'add_ln712_1424' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5588 [1/1] (1.54ns)   --->   "%add_ln712_1425 = add i13 %sext_ln1171_156, i13 %sext_ln1171_169"   --->   Operation 5588 'add' 'add_ln712_1425' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1428 = add i13 %sext_ln1171_187, i13 %sext_ln1171_188"   --->   Operation 5589 'add' 'add_ln712_1428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5590 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1429 = add i13 %add_ln712_1428, i13 %sext_ln42_28"   --->   Operation 5590 'add' 'add_ln712_1429' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5591 [1/1] (1.54ns)   --->   "%add_ln712_1430 = add i13 %sext_ln717_179, i13 %sext_ln1171_214"   --->   Operation 5591 'add' 'add_ln712_1430' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5592 [1/1] (1.48ns)   --->   "%add_ln712_1434 = add i12 %sext_ln42_54, i12 %sext_ln1171_259"   --->   Operation 5592 'add' 'add_ln712_1434' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1436 = add i12 %sext_ln1171_287, i12 %sext_ln717_330"   --->   Operation 5593 'add' 'add_ln712_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5594 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1437 = add i12 %add_ln712_1436, i12 %sext_ln1171_278"   --->   Operation 5594 'add' 'add_ln712_1437' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1439 = add i13 %sext_ln1171_322, i13 %sext_ln1171_330"   --->   Operation 5595 'add' 'add_ln712_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5596 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1440 = add i13 %add_ln712_1439, i13 %sext_ln717_392"   --->   Operation 5596 'add' 'add_ln712_1440' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5597 [1/1] (1.54ns)   --->   "%add_ln712_1442 = add i13 %sext_ln717_435, i13 %sext_ln1171_354"   --->   Operation 5597 'add' 'add_ln712_1442' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1447 = add i15 %zext_ln42_12, i15 %zext_ln717_45"   --->   Operation 5598 'add' 'add_ln712_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5599 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1448 = add i15 %add_ln712_1447, i15 %zext_ln42_1"   --->   Operation 5599 'add' 'add_ln712_1448' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1449 = add i15 %zext_ln42_31, i15 %zext_ln717_73"   --->   Operation 5600 'add' 'add_ln712_1449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5601 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1450 = add i15 %add_ln712_1449, i15 %zext_ln42_21"   --->   Operation 5601 'add' 'add_ln712_1450' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5602 [1/1] (1.54ns)   --->   "%add_ln712_1452 = add i12 %trunc_ln42_7, i12 %zext_ln42_116"   --->   Operation 5602 'add' 'add_ln712_1452' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5603 [1/1] (0.00ns)   --->   "%zext_ln712_376 = zext i12 %add_ln712_1452"   --->   Operation 5603 'zext' 'zext_ln712_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5604 [1/1] (1.54ns)   --->   "%add_ln712_1453 = add i13 %zext_ln712_376, i13 %zext_ln42_54"   --->   Operation 5604 'add' 'add_ln712_1453' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5605 [1/1] (1.52ns)   --->   "%add_ln712_1455 = add i15 %zext_ln42_147, i15 %zext_ln717_315"   --->   Operation 5605 'add' 'add_ln712_1455' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5606 [1/1] (0.00ns)   --->   "%zext_ln712_380 = zext i15 %add_ln712_1459"   --->   Operation 5606 'zext' 'zext_ln712_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5607 [1/1] (1.53ns)   --->   "%add_ln712_1460 = add i16 %zext_ln712_380, i16 %zext_ln717_343"   --->   Operation 5607 'add' 'add_ln712_1460' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5608 [1/1] (0.00ns)   --->   "%zext_ln712_381 = zext i12 %add_ln712_1461"   --->   Operation 5608 'zext' 'zext_ln712_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5609 [1/1] (1.52ns)   --->   "%add_ln712_1462 = add i15 %zext_ln712_381, i15 %zext_ln717_448"   --->   Operation 5609 'add' 'add_ln712_1462' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1465 = add i15 %add_ln712_1464, i15 %zext_ln42_225"   --->   Operation 5610 'add' 'add_ln712_1465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5611 [1/1] (0.00ns)   --->   "%zext_ln712_385 = zext i10 %add_ln712_1468"   --->   Operation 5611 'zext' 'zext_ln712_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5612 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1469 = add i15 %zext_ln712_385, i15 %add_ln712_1465"   --->   Operation 5612 'add' 'add_ln712_1469' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.18>
ST_3 : Operation 5613 [1/1] (0.00ns)   --->   "%sext_ln717_7 = sext i11 %trunc_ln717_150"   --->   Operation 5613 'sext' 'sext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5614 [1/1] (0.00ns)   --->   "%sext_ln717_9 = sext i12 %trunc_ln717_155"   --->   Operation 5614 'sext' 'sext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5615 [1/1] (0.00ns)   --->   "%zext_ln717_10 = zext i14 %sext_ln717_9"   --->   Operation 5615 'zext' 'zext_ln717_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5616 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i12 %trunc_ln717_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5616 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5617 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i7 %mult_V_37"   --->   Operation 5617 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5618 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i12 %trunc_ln717_159"   --->   Operation 5618 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5619 [1/1] (0.00ns)   --->   "%sext_ln717_16 = sext i12 %trunc_ln717_167"   --->   Operation 5619 'sext' 'sext_ln717_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5620 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i12 %mult_V_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5620 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5621 [1/1] (0.00ns)   --->   "%zext_ln717_29 = zext i14 %sext_ln717_24"   --->   Operation 5621 'zext' 'zext_ln717_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5622 [1/1] (0.00ns)   --->   "%sext_ln717_27 = sext i12 %trunc_ln717_188"   --->   Operation 5622 'sext' 'sext_ln717_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5623 [1/1] (0.00ns)   --->   "%zext_ln717_36 = zext i14 %sext_ln717_27"   --->   Operation 5623 'zext' 'zext_ln717_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5624 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i10 %trunc_ln717_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5624 'sext' 'sext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5625 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i10 %trunc_ln717_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5625 'sext' 'sext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5626 [1/1] (0.00ns)   --->   "%sext_ln717_34 = sext i11 %trunc_ln717_197"   --->   Operation 5626 'sext' 'sext_ln717_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5627 [1/1] (0.00ns)   --->   "%zext_ln717_44 = zext i14 %sext_ln717_34"   --->   Operation 5627 'zext' 'zext_ln717_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5628 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i10 %mult_V_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5628 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5629 [1/1] (0.00ns)   --->   "%sext_ln717_43 = sext i12 %trunc_ln717_213"   --->   Operation 5629 'sext' 'sext_ln717_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5630 [1/1] (0.00ns)   --->   "%zext_ln717_51 = zext i14 %sext_ln717_43"   --->   Operation 5630 'zext' 'zext_ln717_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5631 [1/1] (0.00ns)   --->   "%zext_ln717_55 = zext i14 %sext_ln717_44"   --->   Operation 5631 'zext' 'zext_ln717_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5632 [1/1] (0.00ns)   --->   "%zext_ln717_66 = zext i9 %mult_V_241"   --->   Operation 5632 'zext' 'zext_ln717_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5633 [1/1] (0.00ns)   --->   "%sext_ln717_56 = sext i12 %trunc_ln717_230"   --->   Operation 5633 'sext' 'sext_ln717_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5634 [1/1] (0.00ns)   --->   "%zext_ln717_70 = zext i14 %sext_ln717_57"   --->   Operation 5634 'zext' 'zext_ln717_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5635 [1/1] (0.00ns)   --->   "%zext_ln42_33 = zext i11 %mult_V_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5635 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5636 [1/1] (0.00ns)   --->   "%sext_ln717_62 = sext i11 %trunc_ln717_237"   --->   Operation 5636 'sext' 'sext_ln717_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5637 [1/1] (0.00ns)   --->   "%zext_ln717_74 = zext i14 %sext_ln717_62"   --->   Operation 5637 'zext' 'zext_ln717_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5638 [1/1] (0.00ns)   --->   "%sext_ln717_63 = sext i12 %trunc_ln717_238"   --->   Operation 5638 'sext' 'sext_ln717_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5639 [1/1] (0.00ns)   --->   "%sext_ln717_70 = sext i13 %trunc_ln717_247"   --->   Operation 5639 'sext' 'sext_ln717_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5640 [1/1] (0.00ns)   --->   "%zext_ln717_84 = zext i14 %sext_ln717_70"   --->   Operation 5640 'zext' 'zext_ln717_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5641 [1/1] (0.00ns)   --->   "%sext_ln717_77 = sext i14 %trunc_ln717_255"   --->   Operation 5641 'sext' 'sext_ln717_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5642 [1/1] (0.00ns)   --->   "%sext_ln717_84 = sext i9 %trunc_ln717_266"   --->   Operation 5642 'sext' 'sext_ln717_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5643 [1/1] (0.00ns)   --->   "%zext_ln42_47 = zext i11 %mult_V_357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5643 'zext' 'zext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5644 [1/1] (0.00ns)   --->   "%zext_ln717_109 = zext i9 %mult_V_388"   --->   Operation 5644 'zext' 'zext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5645 [1/1] (0.00ns)   --->   "%sext_ln1171_150 = sext i12 %trunc_ln717_279"   --->   Operation 5645 'sext' 'sext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5646 [1/1] (0.00ns)   --->   "%zext_ln717_130 = zext i14 %sext_ln717_107"   --->   Operation 5646 'zext' 'zext_ln717_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5647 [1/1] (0.00ns)   --->   "%sext_ln1171_157 = sext i12 %trunc_ln717_297"   --->   Operation 5647 'sext' 'sext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5648 [1/1] (0.00ns)   --->   "%sext_ln717_111 = sext i11 %trunc_ln717_305"   --->   Operation 5648 'sext' 'sext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5649 [1/1] (0.00ns)   --->   "%zext_ln717_138 = zext i11 %mult_V_488"   --->   Operation 5649 'zext' 'zext_ln717_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5650 [1/1] (0.00ns)   --->   "%zext_ln717_142 = zext i7 %mult_V_500"   --->   Operation 5650 'zext' 'zext_ln717_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5651 [1/1] (0.00ns)   --->   "%zext_ln717_146 = zext i14 %sext_ln717_116"   --->   Operation 5651 'zext' 'zext_ln717_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5652 [1/1] (0.00ns)   --->   "%sext_ln717_119 = sext i10 %mult_V_517"   --->   Operation 5652 'sext' 'sext_ln717_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5653 [1/1] (0.00ns)   --->   "%zext_ln717_152 = zext i14 %sext_ln717_119"   --->   Operation 5653 'zext' 'zext_ln717_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5654 [1/1] (0.00ns)   --->   "%sext_ln717_121 = sext i11 %trunc_ln717_321"   --->   Operation 5654 'sext' 'sext_ln717_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5655 [1/1] (0.00ns)   --->   "%zext_ln717_153 = zext i14 %sext_ln717_121"   --->   Operation 5655 'zext' 'zext_ln717_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5656 [1/1] (0.00ns)   --->   "%sext_ln717_135 = sext i13 %trunc_ln717_355"   --->   Operation 5656 'sext' 'sext_ln717_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5657 [1/1] (0.00ns)   --->   "%sext_ln717_138 = sext i12 %trunc_ln717_357"   --->   Operation 5657 'sext' 'sext_ln717_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5658 [1/1] (0.00ns)   --->   "%sext_ln717_143 = sext i11 %trunc_ln717_362"   --->   Operation 5658 'sext' 'sext_ln717_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5659 [1/1] (0.00ns)   --->   "%zext_ln717_190 = zext i14 %sext_ln717_143"   --->   Operation 5659 'zext' 'zext_ln717_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5660 [1/1] (0.00ns)   --->   "%zext_ln42_103 = zext i9 %mult_V_676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5660 'zext' 'zext_ln42_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5661 [1/1] (0.00ns)   --->   "%zext_ln717_205 = zext i14 %sext_ln717_153"   --->   Operation 5661 'zext' 'zext_ln717_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5662 [1/1] (0.00ns)   --->   "%sext_ln717_159 = sext i13 %trunc_ln717_384"   --->   Operation 5662 'sext' 'sext_ln717_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5663 [1/1] (0.00ns)   --->   "%sext_ln1171_194 = sext i12 %trunc_ln717_394"   --->   Operation 5663 'sext' 'sext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5664 [1/1] (0.00ns)   --->   "%zext_ln717_238 = zext i10 %mult_V_772"   --->   Operation 5664 'zext' 'zext_ln717_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5665 [1/1] (0.00ns)   --->   "%zext_ln717_241 = zext i12 %mult_V_778"   --->   Operation 5665 'zext' 'zext_ln717_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5666 [1/1] (0.00ns)   --->   "%zext_ln42_121 = zext i7 %mult_V_811" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5666 'zext' 'zext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5667 [1/1] (0.00ns)   --->   "%sext_ln717_186 = sext i13 %trunc_ln717_423"   --->   Operation 5667 'sext' 'sext_ln717_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5668 [1/1] (0.00ns)   --->   "%sext_ln717_211 = sext i13 %trunc_ln717_459"   --->   Operation 5668 'sext' 'sext_ln717_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5669 [1/1] (0.00ns)   --->   "%sext_ln717_213 = sext i11 %mult_V_928"   --->   Operation 5669 'sext' 'sext_ln717_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5670 [1/1] (0.00ns)   --->   "%zext_ln717_291 = zext i14 %sext_ln717_213"   --->   Operation 5670 'zext' 'zext_ln717_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5671 [1/1] (0.00ns)   --->   "%zext_ln42_139 = zext i7 %mult_V_963" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5671 'zext' 'zext_ln42_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5672 [1/1] (0.00ns)   --->   "%sext_ln717_235 = sext i9 %trunc_ln717_502"   --->   Operation 5672 'sext' 'sext_ln717_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5673 [1/1] (0.00ns)   --->   "%sext_ln717_236 = sext i9 %trunc_ln717_502"   --->   Operation 5673 'sext' 'sext_ln717_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5674 [1/1] (0.00ns)   --->   "%sext_ln717_239 = sext i13 %trunc_ln717_505"   --->   Operation 5674 'sext' 'sext_ln717_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5675 [1/1] (0.00ns)   --->   "%sext_ln717_242 = sext i12 %mult_V_1049"   --->   Operation 5675 'sext' 'sext_ln717_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5676 [1/1] (0.00ns)   --->   "%zext_ln717_320 = zext i14 %sext_ln717_242"   --->   Operation 5676 'zext' 'zext_ln717_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5677 [1/1] (0.00ns)   --->   "%sext_ln1171_234 = sext i12 %trunc_ln717_522"   --->   Operation 5677 'sext' 'sext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5678 [1/1] (0.00ns)   --->   "%sext_ln1171_235 = sext i13 %trunc_ln717_523"   --->   Operation 5678 'sext' 'sext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5679 [1/1] (0.00ns)   --->   "%sext_ln717_258 = sext i12 %mult_V_1108"   --->   Operation 5679 'sext' 'sext_ln717_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5680 [1/1] (0.00ns)   --->   "%zext_ln717_327 = zext i14 %sext_ln717_258"   --->   Operation 5680 'zext' 'zext_ln717_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5681 [1/1] (0.00ns)   --->   "%sext_ln717_259 = sext i13 %trunc_ln717_527"   --->   Operation 5681 'sext' 'sext_ln717_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5682 [1/1] (0.00ns)   --->   "%sext_ln1171_239 = sext i10 %trunc_ln717_534"   --->   Operation 5682 'sext' 'sext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5683 [1/1] (0.00ns)   --->   "%sext_ln717_264 = sext i11 %trunc_ln717_536"   --->   Operation 5683 'sext' 'sext_ln717_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5684 [1/1] (0.00ns)   --->   "%zext_ln717_335 = zext i14 %sext_ln717_264"   --->   Operation 5684 'zext' 'zext_ln717_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5685 [1/1] (0.00ns)   --->   "%sext_ln1171_241 = sext i11 %trunc_ln717_538"   --->   Operation 5685 'sext' 'sext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5686 [1/1] (0.00ns)   --->   "%sext_ln1171_242 = sext i11 %trunc_ln717_539"   --->   Operation 5686 'sext' 'sext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5687 [1/1] (0.00ns)   --->   "%sext_ln1171_243 = sext i13 %trunc_ln717_540"   --->   Operation 5687 'sext' 'sext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5688 [1/1] (0.00ns)   --->   "%sext_ln717_274 = sext i12 %trunc_ln717_562"   --->   Operation 5688 'sext' 'sext_ln717_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5689 [1/1] (0.00ns)   --->   "%sext_ln717_275 = sext i12 %trunc_ln717_562"   --->   Operation 5689 'sext' 'sext_ln717_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5690 [1/1] (0.00ns)   --->   "%sext_ln1171_256 = sext i8 %trunc_ln717_574"   --->   Operation 5690 'sext' 'sext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5691 [1/1] (0.00ns)   --->   "%sext_ln717_285 = sext i11 %trunc_ln717_582"   --->   Operation 5691 'sext' 'sext_ln717_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5692 [1/1] (0.00ns)   --->   "%sext_ln1171_265 = sext i13 %trunc_ln717_598"   --->   Operation 5692 'sext' 'sext_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5693 [1/1] (0.00ns)   --->   "%sext_ln717_303 = sext i11 %mult_V_1366"   --->   Operation 5693 'sext' 'sext_ln717_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5694 [1/1] (0.00ns)   --->   "%zext_ln717_393 = zext i14 %sext_ln717_303"   --->   Operation 5694 'zext' 'zext_ln717_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5695 [1/1] (0.00ns)   --->   "%sext_ln717_313 = sext i13 %trunc_ln717_628"   --->   Operation 5695 'sext' 'sext_ln717_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5696 [1/1] (0.00ns)   --->   "%zext_ln42_197 = zext i11 %mult_V_1427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5696 'zext' 'zext_ln42_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5697 [1/1] (0.00ns)   --->   "%zext_ln717_430 = zext i7 %mult_V_1505"   --->   Operation 5697 'zext' 'zext_ln717_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5698 [1/1] (0.00ns)   --->   "%sext_ln717_357 = sext i12 %trunc_ln717_690"   --->   Operation 5698 'sext' 'sext_ln717_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5699 [1/1] (0.00ns)   --->   "%sext_ln717_362 = sext i11 %trunc_ln717_697"   --->   Operation 5699 'sext' 'sext_ln717_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5700 [1/1] (0.00ns)   --->   "%zext_ln717_466 = zext i14 %sext_ln717_367"   --->   Operation 5700 'zext' 'zext_ln717_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5701 [1/1] (0.00ns)   --->   "%sext_ln717_369 = sext i11 %mult_V_1662"   --->   Operation 5701 'sext' 'sext_ln717_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5702 [1/1] (0.00ns)   --->   "%zext_ln717_471 = zext i14 %sext_ln717_369"   --->   Operation 5702 'zext' 'zext_ln717_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5703 [1/1] (0.00ns)   --->   "%sext_ln717_376 = sext i13 %trunc_ln717_714"   --->   Operation 5703 'sext' 'sext_ln717_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5704 [1/1] (0.00ns)   --->   "%zext_ln42_221 = zext i10 %mult_V_1698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5704 'zext' 'zext_ln42_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5705 [1/1] (0.00ns)   --->   "%sext_ln717_379 = sext i12 %trunc_ln717_723"   --->   Operation 5705 'sext' 'sext_ln717_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5706 [1/1] (0.00ns)   --->   "%zext_ln717_492 = zext i14 %sext_ln717_379"   --->   Operation 5706 'zext' 'zext_ln717_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5707 [1/1] (0.00ns)   --->   "%zext_ln42_226 = zext i11 %mult_V_1741" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5707 'zext' 'zext_ln42_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5708 [1/1] (0.00ns)   --->   "%zext_ln717_502 = zext i11 %mult_V_1752"   --->   Operation 5708 'zext' 'zext_ln717_502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5709 [1/1] (0.00ns)   --->   "%sext_ln717_402 = sext i12 %mult_V_1804"   --->   Operation 5709 'sext' 'sext_ln717_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5710 [1/1] (0.00ns)   --->   "%zext_ln717_519 = zext i14 %sext_ln717_402"   --->   Operation 5710 'zext' 'zext_ln717_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5711 [1/1] (0.00ns)   --->   "%zext_ln42_237 = zext i7 %mult_V_1809" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5711 'zext' 'zext_ln42_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5712 [1/1] (0.00ns)   --->   "%sext_ln717_416 = sext i12 %trunc_ln717_776"   --->   Operation 5712 'sext' 'sext_ln717_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5713 [1/1] (0.00ns)   --->   "%zext_ln42_244 = zext i11 %mult_V_1861" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5713 'zext' 'zext_ln42_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5714 [1/1] (0.00ns)   --->   "%sext_ln717_418 = sext i12 %mult_V_1869"   --->   Operation 5714 'sext' 'sext_ln717_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5715 [1/1] (0.00ns)   --->   "%zext_ln717_538 = zext i14 %sext_ln717_418"   --->   Operation 5715 'zext' 'zext_ln717_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5716 [1/1] (0.00ns)   --->   "%sext_ln1171_337 = sext i9 %trunc_ln717_787"   --->   Operation 5716 'sext' 'sext_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5717 [1/1] (0.00ns)   --->   "%sext_ln1171_339 = sext i9 %trunc_ln717_787"   --->   Operation 5717 'sext' 'sext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5718 [1/1] (0.00ns)   --->   "%sext_ln717_426 = sext i12 %mult_V_1917"   --->   Operation 5718 'sext' 'sext_ln717_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5719 [1/1] (0.00ns)   --->   "%zext_ln717_545 = zext i14 %sext_ln717_426"   --->   Operation 5719 'zext' 'zext_ln717_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5720 [1/1] (0.00ns)   --->   "%sext_ln717_437 = sext i11 %trunc_ln717_812"   --->   Operation 5720 'sext' 'sext_ln717_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5721 [1/1] (0.00ns)   --->   "%sext_ln717_439 = sext i13 %trunc_ln717_817"   --->   Operation 5721 'sext' 'sext_ln717_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5722 [1/1] (0.00ns)   --->   "%sext_ln717_447 = sext i12 %trunc_ln717_825"   --->   Operation 5722 'sext' 'sext_ln717_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5723 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %add_ln712"   --->   Operation 5723 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5724 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i13 %add_ln712_10"   --->   Operation 5724 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5725 [1/1] (1.53ns)   --->   "%add_ln712_11 = add i14 %sext_ln712_1, i14 %sext_ln712"   --->   Operation 5725 'add' 'add_ln712_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5726 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i14 %add_ln712_11"   --->   Operation 5726 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5727 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i12 %add_ln712_12"   --->   Operation 5727 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5728 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i13 %add_ln712_14"   --->   Operation 5728 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5729 [1/1] (1.53ns)   --->   "%add_ln712_15 = add i14 %sext_ln712_4, i14 %sext_ln712_3"   --->   Operation 5729 'add' 'add_ln712_15' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5730 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i14 %add_ln712_15"   --->   Operation 5730 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5731 [1/1] (1.52ns)   --->   "%add_ln712_16 = add i15 %sext_ln712_5, i15 %sext_ln712_2"   --->   Operation 5731 'add' 'add_ln712_16' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5732 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i14 %add_ln712_17"   --->   Operation 5732 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5733 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i14 %add_ln712_19"   --->   Operation 5733 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5734 [1/1] (1.52ns)   --->   "%add_ln712_20 = add i15 %sext_ln712_8, i15 %sext_ln712_7"   --->   Operation 5734 'add' 'add_ln712_20' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5735 [1/1] (1.36ns)   --->   "%add_ln712_21 = add i10 %sext_ln1171_339, i10 %zext_ln1171_15"   --->   Operation 5735 'add' 'add_ln712_21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_27 = add i15 %zext_ln42_47, i15 %zext_ln717_152"   --->   Operation 5736 'add' 'add_ln712_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5737 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i12 %add_ln712_29"   --->   Operation 5737 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5738 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_30 = add i15 %zext_ln712_2, i15 %add_ln712_27"   --->   Operation 5738 'add' 'add_ln712_30' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_41 = add i15 %add_ln712_40, i15 %zext_ln42_244"   --->   Operation 5739 'add' 'add_ln712_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5740 [1/1] (0.00ns)   --->   "%zext_ln712_9 = zext i10 %add_ln712_43"   --->   Operation 5740 'zext' 'zext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5741 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_44 = add i15 %zext_ln712_9, i15 %add_ln712_41"   --->   Operation 5741 'add' 'add_ln712_44' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_53 = add i14 %add_ln712_52, i14 %sext_ln717_111"   --->   Operation 5742 'add' 'add_ln712_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5743 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i12 %add_ln712_55"   --->   Operation 5743 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5744 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_56 = add i14 %sext_ln712_15, i14 %add_ln712_53"   --->   Operation 5744 'add' 'add_ln712_56' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5745 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i14 %add_ln712_59"   --->   Operation 5745 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5746 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i14 %add_ln712_61"   --->   Operation 5746 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5747 [1/1] (1.52ns)   --->   "%add_ln712_62 = add i15 %sext_ln712_18, i15 %sext_ln712_17"   --->   Operation 5747 'add' 'add_ln712_62' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5748 [1/1] (0.00ns)   --->   "%zext_ln712_15 = zext i12 %add_ln712_74"   --->   Operation 5748 'zext' 'zext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_75 = add i15 %zext_ln712_15, i15 %zext_ln717_291"   --->   Operation 5749 'add' 'add_ln712_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5750 [1/1] (0.00ns)   --->   "%zext_ln712_17 = zext i13 %add_ln712_77"   --->   Operation 5750 'zext' 'zext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5751 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_78 = add i15 %zext_ln712_17, i15 %add_ln712_75"   --->   Operation 5751 'add' 'add_ln712_78' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_84 = add i16 %add_ln712_83, i16 %add_ln712_81"   --->   Operation 5752 'add' 'add_ln712_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5753 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_90 = add i16 %add_ln712_89, i16 %add_ln712_84"   --->   Operation 5753 'add' 'add_ln712_90' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5754 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i11 %add_ln712_93"   --->   Operation 5754 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5755 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i13 %add_ln712_94"   --->   Operation 5755 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_95 = add i14 %sext_ln712_21, i14 %sext_ln717_16"   --->   Operation 5756 'add' 'add_ln712_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5757 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_96 = add i14 %add_ln712_95, i14 %sext_ln712_20"   --->   Operation 5757 'add' 'add_ln712_96' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5758 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i14 %add_ln712_98"   --->   Operation 5758 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5759 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i14 %add_ln712_100"   --->   Operation 5759 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5760 [1/1] (1.52ns)   --->   "%add_ln712_101 = add i15 %sext_ln712_24, i15 %sext_ln712_23"   --->   Operation 5760 'add' 'add_ln712_101' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5761 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i11 %add_ln712_104"   --->   Operation 5761 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5762 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i12 %add_ln712_106"   --->   Operation 5762 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5763 [1/1] (1.54ns)   --->   "%add_ln712_107 = add i13 %sext_ln712_28, i13 %sext_ln712_26"   --->   Operation 5763 'add' 'add_ln712_107' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_116 = add i16 %add_ln712_115, i16 %sext_ln717_416"   --->   Operation 5764 'add' 'add_ln712_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5765 [1/1] (0.00ns)   --->   "%zext_ln712_24 = zext i15 %add_ln712_118"   --->   Operation 5765 'zext' 'zext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5766 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_119 = add i16 %zext_ln712_24, i16 %add_ln712_116"   --->   Operation 5766 'add' 'add_ln712_119' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5767 [1/1] (0.00ns)   --->   "%zext_ln712_25 = zext i15 %add_ln712_121"   --->   Operation 5767 'zext' 'zext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5768 [1/1] (0.00ns)   --->   "%zext_ln712_27 = zext i15 %add_ln712_123"   --->   Operation 5768 'zext' 'zext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5769 [1/1] (1.53ns)   --->   "%add_ln712_124 = add i16 %zext_ln712_27, i16 %zext_ln712_25"   --->   Operation 5769 'add' 'add_ln712_124' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5770 [1/1] (0.00ns)   --->   "%zext_ln712_31 = zext i15 %add_ln712_131"   --->   Operation 5770 'zext' 'zext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_132 = add i16 %zext_ln712_31, i16 %zext_ln717_430"   --->   Operation 5771 'add' 'add_ln712_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5772 [1/1] (0.00ns)   --->   "%zext_ln712_33 = zext i11 %add_ln712_134"   --->   Operation 5772 'zext' 'zext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5773 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_135 = add i16 %zext_ln712_33, i16 %add_ln712_132"   --->   Operation 5773 'add' 'add_ln712_135' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5774 [1/1] (0.00ns)   --->   "%sext_ln712_35 = sext i11 %add_ln712_139"   --->   Operation 5774 'sext' 'sext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5775 [1/1] (0.00ns)   --->   "%sext_ln712_36 = sext i13 %add_ln712_140"   --->   Operation 5775 'sext' 'sext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_141 = add i14 %sext_ln712_36, i14 %sext_ln717_56"   --->   Operation 5776 'add' 'add_ln712_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5777 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_142 = add i14 %add_ln712_141, i14 %sext_ln712_35"   --->   Operation 5777 'add' 'add_ln712_142' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5778 [1/1] (0.00ns)   --->   "%sext_ln712_39 = sext i14 %add_ln712_144"   --->   Operation 5778 'sext' 'sext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5779 [1/1] (0.00ns)   --->   "%sext_ln712_40 = sext i14 %add_ln712_145"   --->   Operation 5779 'sext' 'sext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_146 = add i15 %sext_ln712_40, i15 %sext_ln717_159"   --->   Operation 5780 'add' 'add_ln712_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5781 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_147 = add i15 %add_ln712_146, i15 %sext_ln712_39"   --->   Operation 5781 'add' 'add_ln712_147' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5782 [1/1] (0.00ns)   --->   "%sext_ln712_43 = sext i14 %add_ln712_150"   --->   Operation 5782 'sext' 'sext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5783 [1/1] (0.00ns)   --->   "%sext_ln712_44 = sext i13 %add_ln712_152"   --->   Operation 5783 'sext' 'sext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5784 [1/1] (1.52ns)   --->   "%add_ln712_153 = add i15 %sext_ln712_44, i15 %sext_ln712_43"   --->   Operation 5784 'add' 'add_ln712_153' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5785 [1/1] (0.00ns)   --->   "%zext_ln712_35 = zext i10 %add_ln712_161"   --->   Operation 5785 'zext' 'zext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_163 = add i15 %add_ln712_162, i15 %zext_ln42_103"   --->   Operation 5786 'add' 'add_ln712_163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5787 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_164 = add i15 %add_ln712_163, i15 %zext_ln712_35"   --->   Operation 5787 'add' 'add_ln712_164' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5788 [1/1] (0.00ns)   --->   "%zext_ln712_37 = zext i15 %add_ln712_166"   --->   Operation 5788 'zext' 'zext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5789 [1/1] (0.00ns)   --->   "%zext_ln712_38 = zext i15 %add_ln712_168"   --->   Operation 5789 'zext' 'zext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5790 [1/1] (1.53ns)   --->   "%add_ln712_169 = add i16 %zext_ln712_38, i16 %zext_ln712_37"   --->   Operation 5790 'add' 'add_ln712_169' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5791 [1/1] (0.00ns)   --->   "%zext_ln712_41 = zext i15 %add_ln712_174"   --->   Operation 5791 'zext' 'zext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_175 = add i16 %zext_ln712_41, i16 %add_ln712_172"   --->   Operation 5792 'add' 'add_ln712_175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5793 [1/1] (0.00ns)   --->   "%zext_ln712_45 = zext i13 %add_ln712_180"   --->   Operation 5793 'zext' 'zext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5794 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_181 = add i16 %zext_ln712_45, i16 %add_ln712_175"   --->   Operation 5794 'add' 'add_ln712_181' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5795 [1/1] (0.00ns)   --->   "%sext_ln712_47 = sext i13 %add_ln712_185"   --->   Operation 5795 'sext' 'sext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5796 [1/1] (0.00ns)   --->   "%sext_ln712_49 = sext i14 %add_ln712_187"   --->   Operation 5796 'sext' 'sext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5797 [1/1] (1.52ns)   --->   "%add_ln712_188 = add i15 %sext_ln712_49, i15 %sext_ln712_47"   --->   Operation 5797 'add' 'add_ln712_188' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5798 [1/1] (0.00ns)   --->   "%sext_ln712_52 = sext i13 %add_ln712_190"   --->   Operation 5798 'sext' 'sext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5799 [1/1] (0.00ns)   --->   "%sext_ln712_53 = sext i13 %add_ln712_191"   --->   Operation 5799 'sext' 'sext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5800 [1/1] (0.00ns)   --->   "%sext_ln712_54 = sext i14 %add_ln712_192"   --->   Operation 5800 'sext' 'sext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_193 = add i15 %sext_ln712_54, i15 %sext_ln712_53"   --->   Operation 5801 'add' 'add_ln712_193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5802 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_194 = add i15 %add_ln712_193, i15 %sext_ln712_52"   --->   Operation 5802 'add' 'add_ln712_194' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5803 [1/1] (0.00ns)   --->   "%sext_ln712_60 = sext i15 %add_ln712_200"   --->   Operation 5803 'sext' 'sext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_206 = add i16 %add_ln712_205, i16 %add_ln712_202"   --->   Operation 5804 'add' 'add_ln712_206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5805 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_207 = add i16 %add_ln712_206, i16 %sext_ln712_60"   --->   Operation 5805 'add' 'add_ln712_207' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5806 [1/1] (0.00ns)   --->   "%zext_ln712_49 = zext i12 %add_ln712_210"   --->   Operation 5806 'zext' 'zext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5807 [1/1] (0.00ns)   --->   "%zext_ln712_50 = zext i11 %add_ln712_211"   --->   Operation 5807 'zext' 'zext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_212 = add i13 %zext_ln712_50, i13 %zext_ln717_241"   --->   Operation 5808 'add' 'add_ln712_212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5809 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_213 = add i13 %add_ln712_212, i13 %zext_ln712_49"   --->   Operation 5809 'add' 'add_ln712_213' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_227 = add i13 %add_ln712_226, i13 %zext_ln717_532"   --->   Operation 5810 'add' 'add_ln712_227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5811 [1/1] (0.00ns)   --->   "%zext_ln712_61 = zext i11 %add_ln712_230"   --->   Operation 5811 'zext' 'zext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5812 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_231 = add i13 %zext_ln712_61, i13 %add_ln712_227"   --->   Operation 5812 'add' 'add_ln712_231' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5813 [1/1] (0.00ns)   --->   "%sext_ln712_62 = sext i13 %add_ln712_236"   --->   Operation 5813 'sext' 'sext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5814 [1/1] (0.00ns)   --->   "%sext_ln712_64 = sext i13 %add_ln712_238"   --->   Operation 5814 'sext' 'sext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5815 [1/1] (1.53ns)   --->   "%add_ln712_239 = add i14 %sext_ln712_64, i14 %sext_ln712_62"   --->   Operation 5815 'add' 'add_ln712_239' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5816 [1/1] (0.00ns)   --->   "%sext_ln712_69 = sext i14 %add_ln712_247"   --->   Operation 5816 'sext' 'sext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5817 [1/1] (0.00ns)   --->   "%sext_ln712_71 = sext i14 %add_ln712_249"   --->   Operation 5817 'sext' 'sext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5818 [1/1] (1.52ns)   --->   "%add_ln712_250 = add i15 %sext_ln712_71, i15 %sext_ln712_69"   --->   Operation 5818 'add' 'add_ln712_250' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5819 [1/1] (0.00ns)   --->   "%sext_ln712_75 = sext i12 %add_ln712_253"   --->   Operation 5819 'sext' 'sext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_254 = add i16 %sext_ln717_437, i16 %zext_ln717_84"   --->   Operation 5820 'add' 'add_ln712_254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5821 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_255 = add i16 %add_ln712_254, i16 %sext_ln712_75"   --->   Operation 5821 'add' 'add_ln712_255' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5822 [1/1] (0.00ns)   --->   "%zext_ln712_64 = zext i12 %add_ln712_260"   --->   Operation 5822 'zext' 'zext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5823 [1/1] (0.00ns)   --->   "%zext_ln712_65 = zext i15 %add_ln712_261"   --->   Operation 5823 'zext' 'zext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_262 = add i16 %zext_ln712_65, i16 %zext_ln717_142"   --->   Operation 5824 'add' 'add_ln712_262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5825 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_263 = add i16 %add_ln712_262, i16 %zext_ln712_64"   --->   Operation 5825 'add' 'add_ln712_263' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5826 [1/1] (0.00ns)   --->   "%zext_ln712_66 = zext i13 %add_ln712_265"   --->   Operation 5826 'zext' 'zext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5827 [1/1] (0.00ns)   --->   "%zext_ln712_67 = zext i15 %add_ln712_266"   --->   Operation 5827 'zext' 'zext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5828 [1/1] (0.00ns)   --->   "%zext_ln712_68 = zext i15 %add_ln712_267"   --->   Operation 5828 'zext' 'zext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_268 = add i16 %zext_ln712_68, i16 %zext_ln712_67"   --->   Operation 5829 'add' 'add_ln712_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5830 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_269 = add i16 %add_ln712_268, i16 %zext_ln712_66"   --->   Operation 5830 'add' 'add_ln712_269' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5831 [1/1] (0.00ns)   --->   "%zext_ln712_69 = zext i12 %add_ln712_271"   --->   Operation 5831 'zext' 'zext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_272 = add i15 %zext_ln712_69, i15 %zext_ln717_327"   --->   Operation 5832 'add' 'add_ln712_272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5833 [1/1] (0.00ns)   --->   "%zext_ln712_71 = zext i13 %add_ln712_274"   --->   Operation 5833 'zext' 'zext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5834 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_275 = add i15 %zext_ln712_71, i15 %add_ln712_272"   --->   Operation 5834 'add' 'add_ln712_275' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5835 [1/1] (0.00ns)   --->   "%zext_ln712_73 = zext i12 %add_ln712_277"   --->   Operation 5835 'zext' 'zext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5836 [1/1] (0.00ns)   --->   "%zext_ln712_74 = zext i9 %add_ln712_279"   --->   Operation 5836 'zext' 'zext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_280 = add i15 %zext_ln712_74, i15 %add_ln712_278"   --->   Operation 5837 'add' 'add_ln712_280' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5838 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_281 = add i15 %add_ln712_280, i15 %zext_ln712_73"   --->   Operation 5838 'add' 'add_ln712_281' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5839 [1/1] (0.00ns)   --->   "%sext_ln712_76 = sext i14 %add_ln712_286"   --->   Operation 5839 'sext' 'sext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5840 [1/1] (0.00ns)   --->   "%sext_ln712_77 = sext i11 %add_ln712_287"   --->   Operation 5840 'sext' 'sext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5841 [1/1] (1.48ns)   --->   "%add_ln712_288 = add i12 %sext_ln712_77, i12 %sext_ln42_11"   --->   Operation 5841 'add' 'add_ln712_288' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5842 [1/1] (0.00ns)   --->   "%sext_ln712_78 = sext i12 %add_ln712_288"   --->   Operation 5842 'sext' 'sext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5843 [1/1] (1.52ns)   --->   "%add_ln712_289 = add i15 %sext_ln712_78, i15 %sext_ln712_76"   --->   Operation 5843 'add' 'add_ln712_289' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_292 = add i14 %sext_ln717_236, i14 %sext_ln717_259"   --->   Operation 5844 'add' 'add_ln712_292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5845 [1/1] (0.00ns)   --->   "%sext_ln712_82 = sext i12 %add_ln712_293"   --->   Operation 5845 'sext' 'sext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5846 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_294 = add i14 %sext_ln712_82, i14 %add_ln712_292"   --->   Operation 5846 'add' 'add_ln712_294' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5847 [1/1] (0.00ns)   --->   "%sext_ln712_85 = sext i12 %add_ln712_298"   --->   Operation 5847 'sext' 'sext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5848 [1/1] (0.00ns)   --->   "%sext_ln712_87 = sext i14 %add_ln712_300"   --->   Operation 5848 'sext' 'sext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5849 [1/1] (1.52ns)   --->   "%add_ln712_301 = add i15 %sext_ln712_87, i15 %sext_ln712_85"   --->   Operation 5849 'add' 'add_ln712_301' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5850 [1/1] (0.00ns)   --->   "%sext_ln712_88 = sext i15 %add_ln712_301"   --->   Operation 5850 'sext' 'sext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5851 [1/1] (0.00ns)   --->   "%sext_ln712_89 = sext i14 %add_ln712_303"   --->   Operation 5851 'sext' 'sext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5852 [1/1] (0.00ns)   --->   "%sext_ln712_91 = sext i14 %add_ln712_306"   --->   Operation 5852 'sext' 'sext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5853 [1/1] (1.52ns)   --->   "%add_ln712_307 = add i15 %sext_ln712_91, i15 %sext_ln712_89"   --->   Operation 5853 'add' 'add_ln712_307' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5854 [1/1] (0.00ns)   --->   "%sext_ln712_92 = sext i15 %add_ln712_307"   --->   Operation 5854 'sext' 'sext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5855 [1/1] (1.53ns)   --->   "%add_ln712_308 = add i16 %sext_ln712_92, i16 %sext_ln712_88"   --->   Operation 5855 'add' 'add_ln712_308' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5856 [1/1] (0.00ns)   --->   "%zext_ln712_77 = zext i15 %add_ln712_310"   --->   Operation 5856 'zext' 'zext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_311 = add i16 %zext_ln712_77, i16 %zext_ln717_74"   --->   Operation 5857 'add' 'add_ln712_311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5858 [1/1] (0.00ns)   --->   "%zext_ln712_78 = zext i15 %add_ln712_313"   --->   Operation 5858 'zext' 'zext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5859 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_314 = add i16 %zext_ln712_78, i16 %add_ln712_311"   --->   Operation 5859 'add' 'add_ln712_314' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5860 [1/1] (0.00ns)   --->   "%zext_ln712_79 = zext i15 %add_ln712_316"   --->   Operation 5860 'zext' 'zext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5861 [1/1] (0.00ns)   --->   "%zext_ln712_80 = zext i15 %add_ln712_317"   --->   Operation 5861 'zext' 'zext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5862 [1/1] (0.00ns)   --->   "%zext_ln712_81 = zext i15 %add_ln712_318"   --->   Operation 5862 'zext' 'zext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_319 = add i16 %zext_ln712_81, i16 %zext_ln712_80"   --->   Operation 5863 'add' 'add_ln712_319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5864 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_320 = add i16 %add_ln712_319, i16 %zext_ln712_79"   --->   Operation 5864 'add' 'add_ln712_320' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5865 [1/1] (0.00ns)   --->   "%zext_ln712_84 = zext i15 %add_ln712_328"   --->   Operation 5865 'zext' 'zext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5866 [1/1] (0.00ns)   --->   "%zext_ln712_86 = zext i15 %add_ln712_331"   --->   Operation 5866 'zext' 'zext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5867 [1/1] (1.53ns)   --->   "%add_ln712_332 = add i16 %zext_ln712_86, i16 %zext_ln712_84"   --->   Operation 5867 'add' 'add_ln712_332' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5868 [1/1] (0.00ns)   --->   "%sext_ln712_93 = sext i13 %add_ln712_337"   --->   Operation 5868 'sext' 'sext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5869 [1/1] (0.00ns)   --->   "%sext_ln712_95 = sext i14 %add_ln712_339"   --->   Operation 5869 'sext' 'sext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5870 [1/1] (1.52ns)   --->   "%add_ln712_340 = add i15 %sext_ln712_95, i15 %sext_ln712_93"   --->   Operation 5870 'add' 'add_ln712_340' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5871 [1/1] (0.00ns)   --->   "%sext_ln712_97 = sext i13 %add_ln712_342"   --->   Operation 5871 'sext' 'sext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5872 [1/1] (0.00ns)   --->   "%sext_ln712_98 = sext i10 %add_ln712_343"   --->   Operation 5872 'sext' 'sext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_345 = add i14 %add_ln712_344, i14 %sext_ln712_98"   --->   Operation 5873 'add' 'add_ln712_345' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5874 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_346 = add i14 %add_ln712_345, i14 %sext_ln712_97"   --->   Operation 5874 'add' 'add_ln712_346' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5875 [1/1] (0.00ns)   --->   "%sext_ln712_100 = sext i13 %add_ln712_348"   --->   Operation 5875 'sext' 'sext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5876 [1/1] (1.53ns)   --->   "%add_ln712_349 = add i14 %sext_ln712_100, i14 %sext_ln717_275"   --->   Operation 5876 'add' 'add_ln712_349' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5877 [1/1] (0.00ns)   --->   "%sext_ln712_101 = sext i14 %add_ln712_349"   --->   Operation 5877 'sext' 'sext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5878 [1/1] (0.00ns)   --->   "%sext_ln712_102 = sext i13 %add_ln712_351"   --->   Operation 5878 'sext' 'sext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5879 [1/1] (1.52ns)   --->   "%add_ln712_352 = add i15 %sext_ln712_102, i15 %sext_ln712_101"   --->   Operation 5879 'add' 'add_ln712_352' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_355 = add i15 %zext_ln42_7, i15 %zext_ln717_77"   --->   Operation 5880 'add' 'add_ln712_355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5881 [1/1] (0.00ns)   --->   "%zext_ln712_87 = zext i13 %add_ln712_356"   --->   Operation 5881 'zext' 'zext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5882 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_357 = add i15 %zext_ln712_87, i15 %add_ln712_355"   --->   Operation 5882 'add' 'add_ln712_357' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5883 [1/1] (0.00ns)   --->   "%zext_ln712_89 = zext i15 %add_ln712_361"   --->   Operation 5883 'zext' 'zext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_362 = add i16 %zext_ln712_89, i16 %zext_ln717_130"   --->   Operation 5884 'add' 'add_ln712_362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5885 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_365 = add i16 %add_ln712_364, i16 %add_ln712_362"   --->   Operation 5885 'add' 'add_ln712_365' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5886 [1/1] (0.00ns)   --->   "%zext_ln712_91 = zext i13 %add_ln712_367"   --->   Operation 5886 'zext' 'zext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5887 [1/1] (0.00ns)   --->   "%zext_ln712_92 = zext i15 %add_ln712_368"   --->   Operation 5887 'zext' 'zext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5888 [1/1] (0.00ns)   --->   "%zext_ln712_93 = zext i15 %add_ln712_369"   --->   Operation 5888 'zext' 'zext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_370 = add i16 %zext_ln712_93, i16 %zext_ln712_92"   --->   Operation 5889 'add' 'add_ln712_370' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5890 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_371 = add i16 %add_ln712_370, i16 %zext_ln712_91"   --->   Operation 5890 'add' 'add_ln712_371' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5891 [1/1] (0.00ns)   --->   "%zext_ln712_95 = zext i13 %add_ln712_374"   --->   Operation 5891 'zext' 'zext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5892 [1/1] (0.00ns)   --->   "%zext_ln712_96 = zext i11 %add_ln712_376"   --->   Operation 5892 'zext' 'zext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_377 = add i15 %zext_ln712_96, i15 %add_ln712_375"   --->   Operation 5893 'add' 'add_ln712_377' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5894 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_378 = add i15 %add_ln712_377, i15 %zext_ln712_95"   --->   Operation 5894 'add' 'add_ln712_378' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_380 = add i15 %add_ln712_379, i15 %zext_ln42_221"   --->   Operation 5895 'add' 'add_ln712_380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5896 [1/1] (0.00ns)   --->   "%zext_ln712_99 = zext i13 %add_ln712_382"   --->   Operation 5896 'zext' 'zext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5897 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_383 = add i15 %zext_ln712_99, i15 %add_ln712_380"   --->   Operation 5897 'add' 'add_ln712_383' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5898 [1/1] (0.00ns)   --->   "%sext_ln712_107 = sext i14 %add_ln712_388"   --->   Operation 5898 'sext' 'sext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5899 [1/1] (0.00ns)   --->   "%sext_ln712_108 = sext i14 %add_ln712_390"   --->   Operation 5899 'sext' 'sext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5900 [1/1] (1.52ns)   --->   "%add_ln712_391 = add i15 %sext_ln712_108, i15 %sext_ln712_107"   --->   Operation 5900 'add' 'add_ln712_391' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5901 [1/1] (0.00ns)   --->   "%sext_ln712_110 = sext i13 %add_ln712_393"   --->   Operation 5901 'sext' 'sext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5902 [1/1] (0.00ns)   --->   "%sext_ln712_111 = sext i11 %add_ln712_395"   --->   Operation 5902 'sext' 'sext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_396 = add i14 %sext_ln712_111, i14 %add_ln712_394"   --->   Operation 5903 'add' 'add_ln712_396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5904 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_397 = add i14 %add_ln712_396, i14 %sext_ln712_110"   --->   Operation 5904 'add' 'add_ln712_397' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5905 [1/1] (0.00ns)   --->   "%sext_ln712_114 = sext i14 %add_ln712_400"   --->   Operation 5905 'sext' 'sext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5906 [1/1] (0.00ns)   --->   "%sext_ln712_115 = sext i13 %add_ln712_402"   --->   Operation 5906 'sext' 'sext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5907 [1/1] (1.52ns)   --->   "%add_ln712_403 = add i15 %sext_ln712_115, i15 %sext_ln712_114"   --->   Operation 5907 'add' 'add_ln712_403' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5908 [1/1] (0.00ns)   --->   "%zext_ln712_102 = zext i15 %add_ln712_412"   --->   Operation 5908 'zext' 'zext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_413 = add i16 %zext_ln712_102, i16 %zext_ln717_51"   --->   Operation 5909 'add' 'add_ln712_413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5910 [1/1] (0.00ns)   --->   "%zext_ln712_103 = zext i13 %add_ln712_415"   --->   Operation 5910 'zext' 'zext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5911 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_416 = add i16 %zext_ln712_103, i16 %add_ln712_413"   --->   Operation 5911 'add' 'add_ln712_416' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5912 [1/1] (0.00ns)   --->   "%zext_ln712_105 = zext i12 %add_ln712_418"   --->   Operation 5912 'zext' 'zext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5913 [1/1] (0.00ns)   --->   "%zext_ln712_106 = zext i15 %add_ln712_419"   --->   Operation 5913 'zext' 'zext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5914 [1/1] (0.00ns)   --->   "%zext_ln712_107 = zext i15 %add_ln712_420"   --->   Operation 5914 'zext' 'zext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_421 = add i16 %zext_ln712_107, i16 %zext_ln712_106"   --->   Operation 5915 'add' 'add_ln712_421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5916 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_422 = add i16 %add_ln712_421, i16 %zext_ln712_105"   --->   Operation 5916 'add' 'add_ln712_422' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5917 [1/1] (0.00ns)   --->   "%zext_ln712_111 = zext i15 %add_ln712_429"   --->   Operation 5917 'zext' 'zext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_430 = add i16 %zext_ln712_111, i16 %zext_ln717_492"   --->   Operation 5918 'add' 'add_ln712_430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5919 [1/1] (0.00ns)   --->   "%zext_ln712_114 = zext i13 %add_ln712_433"   --->   Operation 5919 'zext' 'zext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5920 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_434 = add i16 %zext_ln712_114, i16 %add_ln712_430"   --->   Operation 5920 'add' 'add_ln712_434' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5921 [1/1] (0.00ns)   --->   "%sext_ln712_120 = sext i13 %add_ln712_438"   --->   Operation 5921 'sext' 'sext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_439 = add i14 %sext_ln712_120, i14 %sext_ln1171_110"   --->   Operation 5922 'add' 'add_ln712_439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5923 [1/1] (0.00ns)   --->   "%sext_ln712_122 = sext i12 %add_ln712_441"   --->   Operation 5923 'sext' 'sext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5924 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_442 = add i14 %sext_ln712_122, i14 %add_ln712_439"   --->   Operation 5924 'add' 'add_ln712_442' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5925 [1/1] (0.00ns)   --->   "%sext_ln712_125 = sext i14 %add_ln712_444"   --->   Operation 5925 'sext' 'sext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5926 [1/1] (0.00ns)   --->   "%sext_ln712_126 = sext i14 %add_ln712_446"   --->   Operation 5926 'sext' 'sext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5927 [1/1] (1.52ns)   --->   "%add_ln712_447 = add i15 %sext_ln712_126, i15 %sext_ln712_125"   --->   Operation 5927 'add' 'add_ln712_447' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5928 [1/1] (0.00ns)   --->   "%sext_ln712_128 = sext i14 %add_ln712_449"   --->   Operation 5928 'sext' 'sext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_450 = add i15 %sext_ln712_128, i15 %sext_ln717_313"   --->   Operation 5929 'add' 'add_ln712_450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5930 [1/1] (0.00ns)   --->   "%sext_ln712_129 = sext i14 %add_ln712_452"   --->   Operation 5930 'sext' 'sext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5931 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_453 = add i15 %sext_ln712_129, i15 %add_ln712_450"   --->   Operation 5931 'add' 'add_ln712_453' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_462 = add i15 %add_ln712_461, i15 %zext_ln42_33"   --->   Operation 5932 'add' 'add_ln712_462' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5933 [1/1] (0.00ns)   --->   "%zext_ln712_117 = zext i13 %add_ln712_464"   --->   Operation 5933 'zext' 'zext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5934 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_465 = add i15 %zext_ln712_117, i15 %add_ln712_462"   --->   Operation 5934 'add' 'add_ln712_465' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5935 [1/1] (0.00ns)   --->   "%zext_ln712_120 = zext i13 %add_ln712_467"   --->   Operation 5935 'zext' 'zext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5936 [1/1] (0.00ns)   --->   "%zext_ln712_121 = zext i15 %add_ln712_468"   --->   Operation 5936 'zext' 'zext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_469 = add i16 %zext_ln712_121, i16 %zext_ln717_190"   --->   Operation 5937 'add' 'add_ln712_469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5938 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_470 = add i16 %add_ln712_469, i16 %zext_ln712_120"   --->   Operation 5938 'add' 'add_ln712_470' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5939 [1/1] (0.00ns)   --->   "%zext_ln712_122 = zext i12 %add_ln712_473"   --->   Operation 5939 'zext' 'zext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_476 = add i16 %add_ln712_475, i16 %zext_ln712_122"   --->   Operation 5940 'add' 'add_ln712_476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5941 [1/1] (0.00ns)   --->   "%zext_ln712_128 = zext i12 %add_ln712_481"   --->   Operation 5941 'zext' 'zext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5942 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_482 = add i16 %zext_ln712_128, i16 %add_ln712_476"   --->   Operation 5942 'add' 'add_ln712_482' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5943 [1/1] (0.00ns)   --->   "%sext_ln712_131 = sext i13 %add_ln712_486"   --->   Operation 5943 'sext' 'sext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5944 [1/1] (0.00ns)   --->   "%sext_ln712_133 = sext i13 %add_ln712_488"   --->   Operation 5944 'sext' 'sext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5945 [1/1] (1.53ns)   --->   "%add_ln712_489 = add i14 %sext_ln712_133, i14 %sext_ln712_131"   --->   Operation 5945 'add' 'add_ln712_489' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5946 [1/1] (0.00ns)   --->   "%sext_ln712_135 = sext i13 %add_ln712_490"   --->   Operation 5946 'sext' 'sext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_491 = add i15 %sext_ln712_135, i15 %sext_ln717_77"   --->   Operation 5947 'add' 'add_ln712_491' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5948 [1/1] (0.00ns)   --->   "%sext_ln712_136 = sext i14 %add_ln712_493"   --->   Operation 5948 'sext' 'sext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5949 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_494 = add i15 %sext_ln712_136, i15 %add_ln712_491"   --->   Operation 5949 'add' 'add_ln712_494' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5950 [1/1] (0.00ns)   --->   "%sext_ln712_139 = sext i13 %add_ln712_497"   --->   Operation 5950 'sext' 'sext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5951 [1/1] (0.00ns)   --->   "%sext_ln712_140 = sext i13 %add_ln712_499"   --->   Operation 5951 'sext' 'sext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5952 [1/1] (1.53ns)   --->   "%add_ln712_500 = add i14 %sext_ln712_140, i14 %sext_ln712_139"   --->   Operation 5952 'add' 'add_ln712_500' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5953 [1/1] (0.00ns)   --->   "%zext_ln712_130 = zext i15 %add_ln712_509"   --->   Operation 5953 'zext' 'zext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_510 = add i16 %zext_ln712_130, i16 %zext_ln717_70"   --->   Operation 5954 'add' 'add_ln712_510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5955 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_513 = add i16 %add_ln712_512, i16 %add_ln712_510"   --->   Operation 5955 'add' 'add_ln712_513' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5956 [1/1] (0.00ns)   --->   "%zext_ln712_132 = zext i12 %add_ln712_515"   --->   Operation 5956 'zext' 'zext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5957 [1/1] (0.00ns)   --->   "%zext_ln712_133 = zext i11 %add_ln712_516"   --->   Operation 5957 'zext' 'zext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_518 = add i15 %add_ln712_517, i15 %zext_ln712_133"   --->   Operation 5958 'add' 'add_ln712_518' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5959 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_519 = add i15 %add_ln712_518, i15 %zext_ln712_132"   --->   Operation 5959 'add' 'add_ln712_519' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5960 [1/1] (0.00ns)   --->   "%zext_ln712_137 = zext i15 %add_ln712_526"   --->   Operation 5960 'zext' 'zext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_527 = add i16 %zext_ln712_137, i16 %zext_ln717_466"   --->   Operation 5961 'add' 'add_ln712_527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5962 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_531 = add i16 %add_ln712_530, i16 %add_ln712_527"   --->   Operation 5962 'add' 'add_ln712_531' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5963 [1/1] (0.00ns)   --->   "%sext_ln712_144 = sext i14 %add_ln712_536"   --->   Operation 5963 'sext' 'sext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5964 [1/1] (0.00ns)   --->   "%sext_ln712_145 = sext i13 %add_ln712_538"   --->   Operation 5964 'sext' 'sext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5965 [1/1] (1.52ns)   --->   "%add_ln712_539 = add i15 %sext_ln712_145, i15 %sext_ln712_144"   --->   Operation 5965 'add' 'add_ln712_539' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5966 [1/1] (0.00ns)   --->   "%sext_ln712_146 = sext i15 %add_ln712_539"   --->   Operation 5966 'sext' 'sext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5967 [1/1] (0.00ns)   --->   "%sext_ln712_148 = sext i14 %add_ln712_541"   --->   Operation 5967 'sext' 'sext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5968 [1/1] (0.00ns)   --->   "%sext_ln712_150 = sext i14 %add_ln712_544"   --->   Operation 5968 'sext' 'sext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5969 [1/1] (1.52ns)   --->   "%add_ln712_545 = add i15 %sext_ln712_150, i15 %sext_ln712_148"   --->   Operation 5969 'add' 'add_ln712_545' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5970 [1/1] (0.00ns)   --->   "%sext_ln712_151 = sext i15 %add_ln712_545"   --->   Operation 5970 'sext' 'sext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5971 [1/1] (1.53ns)   --->   "%add_ln712_546 = add i16 %sext_ln712_151, i16 %sext_ln712_146"   --->   Operation 5971 'add' 'add_ln712_546' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5972 [1/1] (0.00ns)   --->   "%sext_ln712_152 = sext i13 %add_ln712_548"   --->   Operation 5972 'sext' 'sext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5973 [1/1] (0.00ns)   --->   "%sext_ln712_153 = sext i14 %add_ln712_550"   --->   Operation 5973 'sext' 'sext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5974 [1/1] (1.52ns)   --->   "%add_ln712_551 = add i15 %sext_ln712_153, i15 %sext_ln712_152"   --->   Operation 5974 'add' 'add_ln712_551' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5975 [1/1] (0.00ns)   --->   "%zext_ln712_142 = zext i12 %add_ln712_561"   --->   Operation 5975 'zext' 'zext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5976 [1/1] (0.00ns)   --->   "%zext_ln712_143 = zext i12 %add_ln712_563"   --->   Operation 5976 'zext' 'zext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5977 [1/1] (1.54ns)   --->   "%add_ln712_564 = add i13 %zext_ln712_143, i13 %zext_ln712_142"   --->   Operation 5977 'add' 'add_ln712_564' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5978 [1/1] (0.00ns)   --->   "%zext_ln712_145 = zext i15 %add_ln712_566"   --->   Operation 5978 'zext' 'zext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5979 [1/1] (0.00ns)   --->   "%zext_ln712_146 = zext i15 %add_ln712_567"   --->   Operation 5979 'zext' 'zext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5980 [1/1] (0.00ns)   --->   "%zext_ln712_147 = zext i15 %add_ln712_568"   --->   Operation 5980 'zext' 'zext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_569 = add i16 %zext_ln712_147, i16 %zext_ln712_146"   --->   Operation 5981 'add' 'add_ln712_569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5982 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_570 = add i16 %add_ln712_569, i16 %zext_ln712_145"   --->   Operation 5982 'add' 'add_ln712_570' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5983 [1/1] (0.00ns)   --->   "%zext_ln712_148 = zext i15 %add_ln712_573"   --->   Operation 5983 'zext' 'zext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5984 [1/1] (0.00ns)   --->   "%zext_ln712_149 = zext i15 %add_ln712_575"   --->   Operation 5984 'zext' 'zext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_576 = add i16 %zext_ln712_149, i16 %zext_ln712_148"   --->   Operation 5985 'add' 'add_ln712_576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5986 [1/1] (0.00ns)   --->   "%zext_ln712_153 = zext i15 %add_ln712_581"   --->   Operation 5986 'zext' 'zext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5987 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_582 = add i16 %zext_ln712_153, i16 %add_ln712_576"   --->   Operation 5987 'add' 'add_ln712_582' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5988 [1/1] (0.00ns)   --->   "%sext_ln712_158 = sext i13 %add_ln712_586"   --->   Operation 5988 'sext' 'sext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5989 [1/1] (0.00ns)   --->   "%sext_ln712_159 = sext i14 %add_ln712_587"   --->   Operation 5989 'sext' 'sext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5990 [1/1] (0.00ns)   --->   "%sext_ln712_160 = sext i14 %add_ln712_588"   --->   Operation 5990 'sext' 'sext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_589 = add i15 %sext_ln712_160, i15 %sext_ln712_159"   --->   Operation 5991 'add' 'add_ln712_589' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5992 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_590 = add i15 %add_ln712_589, i15 %sext_ln712_158"   --->   Operation 5992 'add' 'add_ln712_590' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5993 [1/1] (0.00ns)   --->   "%sext_ln712_163 = sext i14 %add_ln712_592"   --->   Operation 5993 'sext' 'sext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5994 [1/1] (0.00ns)   --->   "%sext_ln712_165 = sext i13 %add_ln712_595"   --->   Operation 5994 'sext' 'sext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5995 [1/1] (1.52ns)   --->   "%add_ln712_596 = add i15 %sext_ln712_165, i15 %sext_ln712_163"   --->   Operation 5995 'add' 'add_ln712_596' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5996 [1/1] (0.00ns)   --->   "%sext_ln712_167 = sext i14 %add_ln712_599"   --->   Operation 5996 'sext' 'sext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5997 [1/1] (0.00ns)   --->   "%sext_ln712_170 = sext i14 %add_ln712_602"   --->   Operation 5997 'sext' 'sext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5998 [1/1] (1.52ns)   --->   "%add_ln712_603 = add i15 %sext_ln712_170, i15 %sext_ln712_167"   --->   Operation 5998 'add' 'add_ln712_603' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5999 [1/1] (0.00ns)   --->   "%zext_ln712_156 = zext i13 %add_ln712_613"   --->   Operation 5999 'zext' 'zext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6000 [1/1] (0.00ns)   --->   "%zext_ln712_157 = zext i13 %add_ln712_614"   --->   Operation 6000 'zext' 'zext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6001 [1/1] (0.00ns)   --->   "%zext_ln712_158 = zext i12 %add_ln712_615"   --->   Operation 6001 'zext' 'zext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_616 = add i14 %zext_ln712_158, i14 %zext_ln712_157"   --->   Operation 6002 'add' 'add_ln712_616' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6003 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_617 = add i14 %add_ln712_616, i14 %zext_ln712_156"   --->   Operation 6003 'add' 'add_ln712_617' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6004 [1/1] (0.00ns)   --->   "%zext_ln712_161 = zext i14 %add_ln712_619"   --->   Operation 6004 'zext' 'zext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6005 [1/1] (0.00ns)   --->   "%zext_ln712_162 = zext i15 %add_ln712_620"   --->   Operation 6005 'zext' 'zext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6006 [1/1] (0.00ns)   --->   "%zext_ln712_163 = zext i15 %add_ln712_621"   --->   Operation 6006 'zext' 'zext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_622 = add i16 %zext_ln712_163, i16 %zext_ln712_162"   --->   Operation 6007 'add' 'add_ln712_622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6008 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_623 = add i16 %add_ln712_622, i16 %zext_ln712_161"   --->   Operation 6008 'add' 'add_ln712_623' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6009 [1/1] (0.00ns)   --->   "%zext_ln712_167 = zext i15 %add_ln712_630"   --->   Operation 6009 'zext' 'zext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6010 [1/1] (0.00ns)   --->   "%zext_ln712_169 = zext i15 %add_ln712_632"   --->   Operation 6010 'zext' 'zext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6011 [1/1] (0.00ns)   --->   "%zext_ln712_171 = zext i15 %add_ln712_635"   --->   Operation 6011 'zext' 'zext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_636 = add i16 %zext_ln712_171, i16 %zext_ln712_169"   --->   Operation 6012 'add' 'add_ln712_636' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6013 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_637 = add i16 %add_ln712_636, i16 %zext_ln712_167"   --->   Operation 6013 'add' 'add_ln712_637' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6014 [1/1] (0.00ns)   --->   "%sext_ln712_174 = sext i12 %add_ln712_641"   --->   Operation 6014 'sext' 'sext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6015 [1/1] (0.00ns)   --->   "%sext_ln712_175 = sext i12 %add_ln712_643"   --->   Operation 6015 'sext' 'sext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6016 [1/1] (1.54ns)   --->   "%add_ln712_644 = add i13 %sext_ln712_175, i13 %sext_ln712_174"   --->   Operation 6016 'add' 'add_ln712_644' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6017 [1/1] (0.00ns)   --->   "%sext_ln712_177 = sext i13 %add_ln712_645"   --->   Operation 6017 'sext' 'sext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_646 = add i14 %sext_ln712_177, i14 %sext_ln1171_157"   --->   Operation 6018 'add' 'add_ln712_646' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6019 [1/1] (0.00ns)   --->   "%sext_ln712_179 = sext i12 %add_ln712_648"   --->   Operation 6019 'sext' 'sext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6020 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_649 = add i14 %sext_ln712_179, i14 %add_ln712_646"   --->   Operation 6020 'add' 'add_ln712_649' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6021 [1/1] (0.00ns)   --->   "%sext_ln712_183 = sext i14 %add_ln712_652"   --->   Operation 6021 'sext' 'sext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6022 [1/1] (0.00ns)   --->   "%sext_ln712_185 = sext i14 %add_ln712_654"   --->   Operation 6022 'sext' 'sext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6023 [1/1] (1.52ns)   --->   "%add_ln712_655 = add i15 %sext_ln712_185, i15 %sext_ln712_183"   --->   Operation 6023 'add' 'add_ln712_655' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6024 [1/1] (0.00ns)   --->   "%sext_ln712_186 = sext i15 %add_ln712_655"   --->   Operation 6024 'sext' 'sext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6025 [1/1] (0.00ns)   --->   "%sext_ln712_188 = sext i14 %add_ln712_657"   --->   Operation 6025 'sext' 'sext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6026 [1/1] (0.00ns)   --->   "%zext_ln712_172 = zext i12 %add_ln712_659"   --->   Operation 6026 'zext' 'zext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6027 [1/1] (1.52ns)   --->   "%add_ln712_660 = add i15 %zext_ln712_172, i15 %sext_ln712_188"   --->   Operation 6027 'add' 'add_ln712_660' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6028 [1/1] (0.00ns)   --->   "%sext_ln712_189 = sext i15 %add_ln712_660"   --->   Operation 6028 'sext' 'sext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6029 [1/1] (1.53ns)   --->   "%add_ln712_661 = add i16 %sext_ln712_189, i16 %sext_ln712_186"   --->   Operation 6029 'add' 'add_ln712_661' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6030 [1/1] (0.00ns)   --->   "%zext_ln712_173 = zext i15 %add_ln712_664"   --->   Operation 6030 'zext' 'zext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6031 [1/1] (0.00ns)   --->   "%zext_ln712_174 = zext i15 %add_ln712_666"   --->   Operation 6031 'zext' 'zext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6032 [1/1] (1.53ns)   --->   "%add_ln712_667 = add i16 %zext_ln712_174, i16 %zext_ln712_173"   --->   Operation 6032 'add' 'add_ln712_667' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6033 [1/1] (0.00ns)   --->   "%zext_ln712_175 = zext i15 %add_ln712_668"   --->   Operation 6033 'zext' 'zext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_669 = add i16 %zext_ln712_175, i16 %zext_ln717_238"   --->   Operation 6034 'add' 'add_ln712_669' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6035 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_672 = add i16 %add_ln712_671, i16 %add_ln712_669"   --->   Operation 6035 'add' 'add_ln712_672' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6036 [1/1] (0.00ns)   --->   "%zext_ln712_179 = zext i11 %add_ln712_679"   --->   Operation 6036 'zext' 'zext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_680 = add i15 %zext_ln712_179, i15 %zext_ln717_519"   --->   Operation 6037 'add' 'add_ln712_680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6038 [1/1] (0.00ns)   --->   "%zext_ln712_180 = zext i12 %add_ln712_682"   --->   Operation 6038 'zext' 'zext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6039 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_683 = add i15 %zext_ln712_180, i15 %add_ln712_680"   --->   Operation 6039 'add' 'add_ln712_683' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6040 [1/1] (0.00ns)   --->   "%sext_ln712_190 = sext i13 %add_ln712_688"   --->   Operation 6040 'sext' 'sext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6041 [1/1] (0.00ns)   --->   "%sext_ln712_191 = sext i13 %add_ln712_689"   --->   Operation 6041 'sext' 'sext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_690 = add i14 %sext_ln712_191, i14 %sext_ln1171_150"   --->   Operation 6042 'add' 'add_ln712_690' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6043 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_691 = add i14 %add_ln712_690, i14 %sext_ln712_190"   --->   Operation 6043 'add' 'add_ln712_691' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_692 = add i13 %sext_ln1171_234, i13 %sext_ln1171_239"   --->   Operation 6044 'add' 'add_ln712_692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6045 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_693 = add i13 %add_ln712_692, i13 %sext_ln1171_197"   --->   Operation 6045 'add' 'add_ln712_693' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6046 [1/1] (0.00ns)   --->   "%sext_ln712_197 = sext i14 %add_ln712_699"   --->   Operation 6046 'sext' 'sext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6047 [1/1] (0.00ns)   --->   "%sext_ln712_198 = sext i13 %add_ln712_701"   --->   Operation 6047 'sext' 'sext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6048 [1/1] (1.52ns)   --->   "%add_ln712_702 = add i15 %sext_ln712_198, i15 %sext_ln712_197"   --->   Operation 6048 'add' 'add_ln712_702' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6049 [1/1] (0.00ns)   --->   "%zext_ln712_185 = zext i10 %add_ln712_711"   --->   Operation 6049 'zext' 'zext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_712 = add i15 %zext_ln712_185, i15 %zext_ln717_171"   --->   Operation 6050 'add' 'add_ln712_712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6051 [1/1] (0.00ns)   --->   "%zext_ln712_187 = zext i13 %add_ln712_714"   --->   Operation 6051 'zext' 'zext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6052 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_715 = add i15 %zext_ln712_187, i15 %add_ln712_712"   --->   Operation 6052 'add' 'add_ln712_715' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_717 = add i15 %add_ln712_716, i15 %zext_ln42_139"   --->   Operation 6053 'add' 'add_ln712_717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6054 [1/1] (0.00ns)   --->   "%zext_ln712_190 = zext i13 %add_ln712_719"   --->   Operation 6054 'zext' 'zext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6055 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_720 = add i15 %zext_ln712_190, i15 %add_ln712_717"   --->   Operation 6055 'add' 'add_ln712_720' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6056 [1/1] (0.00ns)   --->   "%zext_ln712_192 = zext i13 %add_ln712_723"   --->   Operation 6056 'zext' 'zext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_725 = add i15 %add_ln712_724, i15 %zext_ln42_226"   --->   Operation 6057 'add' 'add_ln712_725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6058 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_726 = add i15 %add_ln712_725, i15 %zext_ln712_192"   --->   Operation 6058 'add' 'add_ln712_726' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6059 [1/1] (0.00ns)   --->   "%zext_ln712_194 = zext i11 %add_ln712_727"   --->   Operation 6059 'zext' 'zext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_728 = add i15 %zext_ln712_194, i15 %zext_ln717_538"   --->   Operation 6060 'add' 'add_ln712_728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6061 [1/1] (0.00ns)   --->   "%zext_ln712_197 = zext i10 %add_ln712_731"   --->   Operation 6061 'zext' 'zext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6062 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_732 = add i15 %zext_ln712_197, i15 %add_ln712_728"   --->   Operation 6062 'add' 'add_ln712_732' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_737 = add i14 %add_ln712_736, i14 %sext_ln717_7"   --->   Operation 6063 'add' 'add_ln712_737' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6064 [1/1] (0.00ns)   --->   "%sext_ln712_201 = sext i11 %add_ln712_739"   --->   Operation 6064 'sext' 'sext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6065 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_740 = add i14 %sext_ln712_201, i14 %add_ln712_737"   --->   Operation 6065 'add' 'add_ln712_740' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6066 [1/1] (0.00ns)   --->   "%sext_ln712_207 = sext i14 %add_ln712_748"   --->   Operation 6066 'sext' 'sext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6067 [1/1] (0.00ns)   --->   "%sext_ln712_208 = sext i13 %add_ln712_749"   --->   Operation 6067 'sext' 'sext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6068 [1/1] (1.53ns)   --->   "%add_ln712_750 = add i14 %sext_ln712_208, i14 %sext_ln1171_235"   --->   Operation 6068 'add' 'add_ln712_750' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6069 [1/1] (0.00ns)   --->   "%sext_ln712_209 = sext i14 %add_ln712_750"   --->   Operation 6069 'sext' 'sext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6070 [1/1] (1.52ns)   --->   "%add_ln712_751 = add i15 %sext_ln712_209, i15 %sext_ln712_207"   --->   Operation 6070 'add' 'add_ln712_751' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_754 = add i14 %sext_ln717_362, i14 %sext_ln717_376"   --->   Operation 6071 'add' 'add_ln712_754' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6072 [1/1] (0.00ns)   --->   "%sext_ln712_213 = sext i13 %add_ln712_755"   --->   Operation 6072 'sext' 'sext_ln712_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6073 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_756 = add i14 %sext_ln712_213, i14 %add_ln712_754"   --->   Operation 6073 'add' 'add_ln712_756' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6074 [1/1] (0.00ns)   --->   "%sext_ln712_216 = sext i12 %add_ln712_761"   --->   Operation 6074 'sext' 'sext_ln712_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6075 [1/1] (0.00ns)   --->   "%zext_ln712_199 = zext i15 %add_ln712_763"   --->   Operation 6075 'zext' 'zext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6076 [1/1] (1.53ns)   --->   "%add_ln712_764 = add i16 %zext_ln712_199, i16 %sext_ln712_216"   --->   Operation 6076 'add' 'add_ln712_764' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6077 [1/1] (0.00ns)   --->   "%zext_ln712_200 = zext i15 %add_ln712_766"   --->   Operation 6077 'zext' 'zext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6078 [1/1] (0.00ns)   --->   "%zext_ln712_201 = zext i15 %add_ln712_768"   --->   Operation 6078 'zext' 'zext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6079 [1/1] (1.53ns)   --->   "%add_ln712_769 = add i16 %zext_ln712_201, i16 %zext_ln712_200"   --->   Operation 6079 'add' 'add_ln712_769' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6080 [1/1] (0.00ns)   --->   "%zext_ln712_203 = zext i12 %add_ln712_772"   --->   Operation 6080 'zext' 'zext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6081 [1/1] (0.00ns)   --->   "%zext_ln712_205 = zext i13 %add_ln712_774"   --->   Operation 6081 'zext' 'zext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6082 [1/1] (1.53ns)   --->   "%add_ln712_775 = add i14 %zext_ln712_205, i14 %zext_ln712_203"   --->   Operation 6082 'add' 'add_ln712_775' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6083 [1/1] (0.00ns)   --->   "%sext_ln712_219 = sext i14 %add_ln712_787"   --->   Operation 6083 'sext' 'sext_ln712_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6084 [1/1] (0.00ns)   --->   "%sext_ln712_220 = sext i14 %add_ln712_788"   --->   Operation 6084 'sext' 'sext_ln712_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6085 [1/1] (0.00ns)   --->   "%sext_ln712_221 = sext i14 %add_ln712_790"   --->   Operation 6085 'sext' 'sext_ln712_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_791 = add i15 %sext_ln712_221, i15 %sext_ln712_220"   --->   Operation 6086 'add' 'add_ln712_791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6087 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_792 = add i15 %add_ln712_791, i15 %sext_ln712_219"   --->   Operation 6087 'add' 'add_ln712_792' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_797 = add i13 %sext_ln1171_256, i13 %sext_ln717_357"   --->   Operation 6088 'add' 'add_ln712_797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6089 [1/1] (0.00ns)   --->   "%sext_ln712_226 = sext i12 %add_ln712_799"   --->   Operation 6089 'sext' 'sext_ln712_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6090 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_800 = add i13 %sext_ln712_226, i13 %add_ln712_797"   --->   Operation 6090 'add' 'add_ln712_800' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6091 [1/1] (0.00ns)   --->   "%sext_ln712_229 = sext i14 %add_ln712_803"   --->   Operation 6091 'sext' 'sext_ln712_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6092 [1/1] (0.00ns)   --->   "%zext_ln712_210 = zext i15 %add_ln712_805"   --->   Operation 6092 'zext' 'zext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6093 [1/1] (1.53ns)   --->   "%add_ln712_806 = add i16 %zext_ln712_210, i16 %sext_ln712_229"   --->   Operation 6093 'add' 'add_ln712_806' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6094 [1/1] (0.00ns)   --->   "%zext_ln712_211 = zext i12 %add_ln712_807"   --->   Operation 6094 'zext' 'zext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6095 [1/1] (0.00ns)   --->   "%zext_ln712_212 = zext i11 %add_ln712_216"   --->   Operation 6095 'zext' 'zext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_808 = add i15 %zext_ln712_212, i15 %zext_ln717_353"   --->   Operation 6096 'add' 'add_ln712_808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6097 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_809 = add i15 %add_ln712_808, i15 %zext_ln712_211"   --->   Operation 6097 'add' 'add_ln712_809' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6098 [1/1] (0.00ns)   --->   "%zext_ln712_215 = zext i15 %add_ln712_814"   --->   Operation 6098 'zext' 'zext_ln712_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6099 [1/1] (0.00ns)   --->   "%zext_ln712_216 = zext i15 %add_ln712_815"   --->   Operation 6099 'zext' 'zext_ln712_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6100 [1/1] (0.00ns)   --->   "%zext_ln712_217 = zext i15 %add_ln712_817"   --->   Operation 6100 'zext' 'zext_ln712_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_818 = add i16 %zext_ln712_217, i16 %zext_ln712_216"   --->   Operation 6101 'add' 'add_ln712_818' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6102 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_819 = add i16 %add_ln712_818, i16 %zext_ln712_215"   --->   Operation 6102 'add' 'add_ln712_819' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6103 [1/1] (0.00ns)   --->   "%sext_ln712_230 = sext i13 %add_ln712_822"   --->   Operation 6103 'sext' 'sext_ln712_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_823 = add i14 %sext_ln712_230, i14 %sext_ln42_9"   --->   Operation 6104 'add' 'add_ln712_823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6105 [1/1] (0.00ns)   --->   "%sext_ln712_232 = sext i13 %add_ln712_825"   --->   Operation 6105 'sext' 'sext_ln712_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6106 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_826 = add i14 %sext_ln712_232, i14 %add_ln712_823"   --->   Operation 6106 'add' 'add_ln712_826' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_828 = add i14 %add_ln712_827, i14 %sext_ln1171_167"   --->   Operation 6107 'add' 'add_ln712_828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6108 [1/1] (0.00ns)   --->   "%sext_ln712_236 = sext i13 %add_ln712_831"   --->   Operation 6108 'sext' 'sext_ln712_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6109 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_832 = add i14 %sext_ln712_236, i14 %add_ln712_828"   --->   Operation 6109 'add' 'add_ln712_832' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6110 [1/1] (0.00ns)   --->   "%sext_ln712_239 = sext i13 %add_ln712_834"   --->   Operation 6110 'sext' 'sext_ln712_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_835 = add i14 %sext_ln712_239, i14 %sext_ln717_186"   --->   Operation 6111 'add' 'add_ln712_835' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6112 [1/1] (0.00ns)   --->   "%sext_ln712_241 = sext i12 %add_ln712_837"   --->   Operation 6112 'sext' 'sext_ln712_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6113 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_838 = add i14 %sext_ln712_241, i14 %add_ln712_835"   --->   Operation 6113 'add' 'add_ln712_838' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6114 [1/1] (0.00ns)   --->   "%sext_ln712_244 = sext i13 %add_ln712_840"   --->   Operation 6114 'sext' 'sext_ln712_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6115 [1/1] (0.00ns)   --->   "%sext_ln712_246 = sext i14 %add_ln712_843"   --->   Operation 6115 'sext' 'sext_ln712_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6116 [1/1] (1.52ns)   --->   "%add_ln712_844 = add i15 %sext_ln712_246, i15 %sext_ln712_244"   --->   Operation 6116 'add' 'add_ln712_844' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6117 [1/1] (0.00ns)   --->   "%sext_ln712_248 = sext i14 %add_ln712_848"   --->   Operation 6117 'sext' 'sext_ln712_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6118 [1/1] (0.00ns)   --->   "%zext_ln712_219 = zext i15 %add_ln712_849"   --->   Operation 6118 'zext' 'zext_ln712_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_850 = add i16 %zext_ln712_219, i16 %zext_ln717_66"   --->   Operation 6119 'add' 'add_ln712_850' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6120 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_851 = add i16 %add_ln712_850, i16 %sext_ln712_248"   --->   Operation 6120 'add' 'add_ln712_851' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6121 [1/1] (0.00ns)   --->   "%zext_ln712_220 = zext i13 %add_ln712_853"   --->   Operation 6121 'zext' 'zext_ln712_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6122 [1/1] (0.00ns)   --->   "%zext_ln712_221 = zext i12 %add_ln712_855"   --->   Operation 6122 'zext' 'zext_ln712_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_856 = add i15 %zext_ln712_221, i15 %add_ln712_854"   --->   Operation 6123 'add' 'add_ln712_856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6124 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_857 = add i15 %add_ln712_856, i15 %zext_ln712_220"   --->   Operation 6124 'add' 'add_ln712_857' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_866 = add i12 %zext_ln42_237, i12 %trunc_ln42_41"   --->   Operation 6125 'add' 'add_ln712_866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6126 [1/1] (0.00ns)   --->   "%zext_ln712_228 = zext i11 %add_ln712_867"   --->   Operation 6126 'zext' 'zext_ln712_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6127 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_868 = add i12 %zext_ln712_228, i12 %add_ln712_866"   --->   Operation 6127 'add' 'add_ln712_868' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6128 [1/1] (0.00ns)   --->   "%sext_ln712_249 = sext i13 %add_ln712_873"   --->   Operation 6128 'sext' 'sext_ln712_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6129 [1/1] (0.00ns)   --->   "%sext_ln712_250 = sext i13 %add_ln712_875"   --->   Operation 6129 'sext' 'sext_ln712_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6130 [1/1] (1.53ns)   --->   "%add_ln712_876 = add i14 %sext_ln712_250, i14 %sext_ln712_249"   --->   Operation 6130 'add' 'add_ln712_876' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6131 [1/1] (0.00ns)   --->   "%sext_ln712_251 = sext i14 %add_ln712_876"   --->   Operation 6131 'sext' 'sext_ln712_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6132 [1/1] (0.00ns)   --->   "%sext_ln712_252 = sext i14 %add_ln712_878"   --->   Operation 6132 'sext' 'sext_ln712_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6133 [1/1] (0.00ns)   --->   "%sext_ln712_253 = sext i14 %add_ln712_880"   --->   Operation 6133 'sext' 'sext_ln712_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6134 [1/1] (1.52ns)   --->   "%add_ln712_881 = add i15 %sext_ln712_253, i15 %sext_ln712_252"   --->   Operation 6134 'add' 'add_ln712_881' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6135 [1/1] (0.00ns)   --->   "%sext_ln712_254 = sext i15 %add_ln712_881"   --->   Operation 6135 'sext' 'sext_ln712_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6136 [1/1] (1.53ns)   --->   "%add_ln712_882 = add i16 %sext_ln712_254, i16 %sext_ln712_251"   --->   Operation 6136 'add' 'add_ln712_882' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6137 [1/1] (0.00ns)   --->   "%sext_ln712_256 = sext i14 %add_ln712_884"   --->   Operation 6137 'sext' 'sext_ln712_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6138 [1/1] (0.00ns)   --->   "%sext_ln712_257 = sext i13 %add_ln712_886"   --->   Operation 6138 'sext' 'sext_ln712_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6139 [1/1] (1.52ns)   --->   "%add_ln712_887 = add i15 %sext_ln712_257, i15 %sext_ln712_256"   --->   Operation 6139 'add' 'add_ln712_887' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6140 [1/1] (0.00ns)   --->   "%zext_ln712_232 = zext i15 %add_ln712_896"   --->   Operation 6140 'zext' 'zext_ln712_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6141 [1/1] (0.00ns)   --->   "%zext_ln712_233 = zext i15 %add_ln712_898"   --->   Operation 6141 'zext' 'zext_ln712_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6142 [1/1] (1.53ns)   --->   "%add_ln712_899 = add i16 %zext_ln712_233, i16 %zext_ln712_232"   --->   Operation 6142 'add' 'add_ln712_899' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6143 [1/1] (0.00ns)   --->   "%zext_ln712_234 = zext i15 %add_ln712_901"   --->   Operation 6143 'zext' 'zext_ln712_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6144 [1/1] (0.00ns)   --->   "%zext_ln712_235 = zext i15 %add_ln712_902"   --->   Operation 6144 'zext' 'zext_ln712_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_903 = add i16 %zext_ln712_235, i16 %zext_ln717_335"   --->   Operation 6145 'add' 'add_ln712_903' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6146 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_904 = add i16 %add_ln712_903, i16 %zext_ln712_234"   --->   Operation 6146 'add' 'add_ln712_904' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6147 [1/1] (0.00ns)   --->   "%zext_ln712_238 = zext i13 %add_ln712_909"   --->   Operation 6147 'zext' 'zext_ln712_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_910 = add i16 %zext_ln712_238, i16 %add_ln712_907"   --->   Operation 6148 'add' 'add_ln712_910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6149 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_916 = add i16 %add_ln712_915, i16 %add_ln712_910"   --->   Operation 6149 'add' 'add_ln712_916' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6150 [1/1] (0.00ns)   --->   "%sext_ln712_262 = sext i14 %add_ln712_920"   --->   Operation 6150 'sext' 'sext_ln712_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6151 [1/1] (0.00ns)   --->   "%sext_ln712_264 = sext i14 %add_ln712_922"   --->   Operation 6151 'sext' 'sext_ln712_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6152 [1/1] (1.52ns)   --->   "%add_ln712_923 = add i15 %sext_ln712_264, i15 %sext_ln712_262"   --->   Operation 6152 'add' 'add_ln712_923' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6153 [1/1] (0.00ns)   --->   "%sext_ln712_265 = sext i15 %add_ln712_923"   --->   Operation 6153 'sext' 'sext_ln712_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6154 [1/1] (0.00ns)   --->   "%sext_ln712_266 = sext i14 %add_ln712_925"   --->   Operation 6154 'sext' 'sext_ln712_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6155 [1/1] (0.00ns)   --->   "%sext_ln712_268 = sext i14 %add_ln712_927"   --->   Operation 6155 'sext' 'sext_ln712_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6156 [1/1] (1.52ns)   --->   "%add_ln712_928 = add i15 %sext_ln712_268, i15 %sext_ln712_266"   --->   Operation 6156 'add' 'add_ln712_928' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6157 [1/1] (0.00ns)   --->   "%sext_ln712_269 = sext i15 %add_ln712_928"   --->   Operation 6157 'sext' 'sext_ln712_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6158 [1/1] (1.53ns)   --->   "%add_ln712_929 = add i16 %sext_ln712_269, i16 %sext_ln712_265"   --->   Operation 6158 'add' 'add_ln712_929' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6159 [1/1] (0.00ns)   --->   "%sext_ln712_270 = sext i14 %add_ln712_931"   --->   Operation 6159 'sext' 'sext_ln712_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6160 [1/1] (0.00ns)   --->   "%sext_ln712_272 = sext i14 %add_ln712_933"   --->   Operation 6160 'sext' 'sext_ln712_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6161 [1/1] (1.52ns)   --->   "%add_ln712_934 = add i15 %sext_ln712_272, i15 %sext_ln712_270"   --->   Operation 6161 'add' 'add_ln712_934' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6162 [1/1] (0.00ns)   --->   "%zext_ln712_243 = zext i15 %add_ln712_943"   --->   Operation 6162 'zext' 'zext_ln712_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6163 [1/1] (0.00ns)   --->   "%zext_ln712_244 = zext i15 %add_ln712_944"   --->   Operation 6163 'zext' 'zext_ln712_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_945 = add i16 %zext_ln712_244, i16 %zext_ln717_153"   --->   Operation 6164 'add' 'add_ln712_945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6165 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_946 = add i16 %add_ln712_945, i16 %zext_ln712_243"   --->   Operation 6165 'add' 'add_ln712_946' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6166 [1/1] (0.00ns)   --->   "%zext_ln712_245 = zext i13 %add_ln712_948"   --->   Operation 6166 'zext' 'zext_ln712_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_950 = add i15 %add_ln712_949, i15 %zext_ln42_121"   --->   Operation 6167 'add' 'add_ln712_950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6168 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_951 = add i15 %add_ln712_950, i15 %zext_ln712_245"   --->   Operation 6168 'add' 'add_ln712_951' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_959 = add i15 %add_ln712_958, i15 %zext_ln42_197"   --->   Operation 6169 'add' 'add_ln712_959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6170 [1/1] (0.00ns)   --->   "%zext_ln712_251 = zext i13 %add_ln712_962"   --->   Operation 6170 'zext' 'zext_ln712_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6171 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_963 = add i15 %zext_ln712_251, i15 %add_ln712_959"   --->   Operation 6171 'add' 'add_ln712_963' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6172 [1/1] (0.00ns)   --->   "%sext_ln712_277 = sext i13 %add_ln712_968"   --->   Operation 6172 'sext' 'sext_ln712_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6173 [1/1] (0.00ns)   --->   "%sext_ln712_278 = sext i14 %add_ln712_970"   --->   Operation 6173 'sext' 'sext_ln712_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6174 [1/1] (1.52ns)   --->   "%add_ln712_971 = add i15 %sext_ln712_278, i15 %sext_ln712_277"   --->   Operation 6174 'add' 'add_ln712_971' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6175 [1/1] (0.00ns)   --->   "%sext_ln712_279 = sext i15 %add_ln712_971"   --->   Operation 6175 'sext' 'sext_ln712_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6176 [1/1] (0.00ns)   --->   "%sext_ln712_281 = sext i14 %add_ln712_973"   --->   Operation 6176 'sext' 'sext_ln712_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6177 [1/1] (0.00ns)   --->   "%sext_ln712_282 = sext i14 %add_ln712_975"   --->   Operation 6177 'sext' 'sext_ln712_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6178 [1/1] (1.52ns)   --->   "%add_ln712_976 = add i15 %sext_ln712_282, i15 %sext_ln712_281"   --->   Operation 6178 'add' 'add_ln712_976' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6179 [1/1] (0.00ns)   --->   "%sext_ln712_283 = sext i15 %add_ln712_976"   --->   Operation 6179 'sext' 'sext_ln712_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6180 [1/1] (1.53ns)   --->   "%add_ln712_977 = add i16 %sext_ln712_283, i16 %sext_ln712_279"   --->   Operation 6180 'add' 'add_ln712_977' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6181 [1/1] (0.00ns)   --->   "%sext_ln712_288 = sext i14 %add_ln712_984"   --->   Operation 6181 'sext' 'sext_ln712_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6182 [1/1] (0.00ns)   --->   "%zext_ln712_255 = zext i12 %add_ln712_987"   --->   Operation 6182 'zext' 'zext_ln712_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6183 [1/1] (1.52ns)   --->   "%add_ln712_988 = add i15 %zext_ln712_255, i15 %sext_ln712_288"   --->   Operation 6183 'add' 'add_ln712_988' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6184 [1/1] (0.00ns)   --->   "%zext_ln712_256 = zext i15 %add_ln712_992"   --->   Operation 6184 'zext' 'zext_ln712_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6185 [1/1] (0.00ns)   --->   "%zext_ln712_257 = zext i15 %add_ln712_994"   --->   Operation 6185 'zext' 'zext_ln712_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6186 [1/1] (1.53ns)   --->   "%add_ln712_995 = add i16 %zext_ln712_257, i16 %zext_ln712_256"   --->   Operation 6186 'add' 'add_ln712_995' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6187 [1/1] (0.00ns)   --->   "%zext_ln712_258 = zext i15 %add_ln712_996"   --->   Operation 6187 'zext' 'zext_ln712_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_997 = add i16 %zext_ln712_258, i16 %zext_ln717_205"   --->   Operation 6188 'add' 'add_ln712_997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6189 [1/1] (0.00ns)   --->   "%zext_ln712_260 = zext i13 %add_ln712_1000"   --->   Operation 6189 'zext' 'zext_ln712_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6190 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1001 = add i16 %zext_ln712_260, i16 %add_ln712_997"   --->   Operation 6190 'add' 'add_ln712_1001' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6191 [1/1] (0.00ns)   --->   "%zext_ln712_261 = zext i12 %add_ln712_1003"   --->   Operation 6191 'zext' 'zext_ln712_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1004 = add i15 %zext_ln712_261, i15 %zext_ln717_393"   --->   Operation 6192 'add' 'add_ln712_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6193 [1/1] (0.00ns)   --->   "%zext_ln712_263 = zext i12 %add_ln712_1006"   --->   Operation 6193 'zext' 'zext_ln712_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6194 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1007 = add i15 %zext_ln712_263, i15 %add_ln712_1004"   --->   Operation 6194 'add' 'add_ln712_1007' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6195 [1/1] (0.00ns)   --->   "%sext_ln712_290 = sext i12 %add_ln712_1018"   --->   Operation 6195 'sext' 'sext_ln712_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1020 = add i13 %add_ln712_1019, i13 %sext_ln717_88"   --->   Operation 6196 'add' 'add_ln712_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6197 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1021 = add i13 %add_ln712_1020, i13 %sext_ln712_290"   --->   Operation 6197 'add' 'add_ln712_1021' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6198 [1/1] (0.00ns)   --->   "%sext_ln712_292 = sext i13 %add_ln712_1022"   --->   Operation 6198 'sext' 'sext_ln712_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6199 [1/1] (1.53ns)   --->   "%add_ln712_1023 = add i14 %sext_ln712_292, i14 %sext_ln717_138"   --->   Operation 6199 'add' 'add_ln712_1023' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6200 [1/1] (0.00ns)   --->   "%sext_ln712_297 = sext i14 %add_ln712_1028"   --->   Operation 6200 'sext' 'sext_ln712_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1029 = add i15 %sext_ln712_297, i15 %sext_ln717_285"   --->   Operation 6201 'add' 'add_ln712_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6202 [1/1] (0.00ns)   --->   "%sext_ln712_299 = sext i14 %add_ln712_1031"   --->   Operation 6202 'sext' 'sext_ln712_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6203 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1032 = add i15 %sext_ln712_299, i15 %add_ln712_1029"   --->   Operation 6203 'add' 'add_ln712_1032' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6204 [1/1] (0.00ns)   --->   "%sext_ln712_302 = sext i14 %add_ln712_1034"   --->   Operation 6204 'sext' 'sext_ln712_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6205 [1/1] (0.00ns)   --->   "%sext_ln712_304 = sext i14 %add_ln712_1037"   --->   Operation 6205 'sext' 'sext_ln712_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6206 [1/1] (1.52ns)   --->   "%add_ln712_1038 = add i15 %sext_ln712_304, i15 %sext_ln712_302"   --->   Operation 6206 'add' 'add_ln712_1038' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6207 [1/1] (0.00ns)   --->   "%zext_ln712_270 = zext i12 %add_ln712_1042"   --->   Operation 6207 'zext' 'zext_ln712_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6208 [1/1] (0.00ns)   --->   "%zext_ln712_271 = zext i15 %add_ln712_1043"   --->   Operation 6208 'zext' 'zext_ln712_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1044 = add i16 %zext_ln712_271, i16 %zext_ln717_55"   --->   Operation 6209 'add' 'add_ln712_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6210 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1045 = add i16 %add_ln712_1044, i16 %zext_ln712_270"   --->   Operation 6210 'add' 'add_ln712_1045' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6211 [1/1] (0.00ns)   --->   "%zext_ln712_272 = zext i15 %add_ln712_1046"   --->   Operation 6211 'zext' 'zext_ln712_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1047 = add i16 %zext_ln712_272, i16 %zext_ln717_138"   --->   Operation 6212 'add' 'add_ln712_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6213 [1/1] (0.00ns)   --->   "%zext_ln712_273 = zext i15 %add_ln712_1049"   --->   Operation 6213 'zext' 'zext_ln712_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6214 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1050 = add i16 %zext_ln712_273, i16 %add_ln712_1047"   --->   Operation 6214 'add' 'add_ln712_1050' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6215 [1/1] (0.00ns)   --->   "%zext_ln712_276 = zext i12 %add_ln712_1058"   --->   Operation 6215 'zext' 'zext_ln712_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6216 [1/1] (0.00ns)   --->   "%zext_ln712_277 = zext i13 %add_ln712_1059"   --->   Operation 6216 'zext' 'zext_ln712_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6217 [1/1] (0.00ns)   --->   "%zext_ln712_278 = zext i12 %add_ln712_1060"   --->   Operation 6217 'zext' 'zext_ln712_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1061 = add i14 %zext_ln712_278, i14 %zext_ln712_277"   --->   Operation 6218 'add' 'add_ln712_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6219 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1062 = add i14 %add_ln712_1061, i14 %zext_ln712_276"   --->   Operation 6219 'add' 'add_ln712_1062' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6220 [1/1] (0.00ns)   --->   "%sext_ln712_306 = sext i13 %add_ln712_1067"   --->   Operation 6220 'sext' 'sext_ln712_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6221 [1/1] (0.00ns)   --->   "%sext_ln712_307 = sext i13 %add_ln712_1068"   --->   Operation 6221 'sext' 'sext_ln712_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1069 = add i14 %sext_ln712_307, i14 %sext_ln717_63"   --->   Operation 6222 'add' 'add_ln712_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6223 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1070 = add i14 %add_ln712_1069, i14 %sext_ln712_306"   --->   Operation 6223 'add' 'add_ln712_1070' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6224 [1/1] (0.00ns)   --->   "%sext_ln712_309 = sext i13 %add_ln712_1072"   --->   Operation 6224 'sext' 'sext_ln712_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6225 [1/1] (0.00ns)   --->   "%sext_ln712_310 = sext i11 %add_ln712_1073"   --->   Operation 6225 'sext' 'sext_ln712_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1074 = add i14 %sext_ln712_310, i14 %sext_ln717_211"   --->   Operation 6226 'add' 'add_ln712_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6227 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1075 = add i14 %add_ln712_1074, i14 %sext_ln712_309"   --->   Operation 6227 'add' 'add_ln712_1075' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6228 [1/1] (0.00ns)   --->   "%sext_ln712_313 = sext i13 %add_ln712_1078"   --->   Operation 6228 'sext' 'sext_ln712_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6229 [1/1] (0.00ns)   --->   "%sext_ln712_315 = sext i13 %add_ln712_1080"   --->   Operation 6229 'sext' 'sext_ln712_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6230 [1/1] (1.53ns)   --->   "%add_ln712_1081 = add i14 %sext_ln712_315, i14 %sext_ln712_313"   --->   Operation 6230 'add' 'add_ln712_1081' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6231 [1/1] (0.00ns)   --->   "%sext_ln712_318 = sext i12 %add_ln712_1084"   --->   Operation 6231 'sext' 'sext_ln712_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1085 = add i16 %sext_ln717_447, i16 %zext_ln717_36"   --->   Operation 6232 'add' 'add_ln712_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6233 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1086 = add i16 %add_ln712_1085, i16 %sext_ln712_318"   --->   Operation 6233 'add' 'add_ln712_1086' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6234 [1/1] (0.00ns)   --->   "%zext_ln712_280 = zext i15 %add_ln712_1090"   --->   Operation 6234 'zext' 'zext_ln712_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1091 = add i16 %zext_ln712_280, i16 %zext_ln717_44"   --->   Operation 6235 'add' 'add_ln712_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6236 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1094 = add i16 %add_ln712_1093, i16 %add_ln712_1091"   --->   Operation 6236 'add' 'add_ln712_1094' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6237 [1/1] (0.00ns)   --->   "%zext_ln712_283 = zext i13 %add_ln712_1096"   --->   Operation 6237 'zext' 'zext_ln712_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6238 [1/1] (0.00ns)   --->   "%zext_ln712_284 = zext i13 %add_ln712_1098"   --->   Operation 6238 'zext' 'zext_ln712_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6239 [1/1] (1.53ns)   --->   "%add_ln712_1099 = add i14 %zext_ln712_284, i14 %zext_ln712_283"   --->   Operation 6239 'add' 'add_ln712_1099' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6240 [1/1] (0.00ns)   --->   "%zext_ln712_289 = zext i15 %add_ln712_1106"   --->   Operation 6240 'zext' 'zext_ln712_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1107 = add i16 %zext_ln712_289, i16 %zext_ln717_502"   --->   Operation 6241 'add' 'add_ln712_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6242 [1/1] (0.00ns)   --->   "%zext_ln712_291 = zext i15 %add_ln712_1110"   --->   Operation 6242 'zext' 'zext_ln712_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6243 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1111 = add i16 %zext_ln712_291, i16 %add_ln712_1107"   --->   Operation 6243 'add' 'add_ln712_1111' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1116 = add i14 %add_ln712_1115, i14 %sext_ln1171_121"   --->   Operation 6244 'add' 'add_ln712_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6245 [1/1] (0.00ns)   --->   "%sext_ln712_319 = sext i13 %add_ln712_1118"   --->   Operation 6245 'sext' 'sext_ln712_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6246 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1119 = add i14 %sext_ln712_319, i14 %add_ln712_1116"   --->   Operation 6246 'add' 'add_ln712_1119' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6247 [1/1] (0.00ns)   --->   "%sext_ln712_322 = sext i13 %add_ln712_1121"   --->   Operation 6247 'sext' 'sext_ln712_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6248 [1/1] (0.00ns)   --->   "%sext_ln712_325 = sext i14 %add_ln712_1124"   --->   Operation 6248 'sext' 'sext_ln712_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6249 [1/1] (1.52ns)   --->   "%add_ln712_1125 = add i15 %sext_ln712_325, i15 %sext_ln712_322"   --->   Operation 6249 'add' 'add_ln712_1125' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6250 [1/1] (0.00ns)   --->   "%sext_ln712_327 = sext i14 %add_ln712_1127"   --->   Operation 6250 'sext' 'sext_ln712_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1128 = add i15 %sext_ln712_327, i15 %sext_ln1171_265"   --->   Operation 6251 'add' 'add_ln712_1128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6252 [1/1] (0.00ns)   --->   "%sext_ln712_329 = sext i12 %add_ln712_1131"   --->   Operation 6252 'sext' 'sext_ln712_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6253 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1132 = add i15 %sext_ln712_329, i15 %add_ln712_1128"   --->   Operation 6253 'add' 'add_ln712_1132' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6254 [1/1] (0.00ns)   --->   "%zext_ln712_292 = zext i13 %add_ln712_1135"   --->   Operation 6254 'zext' 'zext_ln712_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1136 = add i15 %zext_ln717_29, i15 %zext_ln42_16"   --->   Operation 6255 'add' 'add_ln712_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6256 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1137 = add i15 %add_ln712_1136, i15 %zext_ln712_292"   --->   Operation 6256 'add' 'add_ln712_1137' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6257 [1/1] (0.00ns)   --->   "%zext_ln712_294 = zext i15 %add_ln712_1142"   --->   Operation 6257 'zext' 'zext_ln712_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6258 [1/1] (0.00ns)   --->   "%zext_ln712_295 = zext i15 %add_ln712_1143"   --->   Operation 6258 'zext' 'zext_ln712_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6259 [1/1] (0.00ns)   --->   "%zext_ln712_296 = zext i15 %add_ln712_1144"   --->   Operation 6259 'zext' 'zext_ln712_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1145 = add i16 %zext_ln712_296, i16 %zext_ln712_295"   --->   Operation 6260 'add' 'add_ln712_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6261 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1146 = add i16 %add_ln712_1145, i16 %zext_ln712_294"   --->   Operation 6261 'add' 'add_ln712_1146' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6262 [1/1] (0.00ns)   --->   "%zext_ln712_298 = zext i12 %add_ln712_1149"   --->   Operation 6262 'zext' 'zext_ln712_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1150 = add i15 %zext_ln42_139, i15 %zext_ln717_320"   --->   Operation 6263 'add' 'add_ln712_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6264 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1151 = add i15 %add_ln712_1150, i15 %zext_ln712_298"   --->   Operation 6264 'add' 'add_ln712_1151' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6265 [1/1] (0.00ns)   --->   "%zext_ln712_304 = zext i15 %add_ln712_1161"   --->   Operation 6265 'zext' 'zext_ln712_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6266 [1/1] (0.00ns)   --->   "%zext_ln712_306 = zext i15 %add_ln712_1164"   --->   Operation 6266 'zext' 'zext_ln712_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6267 [1/1] (1.53ns)   --->   "%add_ln712_1165 = add i16 %zext_ln712_306, i16 %zext_ln712_304"   --->   Operation 6267 'add' 'add_ln712_1165' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6268 [1/1] (0.00ns)   --->   "%sext_ln712_332 = sext i14 %add_ln712_1170"   --->   Operation 6268 'sext' 'sext_ln712_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6269 [1/1] (0.00ns)   --->   "%sext_ln712_334 = sext i13 %add_ln712_1172"   --->   Operation 6269 'sext' 'sext_ln712_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6270 [1/1] (1.52ns)   --->   "%add_ln712_1173 = add i15 %sext_ln712_334, i15 %sext_ln712_332"   --->   Operation 6270 'add' 'add_ln712_1173' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6271 [1/1] (0.00ns)   --->   "%sext_ln712_335 = sext i15 %add_ln712_1173"   --->   Operation 6271 'sext' 'sext_ln712_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6272 [1/1] (0.00ns)   --->   "%sext_ln712_336 = sext i13 %add_ln712_1175"   --->   Operation 6272 'sext' 'sext_ln712_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6273 [1/1] (0.00ns)   --->   "%sext_ln712_337 = sext i13 %add_ln712_1177"   --->   Operation 6273 'sext' 'sext_ln712_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6274 [1/1] (1.53ns)   --->   "%add_ln712_1178 = add i14 %sext_ln712_337, i14 %sext_ln712_336"   --->   Operation 6274 'add' 'add_ln712_1178' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6275 [1/1] (0.00ns)   --->   "%sext_ln712_338 = sext i14 %add_ln712_1178"   --->   Operation 6275 'sext' 'sext_ln712_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6276 [1/1] (1.53ns)   --->   "%add_ln712_1179 = add i16 %sext_ln712_338, i16 %sext_ln712_335"   --->   Operation 6276 'add' 'add_ln712_1179' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6277 [1/1] (0.00ns)   --->   "%sext_ln712_339 = sext i14 %add_ln712_1180"   --->   Operation 6277 'sext' 'sext_ln712_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1181 = add i15 %sext_ln712_339, i15 %sext_ln717_239"   --->   Operation 6278 'add' 'add_ln712_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6279 [1/1] (0.00ns)   --->   "%sext_ln712_340 = sext i13 %add_ln712_1183"   --->   Operation 6279 'sext' 'sext_ln712_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6280 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1184 = add i15 %sext_ln712_340, i15 %add_ln712_1181"   --->   Operation 6280 'add' 'add_ln712_1184' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6281 [1/1] (0.00ns)   --->   "%sext_ln712_343 = sext i14 %add_ln712_1186"   --->   Operation 6281 'sext' 'sext_ln712_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6282 [1/1] (0.00ns)   --->   "%sext_ln712_346 = sext i14 %add_ln712_1189"   --->   Operation 6282 'sext' 'sext_ln712_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6283 [1/1] (1.52ns)   --->   "%add_ln712_1190 = add i15 %sext_ln712_346, i15 %sext_ln712_343"   --->   Operation 6283 'add' 'add_ln712_1190' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6284 [1/1] (0.00ns)   --->   "%zext_ln712_307 = zext i12 %add_ln712_1194"   --->   Operation 6284 'zext' 'zext_ln712_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6285 [1/1] (0.00ns)   --->   "%zext_ln712_309 = zext i13 %add_ln712_1196"   --->   Operation 6285 'zext' 'zext_ln712_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6286 [1/1] (1.53ns)   --->   "%add_ln712_1197 = add i14 %zext_ln712_309, i14 %zext_ln712_307"   --->   Operation 6286 'add' 'add_ln712_1197' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6287 [1/1] (0.00ns)   --->   "%zext_ln712_312 = zext i15 %add_ln712_1199"   --->   Operation 6287 'zext' 'zext_ln712_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6288 [1/1] (0.00ns)   --->   "%zext_ln712_314 = zext i15 %add_ln712_1202"   --->   Operation 6288 'zext' 'zext_ln712_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6289 [1/1] (1.53ns)   --->   "%add_ln712_1203 = add i16 %zext_ln712_314, i16 %zext_ln712_312"   --->   Operation 6289 'add' 'add_ln712_1203' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6290 [1/1] (0.00ns)   --->   "%zext_ln712_318 = zext i13 %add_ln712_1211"   --->   Operation 6290 'zext' 'zext_ln712_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6291 [1/1] (0.00ns)   --->   "%zext_ln712_320 = zext i12 %add_ln712_1214"   --->   Operation 6291 'zext' 'zext_ln712_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6292 [1/1] (1.53ns)   --->   "%add_ln712_1215 = add i14 %zext_ln712_320, i14 %zext_ln712_318"   --->   Operation 6292 'add' 'add_ln712_1215' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6293 [1/1] (0.00ns)   --->   "%sext_ln712_348 = sext i14 %add_ln712_1220"   --->   Operation 6293 'sext' 'sext_ln712_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6294 [1/1] (0.00ns)   --->   "%sext_ln712_349 = sext i14 %add_ln712_1222"   --->   Operation 6294 'sext' 'sext_ln712_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6295 [1/1] (1.52ns)   --->   "%add_ln712_1223 = add i15 %sext_ln712_349, i15 %sext_ln712_348"   --->   Operation 6295 'add' 'add_ln712_1223' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6296 [1/1] (0.00ns)   --->   "%sext_ln712_352 = sext i13 %add_ln712_1225"   --->   Operation 6296 'sext' 'sext_ln712_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6297 [1/1] (0.00ns)   --->   "%sext_ln712_353 = sext i14 %add_ln712_1226"   --->   Operation 6297 'sext' 'sext_ln712_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1227 = add i15 %sext_ln712_353, i15 %sext_ln717_235"   --->   Operation 6298 'add' 'add_ln712_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6299 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1228 = add i15 %add_ln712_1227, i15 %sext_ln712_352"   --->   Operation 6299 'add' 'add_ln712_1228' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6300 [1/1] (0.00ns)   --->   "%sext_ln712_359 = sext i14 %add_ln712_1234"   --->   Operation 6300 'sext' 'sext_ln712_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6301 [1/1] (0.00ns)   --->   "%sext_ln712_360 = sext i13 %add_ln712_1236"   --->   Operation 6301 'sext' 'sext_ln712_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6302 [1/1] (0.00ns)   --->   "%zext_ln712_323 = zext i15 %add_ln712_1239"   --->   Operation 6302 'zext' 'zext_ln712_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1240 = add i16 %zext_ln712_323, i16 %sext_ln712_360"   --->   Operation 6303 'add' 'add_ln712_1240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6304 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1241 = add i16 %add_ln712_1240, i16 %sext_ln712_359"   --->   Operation 6304 'add' 'add_ln712_1241' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6305 [1/1] (0.00ns)   --->   "%zext_ln712_324 = zext i15 %add_ln712_1244"   --->   Operation 6305 'zext' 'zext_ln712_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6306 [1/1] (0.00ns)   --->   "%zext_ln712_325 = zext i15 %add_ln712_1246"   --->   Operation 6306 'zext' 'zext_ln712_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6307 [1/1] (1.53ns)   --->   "%add_ln712_1247 = add i16 %zext_ln712_325, i16 %zext_ln712_324"   --->   Operation 6307 'add' 'add_ln712_1247' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6308 [1/1] (0.00ns)   --->   "%zext_ln712_326 = zext i15 %add_ln712_1249"   --->   Operation 6308 'zext' 'zext_ln712_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6309 [1/1] (0.00ns)   --->   "%zext_ln712_327 = zext i15 %add_ln712_1251"   --->   Operation 6309 'zext' 'zext_ln712_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6310 [1/1] (1.53ns)   --->   "%add_ln712_1252 = add i16 %zext_ln712_327, i16 %zext_ln712_326"   --->   Operation 6310 'add' 'add_ln712_1252' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6311 [1/1] (0.00ns)   --->   "%zext_ln712_330 = zext i12 %add_ln712_1260"   --->   Operation 6311 'zext' 'zext_ln712_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6312 [1/1] (0.00ns)   --->   "%zext_ln712_333 = zext i10 %add_ln712_1263"   --->   Operation 6312 'zext' 'zext_ln712_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6313 [1/1] (1.54ns)   --->   "%add_ln712_1264 = add i13 %zext_ln712_333, i13 %zext_ln712_330"   --->   Operation 6313 'add' 'add_ln712_1264' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6314 [1/1] (0.00ns)   --->   "%sext_ln712_361 = sext i13 %add_ln712_1269"   --->   Operation 6314 'sext' 'sext_ln712_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6315 [1/1] (0.00ns)   --->   "%sext_ln712_363 = sext i14 %add_ln712_1271"   --->   Operation 6315 'sext' 'sext_ln712_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6316 [1/1] (1.52ns)   --->   "%add_ln712_1272 = add i15 %sext_ln712_363, i15 %sext_ln712_361"   --->   Operation 6316 'add' 'add_ln712_1272' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6317 [1/1] (0.00ns)   --->   "%sext_ln712_364 = sext i15 %add_ln712_1272"   --->   Operation 6317 'sext' 'sext_ln712_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6318 [1/1] (0.00ns)   --->   "%sext_ln712_365 = sext i14 %add_ln712_1274"   --->   Operation 6318 'sext' 'sext_ln712_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6319 [1/1] (0.00ns)   --->   "%sext_ln712_366 = sext i13 %add_ln712_1276"   --->   Operation 6319 'sext' 'sext_ln712_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6320 [1/1] (1.52ns)   --->   "%add_ln712_1277 = add i15 %sext_ln712_366, i15 %sext_ln712_365"   --->   Operation 6320 'add' 'add_ln712_1277' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6321 [1/1] (0.00ns)   --->   "%sext_ln712_367 = sext i15 %add_ln712_1277"   --->   Operation 6321 'sext' 'sext_ln712_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6322 [1/1] (1.53ns)   --->   "%add_ln712_1278 = add i16 %sext_ln712_367, i16 %sext_ln712_364"   --->   Operation 6322 'add' 'add_ln712_1278' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1280 = add i14 %add_ln712_1279, i14 %sext_ln1171_241"   --->   Operation 6323 'add' 'add_ln712_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6324 [1/1] (0.00ns)   --->   "%sext_ln712_369 = sext i13 %add_ln712_1282"   --->   Operation 6324 'sext' 'sext_ln712_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6325 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1283 = add i14 %sext_ln712_369, i14 %add_ln712_1280"   --->   Operation 6325 'add' 'add_ln712_1283' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6326 [1/1] (0.00ns)   --->   "%sext_ln712_371 = sext i14 %add_ln712_1285"   --->   Operation 6326 'sext' 'sext_ln712_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6327 [1/1] (0.00ns)   --->   "%sext_ln712_373 = sext i14 %add_ln712_1287"   --->   Operation 6327 'sext' 'sext_ln712_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6328 [1/1] (1.52ns)   --->   "%add_ln712_1288 = add i15 %sext_ln712_373, i15 %sext_ln712_371"   --->   Operation 6328 'add' 'add_ln712_1288' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6329 [1/1] (0.00ns)   --->   "%zext_ln712_335 = zext i15 %add_ln712_1291"   --->   Operation 6329 'zext' 'zext_ln712_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1292 = add i16 %zext_ln712_335, i16 %zext_ln717_44"   --->   Operation 6330 'add' 'add_ln712_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6331 [1/1] (0.00ns)   --->   "%zext_ln712_336 = zext i15 %add_ln712_1294"   --->   Operation 6331 'zext' 'zext_ln712_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6332 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1295 = add i16 %zext_ln712_336, i16 %add_ln712_1292"   --->   Operation 6332 'add' 'add_ln712_1295' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6333 [1/1] (0.00ns)   --->   "%zext_ln712_337 = zext i15 %add_ln712_1296"   --->   Operation 6333 'zext' 'zext_ln712_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1297 = add i16 %zext_ln712_337, i16 %zext_ln717_146"   --->   Operation 6334 'add' 'add_ln712_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6335 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1300 = add i16 %add_ln712_1299, i16 %add_ln712_1297"   --->   Operation 6335 'add' 'add_ln712_1300' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6336 [1/1] (0.00ns)   --->   "%zext_ln712_343 = zext i12 %add_ln712_1308"   --->   Operation 6336 'zext' 'zext_ln712_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6337 [1/1] (0.00ns)   --->   "%zext_ln712_344 = zext i11 %add_ln712_1309"   --->   Operation 6337 'zext' 'zext_ln712_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1310 = add i15 %zext_ln712_344, i15 %zext_ln717_548"   --->   Operation 6338 'add' 'add_ln712_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6339 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1311 = add i15 %add_ln712_1310, i15 %zext_ln712_343"   --->   Operation 6339 'add' 'add_ln712_1311' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6340 [1/1] (0.00ns)   --->   "%sext_ln712_375 = sext i14 %add_ln712_1316"   --->   Operation 6340 'sext' 'sext_ln712_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6341 [1/1] (0.00ns)   --->   "%sext_ln712_378 = sext i14 %add_ln712_1319"   --->   Operation 6341 'sext' 'sext_ln712_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6342 [1/1] (1.52ns)   --->   "%add_ln712_1320 = add i15 %sext_ln712_378, i15 %sext_ln712_375"   --->   Operation 6342 'add' 'add_ln712_1320' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6343 [1/1] (0.00ns)   --->   "%sext_ln712_379 = sext i15 %add_ln712_1320"   --->   Operation 6343 'sext' 'sext_ln712_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6344 [1/1] (0.00ns)   --->   "%sext_ln712_380 = sext i13 %add_ln712_1322"   --->   Operation 6344 'sext' 'sext_ln712_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6345 [1/1] (0.00ns)   --->   "%sext_ln712_383 = sext i14 %add_ln712_1325"   --->   Operation 6345 'sext' 'sext_ln712_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6346 [1/1] (1.52ns)   --->   "%add_ln712_1326 = add i15 %sext_ln712_383, i15 %sext_ln712_380"   --->   Operation 6346 'add' 'add_ln712_1326' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6347 [1/1] (0.00ns)   --->   "%sext_ln712_384 = sext i15 %add_ln712_1326"   --->   Operation 6347 'sext' 'sext_ln712_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6348 [1/1] (1.53ns)   --->   "%add_ln712_1327 = add i16 %sext_ln712_384, i16 %sext_ln712_379"   --->   Operation 6348 'add' 'add_ln712_1327' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6349 [1/1] (0.00ns)   --->   "%sext_ln712_386 = sext i14 %add_ln712_1329"   --->   Operation 6349 'sext' 'sext_ln712_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6350 [1/1] (0.00ns)   --->   "%sext_ln712_387 = sext i14 %add_ln712_1330"   --->   Operation 6350 'sext' 'sext_ln712_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6351 [1/1] (0.00ns)   --->   "%sext_ln712_388 = sext i13 %add_ln712_1331"   --->   Operation 6351 'sext' 'sext_ln712_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1332 = add i15 %sext_ln712_388, i15 %sext_ln712_387"   --->   Operation 6352 'add' 'add_ln712_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6353 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1333 = add i15 %add_ln712_1332, i15 %sext_ln712_386"   --->   Operation 6353 'add' 'add_ln712_1333' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6354 [1/1] (0.00ns)   --->   "%sext_ln712_390 = sext i13 %add_ln712_1334"   --->   Operation 6354 'sext' 'sext_ln712_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1335 = add i16 %sext_ln717_439, i16 %zext_ln717_10"   --->   Operation 6355 'add' 'add_ln712_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6356 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1336 = add i16 %add_ln712_1335, i16 %sext_ln712_390"   --->   Operation 6356 'add' 'add_ln712_1336' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6357 [1/1] (0.00ns)   --->   "%zext_ln712_349 = zext i15 %add_ln712_1344"   --->   Operation 6357 'zext' 'zext_ln712_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6358 [1/1] (0.00ns)   --->   "%zext_ln712_350 = zext i15 %add_ln712_1345"   --->   Operation 6358 'zext' 'zext_ln712_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6359 [1/1] (0.00ns)   --->   "%zext_ln712_351 = zext i15 %add_ln712_1346"   --->   Operation 6359 'zext' 'zext_ln712_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1347 = add i16 %zext_ln712_351, i16 %zext_ln712_350"   --->   Operation 6360 'add' 'add_ln712_1347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6361 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1348 = add i16 %add_ln712_1347, i16 %zext_ln712_349"   --->   Operation 6361 'add' 'add_ln712_1348' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6362 [1/1] (0.00ns)   --->   "%zext_ln712_352 = zext i15 %add_ln712_1350"   --->   Operation 6362 'zext' 'zext_ln712_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6363 [1/1] (0.00ns)   --->   "%zext_ln712_353 = zext i12 %add_ln712_1351"   --->   Operation 6363 'zext' 'zext_ln712_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6364 [1/1] (0.00ns)   --->   "%zext_ln712_354 = zext i15 %add_ln712_1352"   --->   Operation 6364 'zext' 'zext_ln712_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1353 = add i16 %zext_ln712_354, i16 %zext_ln712_353"   --->   Operation 6365 'add' 'add_ln712_1353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6366 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1354 = add i16 %add_ln712_1353, i16 %zext_ln712_352"   --->   Operation 6366 'add' 'add_ln712_1354' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6367 [1/1] (0.00ns)   --->   "%zext_ln712_359 = zext i12 %add_ln712_1362"   --->   Operation 6367 'zext' 'zext_ln712_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1363 = add i15 %zext_ln42_244, i15 %zext_ln717_545"   --->   Operation 6368 'add' 'add_ln712_1363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6369 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1364 = add i15 %add_ln712_1363, i15 %zext_ln712_359"   --->   Operation 6369 'add' 'add_ln712_1364' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6370 [1/1] (0.00ns)   --->   "%sext_ln712_391 = sext i13 %add_ln712_1372"   --->   Operation 6370 'sext' 'sext_ln712_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1373 = add i14 %sext_ln712_391, i14 %sext_ln42_1"   --->   Operation 6371 'add' 'add_ln712_1373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6372 [1/1] (0.00ns)   --->   "%sext_ln712_392 = sext i13 %add_ln712_1375"   --->   Operation 6372 'sext' 'sext_ln712_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6373 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1376 = add i14 %sext_ln712_392, i14 %add_ln712_1373"   --->   Operation 6373 'add' 'add_ln712_1376' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6374 [1/1] (0.00ns)   --->   "%sext_ln712_394 = sext i14 %add_ln712_1377"   --->   Operation 6374 'sext' 'sext_ln712_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1378 = add i15 %sext_ln712_394, i15 %sext_ln717_135"   --->   Operation 6375 'add' 'add_ln712_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6376 [1/1] (0.00ns)   --->   "%sext_ln712_396 = sext i13 %add_ln712_1381"   --->   Operation 6376 'sext' 'sext_ln712_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6377 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1382 = add i15 %sext_ln712_396, i15 %add_ln712_1378"   --->   Operation 6377 'add' 'add_ln712_1382' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1384 = add i13 %sext_ln717_274, i13 %sext_ln1171_256"   --->   Operation 6378 'add' 'add_ln712_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6379 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1385 = add i13 %add_ln712_1384, i13 %sext_ln1171_242"   --->   Operation 6379 'add' 'add_ln712_1385' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6380 [1/1] (0.00ns)   --->   "%sext_ln712_402 = sext i13 %add_ln712_1390"   --->   Operation 6380 'sext' 'sext_ln712_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6381 [1/1] (0.00ns)   --->   "%sext_ln712_403 = sext i13 %add_ln712_1391"   --->   Operation 6381 'sext' 'sext_ln712_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6382 [1/1] (0.00ns)   --->   "%sext_ln712_404 = sext i14 %add_ln712_1392"   --->   Operation 6382 'sext' 'sext_ln712_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1393 = add i15 %sext_ln712_404, i15 %sext_ln712_403"   --->   Operation 6383 'add' 'add_ln712_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6384 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1394 = add i15 %add_ln712_1393, i15 %sext_ln712_402"   --->   Operation 6384 'add' 'add_ln712_1394' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6385 [1/1] (0.00ns)   --->   "%sext_ln712_406 = sext i14 %add_ln712_1398"   --->   Operation 6385 'sext' 'sext_ln712_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6386 [1/1] (0.00ns)   --->   "%zext_ln712_363 = zext i15 %add_ln712_1400"   --->   Operation 6386 'zext' 'zext_ln712_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6387 [1/1] (1.53ns)   --->   "%add_ln712_1401 = add i16 %zext_ln712_363, i16 %sext_ln712_406"   --->   Operation 6387 'add' 'add_ln712_1401' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6388 [1/1] (0.00ns)   --->   "%zext_ln712_364 = zext i15 %add_ln712_1402"   --->   Operation 6388 'zext' 'zext_ln712_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1403 = add i16 %zext_ln712_364, i16 %zext_ln717_109"   --->   Operation 6389 'add' 'add_ln712_1403' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6390 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1407 = add i16 %add_ln712_1406, i16 %add_ln712_1403"   --->   Operation 6390 'add' 'add_ln712_1407' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6391 [1/1] (0.00ns)   --->   "%zext_ln712_370 = zext i12 %add_ln712_1414"   --->   Operation 6391 'zext' 'zext_ln712_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1415 = add i15 %zext_ln712_370, i15 %zext_ln717_471"   --->   Operation 6392 'add' 'add_ln712_1415' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6393 [1/1] (0.00ns)   --->   "%zext_ln712_372 = zext i12 %add_ln712_1418"   --->   Operation 6393 'zext' 'zext_ln712_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6394 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1419 = add i15 %zext_ln712_372, i15 %add_ln712_1415"   --->   Operation 6394 'add' 'add_ln712_1419' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6395 [1/1] (0.00ns)   --->   "%sext_ln712_407 = sext i13 %add_ln712_1424"   --->   Operation 6395 'sext' 'sext_ln712_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6396 [1/1] (0.00ns)   --->   "%sext_ln712_408 = sext i13 %add_ln712_1425"   --->   Operation 6396 'sext' 'sext_ln712_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1426 = add i14 %sext_ln712_408, i14 %sext_ln717_84"   --->   Operation 6397 'add' 'add_ln712_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6398 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1427 = add i14 %add_ln712_1426, i14 %sext_ln712_407"   --->   Operation 6398 'add' 'add_ln712_1427' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6399 [1/1] (0.00ns)   --->   "%sext_ln712_410 = sext i13 %add_ln712_1429"   --->   Operation 6399 'sext' 'sext_ln712_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6400 [1/1] (0.00ns)   --->   "%sext_ln712_411 = sext i13 %add_ln712_1430"   --->   Operation 6400 'sext' 'sext_ln712_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1431 = add i14 %sext_ln712_411, i14 %sext_ln1171_194"   --->   Operation 6401 'add' 'add_ln712_1431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6402 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1432 = add i14 %add_ln712_1431, i14 %sext_ln712_410"   --->   Operation 6402 'add' 'add_ln712_1432' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6403 [1/1] (0.00ns)   --->   "%sext_ln712_414 = sext i12 %add_ln712_1434"   --->   Operation 6403 'sext' 'sext_ln712_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1435 = add i14 %sext_ln712_414, i14 %sext_ln1171_243"   --->   Operation 6404 'add' 'add_ln712_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6405 [1/1] (0.00ns)   --->   "%sext_ln712_415 = sext i12 %add_ln712_1437"   --->   Operation 6405 'sext' 'sext_ln712_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6406 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1438 = add i14 %sext_ln712_415, i14 %add_ln712_1435"   --->   Operation 6406 'add' 'add_ln712_1438' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1441 = add i14 %sext_ln1171_337, i14 %sext_ln717_428"   --->   Operation 6407 'add' 'add_ln712_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6408 [1/1] (0.00ns)   --->   "%sext_ln712_418 = sext i13 %add_ln712_1442"   --->   Operation 6408 'sext' 'sext_ln712_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6409 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1443 = add i14 %sext_ln712_418, i14 %add_ln712_1441"   --->   Operation 6409 'add' 'add_ln712_1443' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6410 [1/1] (0.00ns)   --->   "%zext_ln712_374 = zext i15 %add_ln712_1448"   --->   Operation 6410 'zext' 'zext_ln712_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6411 [1/1] (0.00ns)   --->   "%zext_ln712_375 = zext i15 %add_ln712_1450"   --->   Operation 6411 'zext' 'zext_ln712_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6412 [1/1] (1.53ns)   --->   "%add_ln712_1451 = add i16 %zext_ln712_375, i16 %zext_ln712_374"   --->   Operation 6412 'add' 'add_ln712_1451' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6413 [1/1] (0.00ns)   --->   "%zext_ln712_377 = zext i13 %add_ln712_1453"   --->   Operation 6413 'zext' 'zext_ln712_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6414 [1/1] (0.00ns)   --->   "%zext_ln712_378 = zext i15 %add_ln712_1454"   --->   Operation 6414 'zext' 'zext_ln712_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6415 [1/1] (0.00ns)   --->   "%zext_ln712_379 = zext i15 %add_ln712_1455"   --->   Operation 6415 'zext' 'zext_ln712_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1456 = add i16 %zext_ln712_379, i16 %zext_ln712_378"   --->   Operation 6416 'add' 'add_ln712_1456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6417 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1457 = add i16 %add_ln712_1456, i16 %zext_ln712_377"   --->   Operation 6417 'add' 'add_ln712_1457' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6418 [1/1] (0.00ns)   --->   "%zext_ln712_382 = zext i15 %add_ln712_1462"   --->   Operation 6418 'zext' 'zext_ln712_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1463 = add i16 %zext_ln712_382, i16 %add_ln712_1460"   --->   Operation 6419 'add' 'add_ln712_1463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6420 [1/1] (0.00ns)   --->   "%zext_ln712_386 = zext i15 %add_ln712_1469"   --->   Operation 6420 'zext' 'zext_ln712_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6421 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1470 = add i16 %zext_ln712_386, i16 %add_ln712_1463"   --->   Operation 6421 'add' 'add_ln712_1470' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 6422 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i15 %add_ln712_20"   --->   Operation 6422 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6423 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i10 %add_ln712_21"   --->   Operation 6423 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_24 = add i16 %add_ln712_23, i16 %sext_ln712_10"   --->   Operation 6424 'add' 'add_ln712_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6425 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_25 = add i16 %add_ln712_24, i16 %sext_ln712_9"   --->   Operation 6425 'add' 'add_ln712_25' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6426 [1/1] (0.00ns)   --->   "%zext_ln712_6 = zext i15 %add_ln712_36"   --->   Operation 6426 'zext' 'zext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_39 = add i16 %add_ln712_38, i16 %zext_ln712_6"   --->   Operation 6427 'add' 'add_ln712_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6428 [1/1] (0.00ns)   --->   "%zext_ln712_10 = zext i15 %add_ln712_44"   --->   Operation 6428 'zext' 'zext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6429 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_45 = add i16 %zext_ln712_10, i16 %add_ln712_39"   --->   Operation 6429 'add' 'add_ln712_45' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6430 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i15 %add_ln712_51"   --->   Operation 6430 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6431 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i14 %add_ln712_56"   --->   Operation 6431 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6432 [1/1] (1.53ns)   --->   "%add_ln712_57 = add i16 %sext_ln712_16, i16 %sext_ln712_14"   --->   Operation 6432 'add' 'add_ln712_57' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6433 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i15 %add_ln712_62"   --->   Operation 6433 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6434 [1/1] (0.00ns)   --->   "%zext_ln712_12 = zext i12 %add_ln712_66"   --->   Operation 6434 'zext' 'zext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_67 = add i16 %zext_ln712_12, i16 %add_ln712_64"   --->   Operation 6435 'add' 'add_ln712_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6436 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_68 = add i16 %add_ln712_67, i16 %sext_ln712_19"   --->   Operation 6436 'add' 'add_ln712_68' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6437 [1/1] (0.00ns)   --->   "%zext_ln712_14 = zext i15 %add_ln712_73"   --->   Operation 6437 'zext' 'zext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6438 [1/1] (0.00ns)   --->   "%zext_ln712_18 = zext i15 %add_ln712_78"   --->   Operation 6438 'zext' 'zext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_79 = add i16 %zext_ln712_18, i16 %zext_ln712_14"   --->   Operation 6439 'add' 'add_ln712_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6440 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_91 = add i16 %add_ln712_90, i16 %add_ln712_79"   --->   Operation 6440 'add' 'add_ln712_91' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6441 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i14 %add_ln712_96"   --->   Operation 6441 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6442 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i15 %add_ln712_101"   --->   Operation 6442 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6443 [1/1] (1.53ns)   --->   "%add_ln712_102 = add i16 %sext_ln712_25, i16 %sext_ln712_22"   --->   Operation 6443 'add' 'add_ln712_102' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6444 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i13 %add_ln712_107"   --->   Operation 6444 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6445 [1/1] (0.00ns)   --->   "%sext_ln712_31 = sext i14 %add_ln712_109"   --->   Operation 6445 'sext' 'sext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6446 [1/1] (0.00ns)   --->   "%sext_ln712_33 = sext i14 %add_ln712_111"   --->   Operation 6446 'sext' 'sext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_112 = add i15 %sext_ln712_33, i15 %sext_ln712_31"   --->   Operation 6447 'add' 'add_ln712_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6448 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_113 = add i15 %add_ln712_112, i15 %sext_ln712_29"   --->   Operation 6448 'add' 'add_ln712_113' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6449 [1/1] (0.00ns)   --->   "%zext_ln712_28 = zext i15 %add_ln712_127"   --->   Operation 6449 'zext' 'zext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6450 [1/1] (0.00ns)   --->   "%zext_ln712_30 = zext i15 %add_ln712_129"   --->   Operation 6450 'zext' 'zext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_130 = add i16 %zext_ln712_30, i16 %zext_ln712_28"   --->   Operation 6451 'add' 'add_ln712_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6452 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_136 = add i16 %add_ln712_135, i16 %add_ln712_130"   --->   Operation 6452 'add' 'add_ln712_136' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6453 [1/1] (0.00ns)   --->   "%sext_ln712_37 = sext i14 %add_ln712_142"   --->   Operation 6453 'sext' 'sext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6454 [1/1] (0.00ns)   --->   "%sext_ln712_41 = sext i15 %add_ln712_147"   --->   Operation 6454 'sext' 'sext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6455 [1/1] (1.53ns)   --->   "%add_ln712_148 = add i16 %sext_ln712_41, i16 %sext_ln712_37"   --->   Operation 6455 'add' 'add_ln712_148' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6456 [1/1] (0.00ns)   --->   "%sext_ln712_45 = sext i15 %add_ln712_153"   --->   Operation 6456 'sext' 'sext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6457 [1/1] (0.00ns)   --->   "%sext_ln712_46 = sext i14 %add_ln712_155"   --->   Operation 6457 'sext' 'sext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6458 [1/1] (0.00ns)   --->   "%zext_ln712_34 = zext i15 %add_ln712_157"   --->   Operation 6458 'zext' 'zext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_158 = add i16 %zext_ln712_34, i16 %sext_ln712_46"   --->   Operation 6459 'add' 'add_ln712_158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6460 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_159 = add i16 %add_ln712_158, i16 %sext_ln712_45"   --->   Operation 6460 'add' 'add_ln712_159' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6461 [1/1] (0.00ns)   --->   "%zext_ln712_36 = zext i15 %add_ln712_164"   --->   Operation 6461 'zext' 'zext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_170 = add i16 %add_ln712_169, i16 %zext_ln712_36"   --->   Operation 6462 'add' 'add_ln712_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6463 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_182 = add i16 %add_ln712_181, i16 %add_ln712_170"   --->   Operation 6463 'add' 'add_ln712_182' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6464 [1/1] (0.00ns)   --->   "%sext_ln712_50 = sext i15 %add_ln712_188"   --->   Operation 6464 'sext' 'sext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6465 [1/1] (0.00ns)   --->   "%sext_ln712_55 = sext i15 %add_ln712_194"   --->   Operation 6465 'sext' 'sext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6466 [1/1] (1.53ns)   --->   "%add_ln712_195 = add i16 %sext_ln712_55, i16 %sext_ln712_50"   --->   Operation 6466 'add' 'add_ln712_195' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6467 [1/1] (0.00ns)   --->   "%zext_ln712_51 = zext i13 %add_ln712_213"   --->   Operation 6467 'zext' 'zext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6468 [1/1] (0.00ns)   --->   "%zext_ln712_53 = zext i13 %add_ln712_215"   --->   Operation 6468 'zext' 'zext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6469 [1/1] (0.00ns)   --->   "%zext_ln712_55 = zext i12 %add_ln712_218"   --->   Operation 6469 'zext' 'zext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_219 = add i14 %zext_ln712_55, i14 %zext_ln712_53"   --->   Operation 6470 'add' 'add_ln712_219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6471 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_220 = add i14 %add_ln712_219, i14 %zext_ln712_51"   --->   Operation 6471 'add' 'add_ln712_220' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6472 [1/1] (0.00ns)   --->   "%sext_ln712_65 = sext i14 %add_ln712_239"   --->   Operation 6472 'sext' 'sext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6473 [1/1] (0.00ns)   --->   "%sext_ln712_66 = sext i14 %add_ln712_241"   --->   Operation 6473 'sext' 'sext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6474 [1/1] (0.00ns)   --->   "%sext_ln712_67 = sext i14 %add_ln712_243"   --->   Operation 6474 'sext' 'sext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_244 = add i15 %sext_ln712_67, i15 %sext_ln712_66"   --->   Operation 6475 'add' 'add_ln712_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6476 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_245 = add i15 %add_ln712_244, i15 %sext_ln712_65"   --->   Operation 6476 'add' 'add_ln712_245' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6477 [1/1] (0.00ns)   --->   "%sext_ln712_72 = sext i15 %add_ln712_250"   --->   Operation 6477 'sext' 'sext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6478 [1/1] (0.00ns)   --->   "%sext_ln712_74 = sext i14 %add_ln712_252"   --->   Operation 6478 'sext' 'sext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_256 = add i16 %add_ln712_255, i16 %sext_ln712_74"   --->   Operation 6479 'add' 'add_ln712_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6480 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_257 = add i16 %add_ln712_256, i16 %sext_ln712_72"   --->   Operation 6480 'add' 'add_ln712_257' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6481 [1/1] (0.00ns)   --->   "%zext_ln712_72 = zext i15 %add_ln712_275"   --->   Operation 6481 'zext' 'zext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6482 [1/1] (0.00ns)   --->   "%zext_ln712_75 = zext i15 %add_ln712_281"   --->   Operation 6482 'zext' 'zext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6483 [1/1] (1.53ns)   --->   "%add_ln712_282 = add i16 %zext_ln712_75, i16 %zext_ln712_72"   --->   Operation 6483 'add' 'add_ln712_282' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6484 [1/1] (0.00ns)   --->   "%sext_ln712_79 = sext i15 %add_ln712_289"   --->   Operation 6484 'sext' 'sext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6485 [1/1] (0.00ns)   --->   "%sext_ln712_81 = sext i14 %add_ln712_291"   --->   Operation 6485 'sext' 'sext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6486 [1/1] (0.00ns)   --->   "%sext_ln712_83 = sext i14 %add_ln712_294"   --->   Operation 6486 'sext' 'sext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6487 [1/1] (1.52ns)   --->   "%add_ln712_295 = add i15 %sext_ln712_83, i15 %sext_ln712_81"   --->   Operation 6487 'add' 'add_ln712_295' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6488 [1/1] (0.00ns)   --->   "%sext_ln712_84 = sext i15 %add_ln712_295"   --->   Operation 6488 'sext' 'sext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6489 [1/1] (1.53ns)   --->   "%add_ln712_296 = add i16 %sext_ln712_84, i16 %sext_ln712_79"   --->   Operation 6489 'add' 'add_ln712_296' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6490 [1/1] (0.00ns)   --->   "%zext_ln712_83 = zext i15 %add_ln712_325"   --->   Operation 6490 'zext' 'zext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_326 = add i16 %zext_ln712_83, i16 %add_ln712_323"   --->   Operation 6491 'add' 'add_ln712_326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6492 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_333 = add i16 %add_ln712_332, i16 %add_ln712_326"   --->   Operation 6492 'add' 'add_ln712_333' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6493 [1/1] (0.00ns)   --->   "%sext_ln712_96 = sext i15 %add_ln712_340"   --->   Operation 6493 'sext' 'sext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6494 [1/1] (0.00ns)   --->   "%sext_ln712_99 = sext i14 %add_ln712_346"   --->   Operation 6494 'sext' 'sext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6495 [1/1] (1.53ns)   --->   "%add_ln712_347 = add i16 %sext_ln712_99, i16 %sext_ln712_96"   --->   Operation 6495 'add' 'add_ln712_347' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6496 [1/1] (0.00ns)   --->   "%sext_ln712_103 = sext i15 %add_ln712_352"   --->   Operation 6496 'sext' 'sext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6497 [1/1] (0.00ns)   --->   "%sext_ln712_105 = sext i14 %add_ln712_354"   --->   Operation 6497 'sext' 'sext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6498 [1/1] (0.00ns)   --->   "%zext_ln712_88 = zext i15 %add_ln712_357"   --->   Operation 6498 'zext' 'zext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_358 = add i16 %zext_ln712_88, i16 %sext_ln712_105"   --->   Operation 6499 'add' 'add_ln712_358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6500 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_359 = add i16 %add_ln712_358, i16 %sext_ln712_103"   --->   Operation 6500 'add' 'add_ln712_359' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6501 [1/1] (0.00ns)   --->   "%zext_ln712_97 = zext i15 %add_ln712_378"   --->   Operation 6501 'zext' 'zext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6502 [1/1] (0.00ns)   --->   "%zext_ln712_100 = zext i15 %add_ln712_383"   --->   Operation 6502 'zext' 'zext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6503 [1/1] (1.53ns)   --->   "%add_ln712_384 = add i16 %zext_ln712_100, i16 %zext_ln712_97"   --->   Operation 6503 'add' 'add_ln712_384' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6504 [1/1] (0.00ns)   --->   "%sext_ln712_109 = sext i15 %add_ln712_391"   --->   Operation 6504 'sext' 'sext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6505 [1/1] (0.00ns)   --->   "%sext_ln712_112 = sext i14 %add_ln712_397"   --->   Operation 6505 'sext' 'sext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6506 [1/1] (1.53ns)   --->   "%add_ln712_398 = add i16 %sext_ln712_112, i16 %sext_ln712_109"   --->   Operation 6506 'add' 'add_ln712_398' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6507 [1/1] (0.00ns)   --->   "%sext_ln712_116 = sext i15 %add_ln712_403"   --->   Operation 6507 'sext' 'sext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6508 [1/1] (0.00ns)   --->   "%sext_ln712_118 = sext i14 %add_ln712_405"   --->   Operation 6508 'sext' 'sext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_409 = add i16 %add_ln712_408, i16 %sext_ln712_118"   --->   Operation 6509 'add' 'add_ln712_409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6510 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_410 = add i16 %add_ln712_409, i16 %sext_ln712_116"   --->   Operation 6510 'add' 'add_ln712_410' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6511 [1/1] (0.00ns)   --->   "%zext_ln712_109 = zext i15 %add_ln712_425"   --->   Operation 6511 'zext' 'zext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_428 = add i16 %add_ln712_427, i16 %zext_ln712_109"   --->   Operation 6512 'add' 'add_ln712_428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6513 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_435 = add i16 %add_ln712_434, i16 %add_ln712_428"   --->   Operation 6513 'add' 'add_ln712_435' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6514 [1/1] (0.00ns)   --->   "%sext_ln712_123 = sext i14 %add_ln712_442"   --->   Operation 6514 'sext' 'sext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6515 [1/1] (0.00ns)   --->   "%sext_ln712_127 = sext i15 %add_ln712_447"   --->   Operation 6515 'sext' 'sext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6516 [1/1] (1.53ns)   --->   "%add_ln712_448 = add i16 %sext_ln712_127, i16 %sext_ln712_123"   --->   Operation 6516 'add' 'add_ln712_448' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6517 [1/1] (0.00ns)   --->   "%sext_ln712_130 = sext i15 %add_ln712_453"   --->   Operation 6517 'sext' 'sext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6518 [1/1] (0.00ns)   --->   "%zext_ln712_115 = zext i12 %add_ln712_457"   --->   Operation 6518 'zext' 'zext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_458 = add i16 %zext_ln712_115, i16 %add_ln712_455"   --->   Operation 6519 'add' 'add_ln712_458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6520 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_459 = add i16 %add_ln712_458, i16 %sext_ln712_130"   --->   Operation 6520 'add' 'add_ln712_459' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6521 [1/1] (0.00ns)   --->   "%zext_ln712_118 = zext i15 %add_ln712_465"   --->   Operation 6521 'zext' 'zext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_471 = add i16 %add_ln712_470, i16 %zext_ln712_118"   --->   Operation 6522 'add' 'add_ln712_471' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6523 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_483 = add i16 %add_ln712_482, i16 %add_ln712_471"   --->   Operation 6523 'add' 'add_ln712_483' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6524 [1/1] (0.00ns)   --->   "%sext_ln712_134 = sext i14 %add_ln712_489"   --->   Operation 6524 'sext' 'sext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6525 [1/1] (0.00ns)   --->   "%sext_ln712_137 = sext i15 %add_ln712_494"   --->   Operation 6525 'sext' 'sext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6526 [1/1] (1.53ns)   --->   "%add_ln712_495 = add i16 %sext_ln712_137, i16 %sext_ln712_134"   --->   Operation 6526 'add' 'add_ln712_495' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6527 [1/1] (0.00ns)   --->   "%sext_ln712_141 = sext i14 %add_ln712_500"   --->   Operation 6527 'sext' 'sext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6528 [1/1] (0.00ns)   --->   "%sext_ln712_142 = sext i13 %add_ln712_502"   --->   Operation 6528 'sext' 'sext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_506 = add i16 %add_ln712_505, i16 %sext_ln712_142"   --->   Operation 6529 'add' 'add_ln712_506' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6530 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_507 = add i16 %add_ln712_506, i16 %sext_ln712_141"   --->   Operation 6530 'add' 'add_ln712_507' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6531 [1/1] (0.00ns)   --->   "%zext_ln712_135 = zext i13 %add_ln712_522"   --->   Operation 6531 'zext' 'zext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_525 = add i16 %add_ln712_524, i16 %zext_ln712_135"   --->   Operation 6532 'add' 'add_ln712_525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6533 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_532 = add i16 %add_ln712_531, i16 %add_ln712_525"   --->   Operation 6533 'add' 'add_ln712_532' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6534 [1/1] (0.00ns)   --->   "%sext_ln712_154 = sext i15 %add_ln712_551"   --->   Operation 6534 'sext' 'sext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6535 [1/1] (0.00ns)   --->   "%sext_ln712_156 = sext i14 %add_ln712_553"   --->   Operation 6535 'sext' 'sext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6536 [1/1] (0.00ns)   --->   "%zext_ln712_141 = zext i15 %add_ln712_556"   --->   Operation 6536 'zext' 'zext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_557 = add i16 %zext_ln712_141, i16 %sext_ln712_156"   --->   Operation 6537 'add' 'add_ln712_557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6538 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_558 = add i16 %add_ln712_557, i16 %sext_ln712_154"   --->   Operation 6538 'add' 'add_ln712_558' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6539 [1/1] (0.00ns)   --->   "%zext_ln712_144 = zext i13 %add_ln712_564"   --->   Operation 6539 'zext' 'zext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_571 = add i16 %add_ln712_570, i16 %zext_ln712_144"   --->   Operation 6540 'add' 'add_ln712_571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6541 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_583 = add i16 %add_ln712_582, i16 %add_ln712_571"   --->   Operation 6541 'add' 'add_ln712_583' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6542 [1/1] (0.00ns)   --->   "%sext_ln712_161 = sext i15 %add_ln712_590"   --->   Operation 6542 'sext' 'sext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6543 [1/1] (0.00ns)   --->   "%sext_ln712_166 = sext i15 %add_ln712_596"   --->   Operation 6543 'sext' 'sext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6544 [1/1] (1.53ns)   --->   "%add_ln712_597 = add i16 %sext_ln712_166, i16 %sext_ln712_161"   --->   Operation 6544 'add' 'add_ln712_597' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6545 [1/1] (0.00ns)   --->   "%sext_ln712_171 = sext i15 %add_ln712_603"   --->   Operation 6545 'sext' 'sext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6546 [1/1] (0.00ns)   --->   "%sext_ln712_173 = sext i14 %add_ln712_605"   --->   Operation 6546 'sext' 'sext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_609 = add i16 %add_ln712_608, i16 %sext_ln712_173"   --->   Operation 6547 'add' 'add_ln712_609' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6548 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_610 = add i16 %add_ln712_609, i16 %sext_ln712_171"   --->   Operation 6548 'add' 'add_ln712_610' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6549 [1/1] (0.00ns)   --->   "%zext_ln712_159 = zext i14 %add_ln712_617"   --->   Operation 6549 'zext' 'zext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_624 = add i16 %add_ln712_623, i16 %zext_ln712_159"   --->   Operation 6550 'add' 'add_ln712_624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6551 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_638 = add i16 %add_ln712_637, i16 %add_ln712_624"   --->   Operation 6551 'add' 'add_ln712_638' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6552 [1/1] (0.00ns)   --->   "%sext_ln712_176 = sext i13 %add_ln712_644"   --->   Operation 6552 'sext' 'sext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6553 [1/1] (0.00ns)   --->   "%sext_ln712_180 = sext i14 %add_ln712_649"   --->   Operation 6553 'sext' 'sext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6554 [1/1] (1.52ns)   --->   "%add_ln712_650 = add i15 %sext_ln712_180, i15 %sext_ln712_176"   --->   Operation 6554 'add' 'add_ln712_650' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6555 [1/1] (0.00ns)   --->   "%zext_ln712_177 = zext i15 %add_ln712_675"   --->   Operation 6555 'zext' 'zext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_678 = add i16 %add_ln712_677, i16 %zext_ln712_177"   --->   Operation 6556 'add' 'add_ln712_678' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6557 [1/1] (0.00ns)   --->   "%zext_ln712_181 = zext i15 %add_ln712_683"   --->   Operation 6557 'zext' 'zext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6558 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_684 = add i16 %zext_ln712_181, i16 %add_ln712_678"   --->   Operation 6558 'add' 'add_ln712_684' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6559 [1/1] (0.00ns)   --->   "%sext_ln712_192 = sext i14 %add_ln712_691"   --->   Operation 6559 'sext' 'sext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6560 [1/1] (0.00ns)   --->   "%sext_ln712_193 = sext i13 %add_ln712_693"   --->   Operation 6560 'sext' 'sext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6561 [1/1] (0.00ns)   --->   "%sext_ln712_194 = sext i14 %add_ln712_695"   --->   Operation 6561 'sext' 'sext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6562 [1/1] (1.52ns)   --->   "%add_ln712_696 = add i15 %sext_ln712_194, i15 %sext_ln712_193"   --->   Operation 6562 'add' 'add_ln712_696' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6563 [1/1] (0.00ns)   --->   "%sext_ln712_195 = sext i15 %add_ln712_696"   --->   Operation 6563 'sext' 'sext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6564 [1/1] (1.53ns)   --->   "%add_ln712_697 = add i16 %sext_ln712_195, i16 %sext_ln712_192"   --->   Operation 6564 'add' 'add_ln712_697' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6565 [1/1] (0.00ns)   --->   "%sext_ln712_199 = sext i15 %add_ln712_702"   --->   Operation 6565 'sext' 'sext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6566 [1/1] (0.00ns)   --->   "%zext_ln712_182 = zext i13 %add_ln712_704"   --->   Operation 6566 'zext' 'zext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_708 = add i16 %add_ln712_707, i16 %zext_ln712_182"   --->   Operation 6567 'add' 'add_ln712_708' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6568 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_709 = add i16 %add_ln712_708, i16 %sext_ln712_199"   --->   Operation 6568 'add' 'add_ln712_709' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6569 [1/1] (0.00ns)   --->   "%zext_ln712_193 = zext i15 %add_ln712_726"   --->   Operation 6569 'zext' 'zext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6570 [1/1] (0.00ns)   --->   "%zext_ln712_198 = zext i15 %add_ln712_732"   --->   Operation 6570 'zext' 'zext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6571 [1/1] (1.53ns)   --->   "%add_ln712_733 = add i16 %zext_ln712_198, i16 %zext_ln712_193"   --->   Operation 6571 'add' 'add_ln712_733' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6572 [1/1] (0.00ns)   --->   "%sext_ln712_202 = sext i14 %add_ln712_740"   --->   Operation 6572 'sext' 'sext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6573 [1/1] (0.00ns)   --->   "%sext_ln712_204 = sext i14 %add_ln712_742"   --->   Operation 6573 'sext' 'sext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6574 [1/1] (0.00ns)   --->   "%sext_ln712_205 = sext i13 %add_ln712_744"   --->   Operation 6574 'sext' 'sext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_745 = add i15 %sext_ln712_205, i15 %sext_ln712_204"   --->   Operation 6575 'add' 'add_ln712_745' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6576 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_746 = add i15 %add_ln712_745, i15 %sext_ln712_202"   --->   Operation 6576 'add' 'add_ln712_746' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6577 [1/1] (0.00ns)   --->   "%sext_ln712_210 = sext i15 %add_ln712_751"   --->   Operation 6577 'sext' 'sext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6578 [1/1] (0.00ns)   --->   "%sext_ln712_212 = sext i14 %add_ln712_753"   --->   Operation 6578 'sext' 'sext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6579 [1/1] (0.00ns)   --->   "%sext_ln712_214 = sext i14 %add_ln712_756"   --->   Operation 6579 'sext' 'sext_ln712_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6580 [1/1] (1.52ns)   --->   "%add_ln712_757 = add i15 %sext_ln712_214, i15 %sext_ln712_212"   --->   Operation 6580 'add' 'add_ln712_757' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6581 [1/1] (0.00ns)   --->   "%sext_ln712_215 = sext i15 %add_ln712_757"   --->   Operation 6581 'sext' 'sext_ln712_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6582 [1/1] (1.53ns)   --->   "%add_ln712_758 = add i16 %sext_ln712_215, i16 %sext_ln712_210"   --->   Operation 6582 'add' 'add_ln712_758' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6583 [1/1] (0.00ns)   --->   "%zext_ln712_206 = zext i14 %add_ln712_775"   --->   Operation 6583 'zext' 'zext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6584 [1/1] (0.00ns)   --->   "%zext_ln712_209 = zext i12 %add_ln712_780"   --->   Operation 6584 'zext' 'zext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_781 = add i16 %zext_ln712_209, i16 %add_ln712_777"   --->   Operation 6585 'add' 'add_ln712_781' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6586 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_782 = add i16 %add_ln712_781, i16 %zext_ln712_206"   --->   Operation 6586 'add' 'add_ln712_782' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6587 [1/1] (0.00ns)   --->   "%sext_ln712_223 = sext i14 %add_ln712_793"   --->   Operation 6587 'sext' 'sext_ln712_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6588 [1/1] (0.00ns)   --->   "%sext_ln712_225 = sext i14 %add_ln712_795"   --->   Operation 6588 'sext' 'sext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_796 = add i15 %sext_ln712_225, i15 %sext_ln712_223"   --->   Operation 6589 'add' 'add_ln712_796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6590 [1/1] (0.00ns)   --->   "%sext_ln712_227 = sext i13 %add_ln712_800"   --->   Operation 6590 'sext' 'sext_ln712_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6591 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_801 = add i15 %sext_ln712_227, i15 %add_ln712_796"   --->   Operation 6591 'add' 'add_ln712_801' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6592 [1/1] (0.00ns)   --->   "%zext_ln712_213 = zext i15 %add_ln712_809"   --->   Operation 6592 'zext' 'zext_ln712_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_810 = add i16 %zext_ln712_213, i16 %add_ln712_806"   --->   Operation 6593 'add' 'add_ln712_810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6594 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_820 = add i16 %add_ln712_819, i16 %add_ln712_810"   --->   Operation 6594 'add' 'add_ln712_820' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6595 [1/1] (0.00ns)   --->   "%sext_ln712_233 = sext i14 %add_ln712_826"   --->   Operation 6595 'sext' 'sext_ln712_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6596 [1/1] (0.00ns)   --->   "%sext_ln712_237 = sext i14 %add_ln712_832"   --->   Operation 6596 'sext' 'sext_ln712_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6597 [1/1] (1.52ns)   --->   "%add_ln712_833 = add i15 %sext_ln712_237, i15 %sext_ln712_233"   --->   Operation 6597 'add' 'add_ln712_833' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6598 [1/1] (0.00ns)   --->   "%sext_ln712_242 = sext i14 %add_ln712_838"   --->   Operation 6598 'sext' 'sext_ln712_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6599 [1/1] (0.00ns)   --->   "%sext_ln712_247 = sext i15 %add_ln712_844"   --->   Operation 6599 'sext' 'sext_ln712_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6600 [1/1] (1.53ns)   --->   "%add_ln712_845 = add i16 %sext_ln712_247, i16 %sext_ln712_242"   --->   Operation 6600 'add' 'add_ln712_845' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6601 [1/1] (0.00ns)   --->   "%zext_ln712_227 = zext i13 %add_ln712_865"   --->   Operation 6601 'zext' 'zext_ln712_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6602 [1/1] (0.00ns)   --->   "%zext_ln712_229 = zext i12 %add_ln712_868"   --->   Operation 6602 'zext' 'zext_ln712_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6603 [1/1] (1.53ns)   --->   "%add_ln712_869 = add i14 %zext_ln712_229, i14 %zext_ln712_227"   --->   Operation 6603 'add' 'add_ln712_869' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6604 [1/1] (0.00ns)   --->   "%sext_ln712_258 = sext i15 %add_ln712_887"   --->   Operation 6604 'sext' 'sext_ln712_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6605 [1/1] (0.00ns)   --->   "%sext_ln712_260 = sext i13 %add_ln712_889"   --->   Operation 6605 'sext' 'sext_ln712_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6606 [1/1] (0.00ns)   --->   "%zext_ln712_231 = zext i15 %add_ln712_891"   --->   Operation 6606 'zext' 'zext_ln712_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_892 = add i16 %zext_ln712_231, i16 %sext_ln712_260"   --->   Operation 6607 'add' 'add_ln712_892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6608 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_893 = add i16 %add_ln712_892, i16 %sext_ln712_258"   --->   Operation 6608 'add' 'add_ln712_893' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_905 = add i16 %add_ln712_904, i16 %add_ln712_899"   --->   Operation 6609 'add' 'add_ln712_905' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6610 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_917 = add i16 %add_ln712_916, i16 %add_ln712_905"   --->   Operation 6610 'add' 'add_ln712_917' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6611 [1/1] (0.00ns)   --->   "%sext_ln712_273 = sext i15 %add_ln712_934"   --->   Operation 6611 'sext' 'sext_ln712_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6612 [1/1] (0.00ns)   --->   "%sext_ln712_275 = sext i14 %add_ln712_936"   --->   Operation 6612 'sext' 'sext_ln712_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_939 = add i16 %add_ln712_938, i16 %sext_ln712_275"   --->   Operation 6613 'add' 'add_ln712_939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6614 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_940 = add i16 %add_ln712_939, i16 %sext_ln712_273"   --->   Operation 6614 'add' 'add_ln712_940' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6615 [1/1] (0.00ns)   --->   "%zext_ln712_247 = zext i15 %add_ln712_954"   --->   Operation 6615 'zext' 'zext_ln712_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6616 [1/1] (0.00ns)   --->   "%zext_ln712_248 = zext i15 %add_ln712_956"   --->   Operation 6616 'zext' 'zext_ln712_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_957 = add i16 %zext_ln712_248, i16 %zext_ln712_247"   --->   Operation 6617 'add' 'add_ln712_957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6618 [1/1] (0.00ns)   --->   "%zext_ln712_252 = zext i15 %add_ln712_963"   --->   Operation 6618 'zext' 'zext_ln712_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6619 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_964 = add i16 %zext_ln712_252, i16 %add_ln712_957"   --->   Operation 6619 'add' 'add_ln712_964' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6620 [1/1] (0.00ns)   --->   "%sext_ln712_285 = sext i15 %add_ln712_979"   --->   Operation 6620 'sext' 'sext_ln712_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6621 [1/1] (0.00ns)   --->   "%sext_ln712_287 = sext i14 %add_ln712_981"   --->   Operation 6621 'sext' 'sext_ln712_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_982 = add i16 %sext_ln712_287, i16 %sext_ln712_285"   --->   Operation 6622 'add' 'add_ln712_982' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6623 [1/1] (0.00ns)   --->   "%sext_ln712_289 = sext i15 %add_ln712_988"   --->   Operation 6623 'sext' 'sext_ln712_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6624 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_989 = add i16 %sext_ln712_289, i16 %add_ln712_982"   --->   Operation 6624 'add' 'add_ln712_989' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6625 [1/1] (0.00ns)   --->   "%zext_ln712_264 = zext i15 %add_ln712_1007"   --->   Operation 6625 'zext' 'zext_ln712_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6626 [1/1] (0.00ns)   --->   "%zext_ln712_268 = zext i11 %add_ln712_1012"   --->   Operation 6626 'zext' 'zext_ln712_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1013 = add i16 %zext_ln712_268, i16 %add_ln712_1009"   --->   Operation 6627 'add' 'add_ln712_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6628 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1014 = add i16 %add_ln712_1013, i16 %zext_ln712_264"   --->   Operation 6628 'add' 'add_ln712_1014' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6629 [1/1] (0.00ns)   --->   "%sext_ln712_291 = sext i13 %add_ln712_1021"   --->   Operation 6629 'sext' 'sext_ln712_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6630 [1/1] (0.00ns)   --->   "%sext_ln712_293 = sext i14 %add_ln712_1023"   --->   Operation 6630 'sext' 'sext_ln712_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6631 [1/1] (0.00ns)   --->   "%sext_ln712_295 = sext i14 %add_ln712_1025"   --->   Operation 6631 'sext' 'sext_ln712_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1026 = add i15 %sext_ln712_295, i15 %sext_ln712_293"   --->   Operation 6632 'add' 'add_ln712_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6633 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1027 = add i15 %add_ln712_1026, i15 %sext_ln712_291"   --->   Operation 6633 'add' 'add_ln712_1027' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6634 [1/1] (0.00ns)   --->   "%sext_ln712_300 = sext i15 %add_ln712_1032"   --->   Operation 6634 'sext' 'sext_ln712_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6635 [1/1] (0.00ns)   --->   "%sext_ln712_305 = sext i15 %add_ln712_1038"   --->   Operation 6635 'sext' 'sext_ln712_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6636 [1/1] (1.53ns)   --->   "%add_ln712_1039 = add i16 %sext_ln712_305, i16 %sext_ln712_300"   --->   Operation 6636 'add' 'add_ln712_1039' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6637 [1/1] (0.00ns)   --->   "%zext_ln712_274 = zext i15 %add_ln712_1053"   --->   Operation 6637 'zext' 'zext_ln712_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6638 [1/1] (0.00ns)   --->   "%zext_ln712_275 = zext i15 %add_ln712_1055"   --->   Operation 6638 'zext' 'zext_ln712_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1056 = add i16 %zext_ln712_275, i16 %zext_ln712_274"   --->   Operation 6639 'add' 'add_ln712_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6640 [1/1] (0.00ns)   --->   "%zext_ln712_279 = zext i14 %add_ln712_1062"   --->   Operation 6640 'zext' 'zext_ln712_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6641 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1063 = add i16 %zext_ln712_279, i16 %add_ln712_1056"   --->   Operation 6641 'add' 'add_ln712_1063' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6642 [1/1] (0.00ns)   --->   "%sext_ln712_308 = sext i14 %add_ln712_1070"   --->   Operation 6642 'sext' 'sext_ln712_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6643 [1/1] (0.00ns)   --->   "%sext_ln712_311 = sext i14 %add_ln712_1075"   --->   Operation 6643 'sext' 'sext_ln712_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6644 [1/1] (1.52ns)   --->   "%add_ln712_1076 = add i15 %sext_ln712_311, i15 %sext_ln712_308"   --->   Operation 6644 'add' 'add_ln712_1076' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6645 [1/1] (0.00ns)   --->   "%sext_ln712_316 = sext i14 %add_ln712_1081"   --->   Operation 6645 'sext' 'sext_ln712_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6646 [1/1] (0.00ns)   --->   "%sext_ln712_317 = sext i14 %add_ln712_1083"   --->   Operation 6646 'sext' 'sext_ln712_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1087 = add i16 %add_ln712_1086, i16 %sext_ln712_317"   --->   Operation 6647 'add' 'add_ln712_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6648 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1088 = add i16 %add_ln712_1087, i16 %sext_ln712_316"   --->   Operation 6648 'add' 'add_ln712_1088' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6649 [1/1] (0.00ns)   --->   "%zext_ln712_288 = zext i14 %add_ln712_1104"   --->   Operation 6649 'zext' 'zext_ln712_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1105 = add i16 %zext_ln712_288, i16 %add_ln712_1102"   --->   Operation 6650 'add' 'add_ln712_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6651 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1112 = add i16 %add_ln712_1111, i16 %add_ln712_1105"   --->   Operation 6651 'add' 'add_ln712_1112' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6652 [1/1] (0.00ns)   --->   "%sext_ln712_320 = sext i14 %add_ln712_1119"   --->   Operation 6652 'sext' 'sext_ln712_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6653 [1/1] (0.00ns)   --->   "%sext_ln712_326 = sext i15 %add_ln712_1125"   --->   Operation 6653 'sext' 'sext_ln712_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6654 [1/1] (1.53ns)   --->   "%add_ln712_1126 = add i16 %sext_ln712_326, i16 %sext_ln712_320"   --->   Operation 6654 'add' 'add_ln712_1126' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6655 [1/1] (0.00ns)   --->   "%sext_ln712_330 = sext i15 %add_ln712_1132"   --->   Operation 6655 'sext' 'sext_ln712_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6656 [1/1] (0.00ns)   --->   "%sext_ln712_331 = sext i14 %add_ln712_1134"   --->   Operation 6656 'sext' 'sext_ln712_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6657 [1/1] (0.00ns)   --->   "%zext_ln712_293 = zext i15 %add_ln712_1137"   --->   Operation 6657 'zext' 'zext_ln712_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1138 = add i16 %zext_ln712_293, i16 %sext_ln712_331"   --->   Operation 6658 'add' 'add_ln712_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6659 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1139 = add i16 %add_ln712_1138, i16 %sext_ln712_330"   --->   Operation 6659 'add' 'add_ln712_1139' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6660 [1/1] (0.00ns)   --->   "%zext_ln712_297 = zext i15 %add_ln712_1148"   --->   Operation 6660 'zext' 'zext_ln712_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6661 [1/1] (0.00ns)   --->   "%zext_ln712_299 = zext i15 %add_ln712_1151"   --->   Operation 6661 'zext' 'zext_ln712_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6662 [1/1] (1.53ns)   --->   "%add_ln712_1152 = add i16 %zext_ln712_299, i16 %zext_ln712_297"   --->   Operation 6662 'add' 'add_ln712_1152' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6663 [1/1] (0.00ns)   --->   "%zext_ln712_301 = zext i13 %add_ln712_1155"   --->   Operation 6663 'zext' 'zext_ln712_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1159 = add i16 %add_ln712_1158, i16 %zext_ln712_301"   --->   Operation 6664 'add' 'add_ln712_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6665 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1166 = add i16 %add_ln712_1165, i16 %add_ln712_1159"   --->   Operation 6665 'add' 'add_ln712_1166' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6666 [1/1] (0.00ns)   --->   "%sext_ln712_341 = sext i15 %add_ln712_1184"   --->   Operation 6666 'sext' 'sext_ln712_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6667 [1/1] (0.00ns)   --->   "%sext_ln712_347 = sext i15 %add_ln712_1190"   --->   Operation 6667 'sext' 'sext_ln712_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6668 [1/1] (1.53ns)   --->   "%add_ln712_1191 = add i16 %sext_ln712_347, i16 %sext_ln712_341"   --->   Operation 6668 'add' 'add_ln712_1191' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6669 [1/1] (0.00ns)   --->   "%zext_ln712_316 = zext i15 %add_ln712_1206"   --->   Operation 6669 'zext' 'zext_ln712_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6670 [1/1] (0.00ns)   --->   "%zext_ln712_317 = zext i15 %add_ln712_1208"   --->   Operation 6670 'zext' 'zext_ln712_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1209 = add i16 %zext_ln712_317, i16 %zext_ln712_316"   --->   Operation 6671 'add' 'add_ln712_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6672 [1/1] (0.00ns)   --->   "%zext_ln712_321 = zext i14 %add_ln712_1215"   --->   Operation 6672 'zext' 'zext_ln712_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6673 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1216 = add i16 %zext_ln712_321, i16 %add_ln712_1209"   --->   Operation 6673 'add' 'add_ln712_1216' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6674 [1/1] (0.00ns)   --->   "%sext_ln712_350 = sext i15 %add_ln712_1223"   --->   Operation 6674 'sext' 'sext_ln712_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6675 [1/1] (0.00ns)   --->   "%sext_ln712_354 = sext i15 %add_ln712_1228"   --->   Operation 6675 'sext' 'sext_ln712_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6676 [1/1] (1.53ns)   --->   "%add_ln712_1229 = add i16 %sext_ln712_354, i16 %sext_ln712_350"   --->   Operation 6676 'add' 'add_ln712_1229' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6677 [1/1] (0.00ns)   --->   "%zext_ln712_328 = zext i15 %add_ln712_1255"   --->   Operation 6677 'zext' 'zext_ln712_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6678 [1/1] (0.00ns)   --->   "%zext_ln712_329 = zext i15 %add_ln712_1257"   --->   Operation 6678 'zext' 'zext_ln712_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1258 = add i16 %zext_ln712_329, i16 %zext_ln712_328"   --->   Operation 6679 'add' 'add_ln712_1258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6680 [1/1] (0.00ns)   --->   "%zext_ln712_334 = zext i13 %add_ln712_1264"   --->   Operation 6680 'zext' 'zext_ln712_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6681 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1265 = add i16 %zext_ln712_334, i16 %add_ln712_1258"   --->   Operation 6681 'add' 'add_ln712_1265' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6682 [1/1] (0.00ns)   --->   "%sext_ln712_370 = sext i14 %add_ln712_1283"   --->   Operation 6682 'sext' 'sext_ln712_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6683 [1/1] (0.00ns)   --->   "%sext_ln712_374 = sext i15 %add_ln712_1288"   --->   Operation 6683 'sext' 'sext_ln712_374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6684 [1/1] (1.53ns)   --->   "%add_ln712_1289 = add i16 %sext_ln712_374, i16 %sext_ln712_370"   --->   Operation 6684 'add' 'add_ln712_1289' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6685 [1/1] (0.00ns)   --->   "%zext_ln712_341 = zext i15 %add_ln712_1305"   --->   Operation 6685 'zext' 'zext_ln712_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1306 = add i16 %zext_ln712_341, i16 %add_ln712_1303"   --->   Operation 6686 'add' 'add_ln712_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6687 [1/1] (0.00ns)   --->   "%zext_ln712_345 = zext i15 %add_ln712_1311"   --->   Operation 6687 'zext' 'zext_ln712_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6688 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1312 = add i16 %zext_ln712_345, i16 %add_ln712_1306"   --->   Operation 6688 'add' 'add_ln712_1312' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6689 [1/1] (0.00ns)   --->   "%sext_ln712_389 = sext i15 %add_ln712_1333"   --->   Operation 6689 'sext' 'sext_ln712_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1340 = add i16 %add_ln712_1339, i16 %add_ln712_1336"   --->   Operation 6690 'add' 'add_ln712_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6691 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1341 = add i16 %add_ln712_1340, i16 %sext_ln712_389"   --->   Operation 6691 'add' 'add_ln712_1341' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6692 [1/1] (0.00ns)   --->   "%zext_ln712_360 = zext i15 %add_ln712_1364"   --->   Operation 6692 'zext' 'zext_ln712_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6693 [1/1] (0.00ns)   --->   "%zext_ln712_362 = zext i15 %add_ln712_1367"   --->   Operation 6693 'zext' 'zext_ln712_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6694 [1/1] (1.53ns)   --->   "%add_ln712_1368 = add i16 %zext_ln712_362, i16 %zext_ln712_360"   --->   Operation 6694 'add' 'add_ln712_1368' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6695 [1/1] (0.00ns)   --->   "%sext_ln712_393 = sext i14 %add_ln712_1376"   --->   Operation 6695 'sext' 'sext_ln712_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6696 [1/1] (0.00ns)   --->   "%sext_ln712_397 = sext i15 %add_ln712_1382"   --->   Operation 6696 'sext' 'sext_ln712_397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6697 [1/1] (1.53ns)   --->   "%add_ln712_1383 = add i16 %sext_ln712_397, i16 %sext_ln712_393"   --->   Operation 6697 'add' 'add_ln712_1383' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6698 [1/1] (0.00ns)   --->   "%sext_ln712_398 = sext i13 %add_ln712_1385"   --->   Operation 6698 'sext' 'sext_ln712_398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6699 [1/1] (0.00ns)   --->   "%sext_ln712_399 = sext i14 %add_ln712_1387"   --->   Operation 6699 'sext' 'sext_ln712_399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6700 [1/1] (1.52ns)   --->   "%add_ln712_1388 = add i15 %sext_ln712_399, i15 %sext_ln712_398"   --->   Operation 6700 'add' 'add_ln712_1388' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6701 [1/1] (0.00ns)   --->   "%sext_ln712_400 = sext i15 %add_ln712_1388"   --->   Operation 6701 'sext' 'sext_ln712_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6702 [1/1] (0.00ns)   --->   "%sext_ln712_405 = sext i15 %add_ln712_1394"   --->   Operation 6702 'sext' 'sext_ln712_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6703 [1/1] (1.53ns)   --->   "%add_ln712_1395 = add i16 %sext_ln712_405, i16 %sext_ln712_400"   --->   Operation 6703 'add' 'add_ln712_1395' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6704 [1/1] (0.00ns)   --->   "%zext_ln712_368 = zext i15 %add_ln712_1410"   --->   Operation 6704 'zext' 'zext_ln712_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1413 = add i16 %add_ln712_1412, i16 %zext_ln712_368"   --->   Operation 6705 'add' 'add_ln712_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6706 [1/1] (0.00ns)   --->   "%zext_ln712_373 = zext i15 %add_ln712_1419"   --->   Operation 6706 'zext' 'zext_ln712_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6707 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1420 = add i16 %zext_ln712_373, i16 %add_ln712_1413"   --->   Operation 6707 'add' 'add_ln712_1420' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6708 [1/1] (0.00ns)   --->   "%sext_ln712_409 = sext i14 %add_ln712_1427"   --->   Operation 6708 'sext' 'sext_ln712_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6709 [1/1] (0.00ns)   --->   "%sext_ln712_412 = sext i14 %add_ln712_1432"   --->   Operation 6709 'sext' 'sext_ln712_412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6710 [1/1] (1.52ns)   --->   "%add_ln712_1433 = add i15 %sext_ln712_412, i15 %sext_ln712_409"   --->   Operation 6710 'add' 'add_ln712_1433' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6711 [1/1] (0.00ns)   --->   "%sext_ln712_416 = sext i14 %add_ln712_1438"   --->   Operation 6711 'sext' 'sext_ln712_416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6712 [1/1] (0.00ns)   --->   "%sext_ln712_417 = sext i13 %add_ln712_1440"   --->   Operation 6712 'sext' 'sext_ln712_417' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6713 [1/1] (0.00ns)   --->   "%sext_ln712_419 = sext i14 %add_ln712_1443"   --->   Operation 6713 'sext' 'sext_ln712_419' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6714 [1/1] (1.52ns)   --->   "%add_ln712_1444 = add i15 %sext_ln712_419, i15 %sext_ln712_417"   --->   Operation 6714 'add' 'add_ln712_1444' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6715 [1/1] (0.00ns)   --->   "%sext_ln712_420 = sext i15 %add_ln712_1444"   --->   Operation 6715 'sext' 'sext_ln712_420' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6716 [1/1] (1.53ns)   --->   "%add_ln712_1445 = add i16 %sext_ln712_420, i16 %sext_ln712_416"   --->   Operation 6716 'add' 'add_ln712_1445' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1458 = add i16 %add_ln712_1457, i16 %add_ln712_1451"   --->   Operation 6717 'add' 'add_ln712_1458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6718 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1472 = add i16 %add_ln712_1470, i16 %add_ln712_1458"   --->   Operation 6718 'add' 'add_ln712_1472' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.18>
ST_5 : Operation 6719 [1/1] (0.00ns)   --->   "%zext_ln712_3 = zext i15 %add_ln712_30"   --->   Operation 6719 'zext' 'zext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_35 = add i16 %add_ln712_34, i16 %zext_ln712_3"   --->   Operation 6720 'add' 'add_ln712_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6721 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_46 = add i16 %add_ln712_45, i16 %add_ln712_35"   --->   Operation 6721 'add' 'add_ln712_46' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_69 = add i16 %add_ln712_68, i16 %add_ln712_57"   --->   Operation 6722 'add' 'add_ln712_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6723 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_92 = add i16 %add_ln712_91, i16 %add_ln712_69"   --->   Operation 6723 'add' 'add_ln712_92' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_125 = add i16 %add_ln712_124, i16 %add_ln712_119"   --->   Operation 6724 'add' 'add_ln712_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6725 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_137 = add i16 %add_ln712_136, i16 %add_ln712_125"   --->   Operation 6725 'add' 'add_ln712_137' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_160 = add i16 %add_ln712_159, i16 %add_ln712_148"   --->   Operation 6726 'add' 'add_ln712_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6727 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_183 = add i16 %add_ln712_182, i16 %add_ln712_160"   --->   Operation 6727 'add' 'add_ln712_183' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6728 [1/1] (0.00ns)   --->   "%zext_ln712_56 = zext i14 %add_ln712_220"   --->   Operation 6728 'zext' 'zext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6729 [1/1] (0.00ns)   --->   "%zext_ln712_62 = zext i13 %add_ln712_231"   --->   Operation 6729 'zext' 'zext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_232 = add i16 %zext_ln712_62, i16 %add_ln712_225"   --->   Operation 6730 'add' 'add_ln712_232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6731 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_233 = add i16 %add_ln712_232, i16 %zext_ln712_56"   --->   Operation 6731 'add' 'add_ln712_233' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_270 = add i16 %add_ln712_269, i16 %add_ln712_263"   --->   Operation 6732 'add' 'add_ln712_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6733 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_283 = add i16 %add_ln712_282, i16 %add_ln712_270"   --->   Operation 6733 'add' 'add_ln712_283' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_321 = add i16 %add_ln712_320, i16 %add_ln712_314"   --->   Operation 6734 'add' 'add_ln712_321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6735 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_334 = add i16 %add_ln712_333, i16 %add_ln712_321"   --->   Operation 6735 'add' 'add_ln712_334' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_372 = add i16 %add_ln712_371, i16 %add_ln712_365"   --->   Operation 6736 'add' 'add_ln712_372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6737 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_385 = add i16 %add_ln712_384, i16 %add_ln712_372"   --->   Operation 6737 'add' 'add_ln712_385' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_423 = add i16 %add_ln712_422, i16 %add_ln712_416"   --->   Operation 6738 'add' 'add_ln712_423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6739 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_436 = add i16 %add_ln712_435, i16 %add_ln712_423"   --->   Operation 6739 'add' 'add_ln712_436' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_460 = add i16 %add_ln712_459, i16 %add_ln712_448"   --->   Operation 6740 'add' 'add_ln712_460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6741 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_484 = add i16 %add_ln712_483, i16 %add_ln712_460"   --->   Operation 6741 'add' 'add_ln712_484' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6742 [1/1] (0.00ns)   --->   "%zext_ln712_134 = zext i15 %add_ln712_519"   --->   Operation 6742 'zext' 'zext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_520 = add i16 %zext_ln712_134, i16 %add_ln712_513"   --->   Operation 6743 'add' 'add_ln712_520' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6744 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_533 = add i16 %add_ln712_532, i16 %add_ln712_520"   --->   Operation 6744 'add' 'add_ln712_533' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_559 = add i16 %add_ln712_558, i16 %add_ln712_546"   --->   Operation 6745 'add' 'add_ln712_559' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6746 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_584 = add i16 %add_ln712_583, i16 %add_ln712_559"   --->   Operation 6746 'add' 'add_ln712_584' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_611 = add i16 %add_ln712_610, i16 %add_ln712_597"   --->   Operation 6747 'add' 'add_ln712_611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6748 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_639 = add i16 %add_ln712_638, i16 %add_ln712_611"   --->   Operation 6748 'add' 'add_ln712_639' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_673 = add i16 %add_ln712_672, i16 %add_ln712_667"   --->   Operation 6749 'add' 'add_ln712_673' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6750 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_685 = add i16 %add_ln712_684, i16 %add_ln712_673"   --->   Operation 6750 'add' 'add_ln712_685' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6751 [1/1] (0.00ns)   --->   "%zext_ln712_188 = zext i15 %add_ln712_715"   --->   Operation 6751 'zext' 'zext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6752 [1/1] (0.00ns)   --->   "%zext_ln712_191 = zext i15 %add_ln712_720"   --->   Operation 6752 'zext' 'zext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_721 = add i16 %zext_ln712_191, i16 %zext_ln712_188"   --->   Operation 6753 'add' 'add_ln712_721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6754 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_734 = add i16 %add_ln712_733, i16 %add_ln712_721"   --->   Operation 6754 'add' 'add_ln712_734' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_770 = add i16 %add_ln712_769, i16 %add_ln712_764"   --->   Operation 6755 'add' 'add_ln712_770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6756 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_783 = add i16 %add_ln712_782, i16 %add_ln712_770"   --->   Operation 6756 'add' 'add_ln712_783' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6757 [1/1] (0.00ns)   --->   "%sext_ln712_222 = sext i15 %add_ln712_792"   --->   Operation 6757 'sext' 'sext_ln712_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6758 [1/1] (0.00ns)   --->   "%sext_ln712_228 = sext i15 %add_ln712_801"   --->   Operation 6758 'sext' 'sext_ln712_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_802 = add i16 %sext_ln712_228, i16 %sext_ln712_222"   --->   Operation 6759 'add' 'add_ln712_802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6760 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_821 = add i16 %add_ln712_820, i16 %add_ln712_802"   --->   Operation 6760 'add' 'add_ln712_821' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6761 [1/1] (0.00ns)   --->   "%zext_ln712_225 = zext i13 %add_ln712_862"   --->   Operation 6761 'zext' 'zext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_863 = add i16 %zext_ln712_225, i16 %add_ln712_860"   --->   Operation 6762 'add' 'add_ln712_863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6763 [1/1] (0.00ns)   --->   "%zext_ln712_230 = zext i14 %add_ln712_869"   --->   Operation 6763 'zext' 'zext_ln712_230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6764 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_870 = add i16 %zext_ln712_230, i16 %add_ln712_863"   --->   Operation 6764 'add' 'add_ln712_870' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_894 = add i16 %add_ln712_893, i16 %add_ln712_882"   --->   Operation 6765 'add' 'add_ln712_894' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6766 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_918 = add i16 %add_ln712_917, i16 %add_ln712_894"   --->   Operation 6766 'add' 'add_ln712_918' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6767 [1/1] (0.00ns)   --->   "%zext_ln712_246 = zext i15 %add_ln712_951"   --->   Operation 6767 'zext' 'zext_ln712_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_952 = add i16 %zext_ln712_246, i16 %add_ln712_946"   --->   Operation 6768 'add' 'add_ln712_952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6769 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_965 = add i16 %add_ln712_964, i16 %add_ln712_952"   --->   Operation 6769 'add' 'add_ln712_965' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1002 = add i16 %add_ln712_1001, i16 %add_ln712_995"   --->   Operation 6770 'add' 'add_ln712_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6771 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1015 = add i16 %add_ln712_1014, i16 %add_ln712_1002"   --->   Operation 6771 'add' 'add_ln712_1015' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1051 = add i16 %add_ln712_1050, i16 %add_ln712_1045"   --->   Operation 6772 'add' 'add_ln712_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6773 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1064 = add i16 %add_ln712_1063, i16 %add_ln712_1051"   --->   Operation 6773 'add' 'add_ln712_1064' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6774 [1/1] (0.00ns)   --->   "%zext_ln712_285 = zext i14 %add_ln712_1099"   --->   Operation 6774 'zext' 'zext_ln712_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1100 = add i16 %zext_ln712_285, i16 %add_ln712_1094"   --->   Operation 6775 'add' 'add_ln712_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6776 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1113 = add i16 %add_ln712_1112, i16 %add_ln712_1100"   --->   Operation 6776 'add' 'add_ln712_1113' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1153 = add i16 %add_ln712_1152, i16 %add_ln712_1146"   --->   Operation 6777 'add' 'add_ln712_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6778 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1167 = add i16 %add_ln712_1166, i16 %add_ln712_1153"   --->   Operation 6778 'add' 'add_ln712_1167' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6779 [1/1] (0.00ns)   --->   "%zext_ln712_310 = zext i14 %add_ln712_1197"   --->   Operation 6779 'zext' 'zext_ln712_310' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1204 = add i16 %add_ln712_1203, i16 %zext_ln712_310"   --->   Operation 6780 'add' 'add_ln712_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6781 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1217 = add i16 %add_ln712_1216, i16 %add_ln712_1204"   --->   Operation 6781 'add' 'add_ln712_1217' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1253 = add i16 %add_ln712_1252, i16 %add_ln712_1247"   --->   Operation 6782 'add' 'add_ln712_1253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6783 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1266 = add i16 %add_ln712_1265, i16 %add_ln712_1253"   --->   Operation 6783 'add' 'add_ln712_1266' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1301 = add i16 %add_ln712_1300, i16 %add_ln712_1295"   --->   Operation 6784 'add' 'add_ln712_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6785 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1313 = add i16 %add_ln712_1312, i16 %add_ln712_1301"   --->   Operation 6785 'add' 'add_ln712_1313' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6786 [1/1] (0.00ns)   --->   "%zext_ln712_356 = zext i11 %add_ln712_1357"   --->   Operation 6786 'zext' 'zext_ln712_356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1361 = add i16 %add_ln712_1360, i16 %zext_ln712_356"   --->   Operation 6787 'add' 'add_ln712_1361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6788 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1369 = add i16 %add_ln712_1368, i16 %add_ln712_1361"   --->   Operation 6788 'add' 'add_ln712_1369' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1408 = add i16 %add_ln712_1407, i16 %add_ln712_1401"   --->   Operation 6789 'add' 'add_ln712_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6790 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1421 = add i16 %add_ln712_1420, i16 %add_ln712_1408"   --->   Operation 6790 'add' 'add_ln712_1421' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6791 [1/1] (0.00ns)   --->   "%sext_ln712_413 = sext i15 %add_ln712_1433"   --->   Operation 6791 'sext' 'sext_ln712_413' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1446 = add i16 %add_ln712_1445, i16 %sext_ln712_413"   --->   Operation 6792 'add' 'add_ln712_1446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6793 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1471 = add i16 %add_ln712_1472, i16 %add_ln712_1446"   --->   Operation 6793 'add' 'add_ln712_1471' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.18>
ST_6 : Operation 6794 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i15 %add_ln712_16"   --->   Operation 6794 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_26 = add i16 %add_ln712_25, i16 %sext_ln712_6"   --->   Operation 6795 'add' 'add_ln712_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6796 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_47 = add i16 %add_ln712_46, i16 %add_ln712_26"   --->   Operation 6796 'add' 'add_ln712_47' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6797 [1/1] (0.00ns)   --->   "%sext_ln712_34 = sext i15 %add_ln712_113"   --->   Operation 6797 'sext' 'sext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_114 = add i16 %sext_ln712_34, i16 %add_ln712_102"   --->   Operation 6798 'add' 'add_ln712_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6799 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_138 = add i16 %add_ln712_137, i16 %add_ln712_114"   --->   Operation 6799 'add' 'add_ln712_138' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_208 = add i16 %add_ln712_207, i16 %add_ln712_195"   --->   Operation 6800 'add' 'add_ln712_208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6801 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_234 = add i16 %add_ln712_233, i16 %add_ln712_208"   --->   Operation 6801 'add' 'add_ln712_234' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6802 [1/1] (0.00ns)   --->   "%sext_ln712_68 = sext i15 %add_ln712_245"   --->   Operation 6802 'sext' 'sext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_258 = add i16 %add_ln712_257, i16 %sext_ln712_68"   --->   Operation 6803 'add' 'add_ln712_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6804 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_284 = add i16 %add_ln712_283, i16 %add_ln712_258"   --->   Operation 6804 'add' 'add_ln712_284' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_309 = add i16 %add_ln712_308, i16 %add_ln712_296"   --->   Operation 6805 'add' 'add_ln712_309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6806 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_335 = add i16 %add_ln712_334, i16 %add_ln712_309"   --->   Operation 6806 'add' 'add_ln712_335' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_360 = add i16 %add_ln712_359, i16 %add_ln712_347"   --->   Operation 6807 'add' 'add_ln712_360' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6808 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_386 = add i16 %add_ln712_385, i16 %add_ln712_360"   --->   Operation 6808 'add' 'add_ln712_386' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_411 = add i16 %add_ln712_410, i16 %add_ln712_398"   --->   Operation 6809 'add' 'add_ln712_411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6810 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_437 = add i16 %add_ln712_436, i16 %add_ln712_411"   --->   Operation 6810 'add' 'add_ln712_437' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_508 = add i16 %add_ln712_507, i16 %add_ln712_495"   --->   Operation 6811 'add' 'add_ln712_508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6812 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_534 = add i16 %add_ln712_533, i16 %add_ln712_508"   --->   Operation 6812 'add' 'add_ln712_534' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6813 [1/1] (0.00ns)   --->   "%sext_ln712_181 = sext i15 %add_ln712_650"   --->   Operation 6813 'sext' 'sext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_662 = add i16 %add_ln712_661, i16 %sext_ln712_181"   --->   Operation 6814 'add' 'add_ln712_662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6815 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_686 = add i16 %add_ln712_685, i16 %add_ln712_662"   --->   Operation 6815 'add' 'add_ln712_686' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_710 = add i16 %add_ln712_709, i16 %add_ln712_697"   --->   Operation 6816 'add' 'add_ln712_710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6817 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_735 = add i16 %add_ln712_734, i16 %add_ln712_710"   --->   Operation 6817 'add' 'add_ln712_735' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6818 [1/1] (0.00ns)   --->   "%sext_ln712_206 = sext i15 %add_ln712_746"   --->   Operation 6818 'sext' 'sext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_759 = add i16 %add_ln712_758, i16 %sext_ln712_206"   --->   Operation 6819 'add' 'add_ln712_759' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6820 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_784 = add i16 %add_ln712_783, i16 %add_ln712_759"   --->   Operation 6820 'add' 'add_ln712_784' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6821 [1/1] (0.00ns)   --->   "%zext_ln712_222 = zext i15 %add_ln712_857"   --->   Operation 6821 'zext' 'zext_ln712_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_858 = add i16 %zext_ln712_222, i16 %add_ln712_851"   --->   Operation 6822 'add' 'add_ln712_858' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6823 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_871 = add i16 %add_ln712_870, i16 %add_ln712_858"   --->   Operation 6823 'add' 'add_ln712_871' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_941 = add i16 %add_ln712_940, i16 %add_ln712_929"   --->   Operation 6824 'add' 'add_ln712_941' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6825 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_966 = add i16 %add_ln712_965, i16 %add_ln712_941"   --->   Operation 6825 'add' 'add_ln712_966' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_990 = add i16 %add_ln712_989, i16 %add_ln712_977"   --->   Operation 6826 'add' 'add_ln712_990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6827 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1016 = add i16 %add_ln712_1015, i16 %add_ln712_990"   --->   Operation 6827 'add' 'add_ln712_1016' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6828 [1/1] (0.00ns)   --->   "%sext_ln712_296 = sext i15 %add_ln712_1027"   --->   Operation 6828 'sext' 'sext_ln712_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1040 = add i16 %add_ln712_1039, i16 %sext_ln712_296"   --->   Operation 6829 'add' 'add_ln712_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6830 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1065 = add i16 %add_ln712_1064, i16 %add_ln712_1040"   --->   Operation 6830 'add' 'add_ln712_1065' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6831 [1/1] (0.00ns)   --->   "%sext_ln712_312 = sext i15 %add_ln712_1076"   --->   Operation 6831 'sext' 'sext_ln712_312' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1089 = add i16 %add_ln712_1088, i16 %sext_ln712_312"   --->   Operation 6832 'add' 'add_ln712_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6833 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1114 = add i16 %add_ln712_1113, i16 %add_ln712_1089"   --->   Operation 6833 'add' 'add_ln712_1114' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1140 = add i16 %add_ln712_1139, i16 %add_ln712_1126"   --->   Operation 6834 'add' 'add_ln712_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6835 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1168 = add i16 %add_ln712_1167, i16 %add_ln712_1140"   --->   Operation 6835 'add' 'add_ln712_1168' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1192 = add i16 %add_ln712_1191, i16 %add_ln712_1179"   --->   Operation 6836 'add' 'add_ln712_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6837 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1218 = add i16 %add_ln712_1217, i16 %add_ln712_1192"   --->   Operation 6837 'add' 'add_ln712_1218' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1242 = add i16 %add_ln712_1241, i16 %add_ln712_1229"   --->   Operation 6838 'add' 'add_ln712_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6839 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1267 = add i16 %add_ln712_1266, i16 %add_ln712_1242"   --->   Operation 6839 'add' 'add_ln712_1267' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1290 = add i16 %add_ln712_1289, i16 %add_ln712_1278"   --->   Operation 6840 'add' 'add_ln712_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6841 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1314 = add i16 %add_ln712_1313, i16 %add_ln712_1290"   --->   Operation 6841 'add' 'add_ln712_1314' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1355 = add i16 %add_ln712_1354, i16 %add_ln712_1348"   --->   Operation 6842 'add' 'add_ln712_1355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6843 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1370 = add i16 %add_ln712_1369, i16 %add_ln712_1355"   --->   Operation 6843 'add' 'add_ln712_1370' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1396 = add i16 %add_ln712_1395, i16 %add_ln712_1383"   --->   Operation 6844 'add' 'add_ln712_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6845 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1422 = add i16 %add_ln712_1421, i16 %add_ln712_1396"   --->   Operation 6845 'add' 'add_ln712_1422' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.18>
ST_7 : Operation 6846 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 6846 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6847 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 736, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 6847 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6848 [1/1] (0.00ns)   --->   "%sext_ln712_238 = sext i15 %add_ln712_833"   --->   Operation 6848 'sext' 'sext_ln712_238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_846 = add i16 %add_ln712_845, i16 %sext_ln712_238"   --->   Operation 6849 'add' 'add_ln712_846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6850 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_872 = add i16 %add_ln712_871, i16 %add_ln712_846"   --->   Operation 6850 'add' 'add_ln712_872' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1342 = add i16 %add_ln712_1341, i16 %add_ln712_1327"   --->   Operation 6851 'add' 'add_ln712_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6852 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1371 = add i16 %add_ln712_1370, i16 %add_ln712_1342"   --->   Operation 6852 'add' 'add_ln712_1371' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6853 [1/1] (0.00ns)   --->   "%newret = insertvalue i480 <undef>, i16 %add_ln712_92"   --->   Operation 6853 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6854 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i480 %newret, i16 %add_ln712_138"   --->   Operation 6854 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6855 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i480 %newret2, i16 %add_ln712_386"   --->   Operation 6855 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6856 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i480 %newret4, i16 %add_ln712_437"   --->   Operation 6856 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6857 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i480 %newret6, i16 %add_ln712_183"   --->   Operation 6857 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6858 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i480 %newret8, i16 %add_ln712_47"   --->   Operation 6858 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6859 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i480 %newret10, i16 %add_ln712_484"   --->   Operation 6859 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6860 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i480 %newret12, i16 %add_ln712_534"   --->   Operation 6860 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6861 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i480 %newret14, i16 %add_ln712_584"   --->   Operation 6861 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6862 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i480 %newret16, i16 %add_ln712_234"   --->   Operation 6862 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6863 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i480 %newret18, i16 %add_ln712_639"   --->   Operation 6863 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6864 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i480 %newret20, i16 %add_ln712_686"   --->   Operation 6864 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6865 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i480 %newret22, i16 %add_ln712_735"   --->   Operation 6865 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6866 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i480 %newret24, i16 %add_ln712_784"   --->   Operation 6866 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6867 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i480 %newret26, i16 %add_ln712_821"   --->   Operation 6867 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6868 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i480 %newret28, i16 %add_ln712_872"   --->   Operation 6868 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6869 [1/1] (0.00ns)   --->   "%newret31 = insertvalue i480 %newret30, i16 %add_ln712_918"   --->   Operation 6869 'insertvalue' 'newret31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6870 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i480 %newret31, i16 %add_ln712_966"   --->   Operation 6870 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6871 [1/1] (0.00ns)   --->   "%newret33 = insertvalue i480 %newret32, i16 %add_ln712_284"   --->   Operation 6871 'insertvalue' 'newret33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6872 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i480 %newret33, i16 %add_ln712_335"   --->   Operation 6872 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6873 [1/1] (0.00ns)   --->   "%newret35 = insertvalue i480 %newret34, i16 %add_ln712_1016"   --->   Operation 6873 'insertvalue' 'newret35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6874 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i480 %newret35, i16 %add_ln712_1065"   --->   Operation 6874 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6875 [1/1] (0.00ns)   --->   "%newret37 = insertvalue i480 %newret36, i16 %add_ln712_1114"   --->   Operation 6875 'insertvalue' 'newret37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6876 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i480 %newret37, i16 %add_ln712_1168"   --->   Operation 6876 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6877 [1/1] (0.00ns)   --->   "%newret39 = insertvalue i480 %newret38, i16 %add_ln712_1218"   --->   Operation 6877 'insertvalue' 'newret39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6878 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i480 %newret39, i16 %add_ln712_1267"   --->   Operation 6878 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6879 [1/1] (0.00ns)   --->   "%newret41 = insertvalue i480 %newret40, i16 %add_ln712_1314"   --->   Operation 6879 'insertvalue' 'newret41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6880 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i480 %newret41, i16 %add_ln712_1371"   --->   Operation 6880 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6881 [1/1] (0.00ns)   --->   "%newret43 = insertvalue i480 %newret42, i16 %add_ln712_1422"   --->   Operation 6881 'insertvalue' 'newret43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6882 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i480 %newret43, i16 %add_ln712_1471"   --->   Operation 6882 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6883 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i480 %newret44"   --->   Operation 6883 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.35ns
The critical path consists of the following:
	wire read operation ('p_read_142') on port 'p_read52' [78]  (0 ns)
	'add' operation ('add_ln712_229') [4977]  (1.31 ns)
	'add' operation ('add_ln712_230') [4979]  (3.05 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln712_196') [4925]  (1.36 ns)
	'add' operation ('add_ln712_197') [4927]  (1.48 ns)
	'add' operation ('add_ln712_200') [4933]  (1.53 ns)

 <State 3>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_84') [4752]  (0 ns)
	'add' operation ('add_ln712_90') [4761]  (3.19 ns)

 <State 4>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_25') [4665]  (3.19 ns)

 <State 5>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_35') [4679]  (0 ns)
	'add' operation ('add_ln712_46') [4695]  (3.19 ns)

 <State 6>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_26') [4666]  (0 ns)
	'add' operation ('add_ln712_47') [4696]  (3.19 ns)

 <State 7>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_846') [5941]  (0 ns)
	'add' operation ('add_ln712_872') [5981]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
