void F_1 ( T_1 V_1 )\r\n{\r\nF_2 ( V_2 L_1 , V_1 ) ;\r\nF_3 ( V_3 , 0x0D , V_1 & 0xFF ) ;\r\nF_3 ( V_3 , 0x0C , ( V_1 >> 8 ) & 0xFF ) ;\r\nF_3 ( V_3 , 0x34 , ( V_1 >> 16 ) & 0xFF ) ;\r\nF_4 ( V_3 , 0x48 , ( V_1 >> 24 ) & 0x1F , 0x1F ) ;\r\n}\r\nvoid F_5 ( T_1 V_1 )\r\n{\r\nF_2 ( V_2 L_2 , V_1 ) ;\r\nF_4 ( V_3 , 0x62 , ( V_1 >> 2 ) & 0xFE , 0xFE ) ;\r\nF_3 ( V_3 , 0x63 , ( V_1 >> 10 ) & 0xFF ) ;\r\nF_3 ( V_3 , 0x64 , ( V_1 >> 18 ) & 0xFF ) ;\r\nF_4 ( V_3 , 0xA3 , ( V_1 >> 26 ) & 0x07 , 0x07 ) ;\r\n}\r\nvoid F_6 ( T_1 V_4 )\r\n{\r\nF_2 ( V_2 L_3 , V_4 ) ;\r\nV_4 = V_4 >> 3 ;\r\nF_3 ( V_3 , 0x13 , V_4 & 0xFF ) ;\r\nF_4 ( V_3 , 0x35 , ( V_4 >> ( 8 - 5 ) ) & 0xE0 , 0xE0 ) ;\r\n}\r\nvoid F_7 ( T_1 V_4 )\r\n{\r\nF_2 ( V_2 L_4 , V_4 ) ;\r\nV_4 = V_4 >> 3 ;\r\nF_3 ( V_3 , 0x66 , V_4 & 0xFF ) ;\r\nF_4 ( V_3 , 0x67 , ( V_4 >> 8 ) & 0x03 , 0x03 ) ;\r\nF_4 ( V_3 , 0x71 , ( V_4 >> ( 10 - 7 ) ) & 0x80 , 0x80 ) ;\r\n}\r\nvoid F_8 ( T_2 V_5 )\r\n{\r\nT_2 V_6 ;\r\nF_2 ( V_2 L_5 , V_5 ) ;\r\nswitch ( V_5 ) {\r\ncase 8 :\r\nV_6 = 0x00 ;\r\nbreak;\r\ncase 15 :\r\nV_6 = 0x04 ;\r\nbreak;\r\ncase 16 :\r\nV_6 = 0x14 ;\r\nbreak;\r\ncase 24 :\r\nV_6 = 0x0C ;\r\nbreak;\r\ncase 30 :\r\nV_6 = 0x08 ;\r\nbreak;\r\ndefault:\r\nF_9 ( V_7 L_6\r\nL_7 , V_5 ) ;\r\nreturn;\r\n}\r\nF_4 ( V_8 , 0x15 , V_6 , 0x1C ) ;\r\n}\r\nvoid F_10 ( T_2 V_5 )\r\n{\r\nT_2 V_6 ;\r\nF_2 ( V_2 L_8 , V_5 ) ;\r\nswitch ( V_5 ) {\r\ncase 8 :\r\nV_6 = 0x00 ;\r\nbreak;\r\ncase 16 :\r\nV_6 = 0x40 ;\r\nbreak;\r\ncase 24 :\r\nV_6 = 0xC0 ;\r\nbreak;\r\ncase 30 :\r\nV_6 = 0x80 ;\r\nbreak;\r\ndefault:\r\nF_9 ( V_7 L_9\r\nL_7 , V_5 ) ;\r\nreturn;\r\n}\r\nF_4 ( V_3 , 0x67 , V_6 , 0xC0 ) ;\r\n}
