// Seed: 1445996740
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  wor  id_3,
    output tri1 id_4
);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    output wire id_5,
    output uwire id_6
    , id_12,
    inout tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    output supply1 id_10
);
  logic [1 : -1] id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_3,
      id_2
  );
  assign id_12 = id_8;
  nand primCall (id_2, id_8, id_9, id_7, id_13, id_0, id_3);
endmodule
