/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000000648012491_3151998091_4035472970_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_4035472970", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_4035472970.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3985465074_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3985465074", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3985465074.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1276542356_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1276542356", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1276542356.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0651267415_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0651267415", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0651267415.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2269818417_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2269818417", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2269818417.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1981553892_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1981553892", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1981553892.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2636502601_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2636502601", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2636502601.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1450771948_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1450771948", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1450771948.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3454552058_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3454552058", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3454552058.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0112497759_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0112497759", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0112497759.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2149639921_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2149639921", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2149639921.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1903580196_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1903580196", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1903580196.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3123349377_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3123349377", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3123349377.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1266431316_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1266431316", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1266431316.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3890578729_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3890578729", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3890578729.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1544674871_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1544674871", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1544674871.didat");
}
