<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Project Status (03/23/2015 - 20:06:03)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>system.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Programming File Generated</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>system</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 14.5</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/_xmsgs/*.xmsgs?&DataKey=Warning'>1480 Warnings (0 new)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/platgen.log'>Platgen Log File</A></TD><TD>Mon Mar 23 11:39:06 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Warning'>12 Warnings (12 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>218 Infos (218 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Simgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/bitinit.log'>BitInit Log File</A></TD><TD>Mon Mar 23 11:57:57 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/__xps/ise/_xmsgs/bitinit.xmsgs?&DataKey=Info'>71 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/system.log'>System Log File</A></TD><TD>Mon Mar 23 19:59:20 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_xst.srp'>system</A></TD><TD>Mon Mar 23 11:43:21 2015</TD><TD ALIGN=RIGHT>17091</TD><TD ALIGN=RIGHT>20681</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_chipscope_ila_0_sdn_switch_op_wrapper_xst.srp'>system_chipscope_ila_0_sdn_switch_op_wrapper</A></TD><TD>Mon Mar 23 11:37:37 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_chipscope_vio_0_wrapper_xst.srp'>system_chipscope_vio_0_wrapper</A></TD><TD>Mon Mar 23 11:37:30 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_sdn_ctlr_intf_0_wrapper_xst.srp'>system_sdn_ctlr_intf_0_wrapper</A></TD><TD>Mon Mar 23 11:37:22 2015</TD><TD ALIGN=RIGHT>1184</TD><TD ALIGN=RIGHT>1765</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_chipscope_ila_1_fsl_switch_intf_wrapper_xst.srp'>system_chipscope_ila_1_fsl_switch_intf_wrapper</A></TD><TD>Mon Mar 23 11:36:30 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_chipscope_ila_0_sdn_switch_ip_wrapper_xst.srp'>system_chipscope_ila_0_sdn_switch_ip_wrapper</A></TD><TD>Mon Mar 23 11:36:22 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_chipscope_icon_0_wrapper_xst.srp'>system_chipscope_icon_0_wrapper</A></TD><TD>Mon Mar 23 11:36:15 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_fsl_v20_0_wrapper_xst.srp'>system_fsl_v20_0_wrapper</A></TD><TD>Mon Mar 23 11:36:07 2015</TD><TD ALIGN=RIGHT>7</TD><TD ALIGN=RIGHT>44</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_fsl_switch_intf_0_wrapper_xst.srp'>system_fsl_switch_intf_0_wrapper</A></TD><TD>Mon Mar 23 11:35:59 2015</TD><TD ALIGN=RIGHT>132</TD><TD ALIGN=RIGHT>137</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_sdn_switch_0_wrapper_xst.srp'>system_sdn_switch_0_wrapper</A></TD><TD>Mon Mar 23 11:35:50 2015</TD><TD ALIGN=RIGHT>6059</TD><TD ALIGN=RIGHT>8819</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_xps_intc_1_wrapper_xst.srp'>system_xps_intc_1_wrapper</A></TD><TD>Mon Mar 23 11:33:40 2015</TD><TD ALIGN=RIGHT>128</TD><TD ALIGN=RIGHT>115</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_xps_intc_0_wrapper_xst.srp'>system_xps_intc_0_wrapper</A></TD><TD>Mon Mar 23 11:33:23 2015</TD><TD ALIGN=RIGHT>128</TD><TD ALIGN=RIGHT>115</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_proc_sys_reset_0_wrapper_xst.srp'>system_proc_sys_reset_0_wrapper</A></TD><TD>Mon Mar 23 11:33:07 2015</TD><TD ALIGN=RIGHT>69</TD><TD ALIGN=RIGHT>54</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_jtagppc_cntlr_inst_wrapper_xst.srp'>system_jtagppc_cntlr_inst_wrapper</A></TD><TD>Mon Mar 23 11:32:59 2015</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>3</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_clock_generator_0_wrapper_xst.srp'>system_clock_generator_0_wrapper</A></TD><TD>Mon Mar 23 11:32:49 2015</TD><TD ALIGN=RIGHT>8</TD><TD ALIGN=RIGHT>3</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_orgate_1_wrapper_xst.srp'>system_orgate_1_wrapper</A></TD><TD>Mon Mar 23 11:32:41 2015</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_ppc405_0_dplb1_wrapper_xst.srp'>system_ppc405_0_dplb1_wrapper</A></TD><TD>Mon Mar 23 11:32:34 2015</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>47</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_ppc405_0_iplb1_wrapper_xst.srp'>system_ppc405_0_iplb1_wrapper</A></TD><TD>Mon Mar 23 11:32:23 2015</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>47</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_ddr2_sdram_wrapper_xst.srp'>system_ddr2_sdram_wrapper</A></TD><TD>Mon Mar 23 11:32:14 2015</TD><TD ALIGN=RIGHT>4857</TD><TD ALIGN=RIGHT>3891</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_mgt_wrapper_wrapper_xst.srp'>system_mgt_wrapper_wrapper</A></TD><TD>Mon Mar 23 11:29:59 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_rs232_uart_1_wrapper_xst.srp'>system_rs232_uart_1_wrapper</A></TD><TD>Mon Mar 23 11:29:51 2015</TD><TD ALIGN=RIGHT>152</TD><TD ALIGN=RIGHT>148</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_plb_bram_if_cntlr_1_bram_wrapper_xst.srp'>system_plb_bram_if_cntlr_1_bram_wrapper</A></TD><TD>Mon Mar 23 11:29:33 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_xps_bram_if_cntlr_1_wrapper_xst.srp'>system_xps_bram_if_cntlr_1_wrapper</A></TD><TD>Mon Mar 23 11:29:24 2015</TD><TD ALIGN=RIGHT>230</TD><TD ALIGN=RIGHT>185</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_plb_wrapper_xst.srp'>system_plb_wrapper</A></TD><TD>Mon Mar 23 11:29:12 2015</TD><TD ALIGN=RIGHT>170</TD><TD ALIGN=RIGHT>800</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_mdm_0_wrapper_xst.srp'>system_mdm_0_wrapper</A></TD><TD>Mon Mar 23 11:28:49 2015</TD><TD ALIGN=RIGHT>126</TD><TD ALIGN=RIGHT>149</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_lmb_bram_wrapper_xst.srp'>system_lmb_bram_wrapper</A></TD><TD>Mon Mar 23 11:28:36 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_ilmb_cntlr_wrapper_xst.srp'>system_ilmb_cntlr_wrapper</A></TD><TD>Mon Mar 23 11:28:24 2015</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_dlmb_cntlr_wrapper_xst.srp'>system_dlmb_cntlr_wrapper</A></TD><TD>Mon Mar 23 11:28:16 2015</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_dlmb_wrapper_xst.srp'>system_dlmb_wrapper</A></TD><TD>Mon Mar 23 11:28:08 2015</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_ilmb_wrapper_xst.srp'>system_ilmb_wrapper</A></TD><TD>Mon Mar 23 11:28:00 2015</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_microblaze_0_wrapper_xst.srp'>system_microblaze_0_wrapper</A></TD><TD>Mon Mar 23 11:27:52 2015</TD><TD ALIGN=RIGHT>1747</TD><TD ALIGN=RIGHT>2566</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/synthesis/system_ppc405_0_wrapper_xst.srp'>system_ppc405_0_wrapper</A></TD><TD>Mon Mar 23 11:21:55 2015</TD><TD ALIGN=RIGHT>381</TD><TD ALIGN=RIGHT>405</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary (actual values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number Slice Registers</TD>
<TD ALIGN=RIGHT>14,731</TD>
<TD ALIGN=RIGHT>50,560</TD>
<TD ALIGN=RIGHT>29%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Flip Flops</TD>
<TD ALIGN=RIGHT>14,728</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Latches</TD>
<TD ALIGN=RIGHT>3</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;DCM autocalibration logic</TD>
<TD ALIGN=RIGHT>14</TD>
<TD ALIGN=RIGHT>14,728</TD>
<TD ALIGN=RIGHT>1%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>17,656</TD>
<TD ALIGN=RIGHT>50,560</TD>
<TD ALIGN=RIGHT>34%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;DCM autocalibration logic</TD>
<TD ALIGN=RIGHT>8</TD>
<TD ALIGN=RIGHT>17,656</TD>
<TD ALIGN=RIGHT>1%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>15,364</TD>
<TD ALIGN=RIGHT>25,280</TD>
<TD ALIGN=RIGHT>60%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing only related logic</TD>
<TD ALIGN=RIGHT>15,364</TD>
<TD ALIGN=RIGHT>15,364</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing unrelated logic</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>15,364</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>18,462</TD>
<TD ALIGN=RIGHT>50,560</TD>
<TD ALIGN=RIGHT>36%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>15,035</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as a route-thru</TD>
<TD ALIGN=RIGHT>806</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used for Dual Port RAMs</TD>
<TD ALIGN=RIGHT>1,394</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Shift registers</TD>
<TD ALIGN=RIGHT>1,227</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded IPADs</TD>
<TD ALIGN=RIGHT>32</TD>
<TD ALIGN=RIGHT>80</TD>
<TD ALIGN=RIGHT>40%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded OPADs</TD>
<TD ALIGN=RIGHT>32</TD>
<TD ALIGN=RIGHT>32</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
<TD ALIGN=RIGHT>119</TD>
<TD ALIGN=RIGHT>576</TD>
<TD ALIGN=RIGHT>20%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;IOB Flip Flops</TD>
<TD ALIGN=RIGHT>232</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;IOB Dual-Data Rate Flops</TD>
<TD ALIGN=RIGHT>154</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFG/BUFGCTRLs</TD>
<TD ALIGN=RIGHT>7</TD>
<TD ALIGN=RIGHT>32</TD>
<TD ALIGN=RIGHT>21%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as BUFGs</TD>
<TD ALIGN=RIGHT>7</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of FIFO16/RAMB16s</TD>
<TD ALIGN=RIGHT>148</TD>
<TD ALIGN=RIGHT>232</TD>
<TD ALIGN=RIGHT>63%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as RAMB16s</TD>
<TD ALIGN=RIGHT>148</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of DSP48s</TD>
<TD ALIGN=RIGHT>3</TD>
<TD ALIGN=RIGHT>128</TD>
<TD ALIGN=RIGHT>2%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of DCM_ADVs</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>12</TD>
<TD ALIGN=RIGHT>16%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of PPC405_ADVs</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BSCAN_VIRTEX4s</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>4</TD>
<TD ALIGN=RIGHT>50%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of JTAGPPCs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of IDELAYCTRLs</TD>
<TD ALIGN=RIGHT>4</TD>
<TD ALIGN=RIGHT>20</TD>
<TD ALIGN=RIGHT>20%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of GT11s</TD>
<TD ALIGN=RIGHT>16</TD>
<TD ALIGN=RIGHT>16</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of RPM macros</TD>
<TD ALIGN=RIGHT>36</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
<TD ALIGN=RIGHT>3.42</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>0 (Setup: 0, Hold: 0, Component Switching Limit: 0)</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD>
<A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system.bld'>Translation Report</A></TD><TD>Current</TD><TD>Mon Mar 23 11:46:10 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>1315 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>110 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Mon Mar 23 11:52:13 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/_xmsgs/map.xmsgs?&DataKey=Warning'>73 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/_xmsgs/map.xmsgs?&DataKey=Info'>2255 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Mon Mar 23 11:54:22 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/_xmsgs/par.xmsgs?&DataKey=Warning'>22 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/_xmsgs/par.xmsgs?&DataKey=Info'>2 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Mon Mar 23 11:55:03 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/_xmsgs/trce.xmsgs?&DataKey=Info'>4 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/system.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Mon Mar 23 11:56:21 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/_xmsgs/bitgen.xmsgs?&DataKey=Warning'>70 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/raid/home/akumar17/thesis/sdn_switch/edk/implementation/webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>Mon Mar 23 11:56:27 2015</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 03/23/2015 - 20:06:03</center>
</BODY></HTML>