$date
	Sat Oct 22 22:19:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#246548
b10001 !
1"
#246550
b10001 &
b10001 %
1$
#246551
0"
#246554
b110100 &
b110100 %
#246558
b11010 &
b11010 %
#246562
b1101 &
b1101 %
#246566
b101000 &
b101000 %
#246570
b10100 &
b10100 %
#246574
b1010 &
b1010 %
#246578
b101 &
b101 %
#246582
b10000 &
b10000 %
#246586
b1000 &
b1000 %
#246590
b100 &
b100 %
#246594
b10 &
b10 %
#246598
b1 &
1#
b1 %
#246602
b0 &
b0 %
0#
0$
#1234454
b11000 &
b11000 %
1$
b11000 !
1"
#1234455
0"
#1234458
b1100 &
b1100 %
#1234462
b110 &
b110 %
#1234466
b11 &
b11 %
#1234470
b1010 &
b1010 %
#1234474
b101 &
b101 %
#1234478
b10000 &
b10000 %
#1234482
b1000 &
b1000 %
#1234486
b100 &
b100 %
#1234490
b10 &
b10 %
#1234494
b1 &
1#
b1 %
#1234498
b0 &
b0 %
0#
0$
#2266245
b10 !
1"
#2266246
b10 &
b10 %
1$
#2266247
0"
#2266250
b1 &
b1 %
1#
#2266254
b0 &
0#
b0 %
0$
#4500012
