// Seed: 13733217
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output id_7
);
  always id_1 = 1;
  type_13 id_8 (1);
endmodule : id_9
`default_nettype wire
[1 : id_3] module_0;
