A Formally Verified System for Logic Synthesis.	Mark D. Aagaard,Miriam Leeser	10.1109/ICCD.1991.139915
Design and Test-The Two Sides of a Coin.	Vishwani D. Agrawal	10.1109/ICCD.1991.139831
Design Considerations for Digital Circuit Interconnections in a Multilayer Printed Circuit Board.	Amit P. Agrawal,Chi Shih Chang,Debra A. Gernhart	10.1109/ICCD.1991.139949
Synthesizing Converters Between Finite State Protocols.	Janaki Akella,Kenneth L. McMillan	10.1109/ICCD.1991.139932
A Unique Approach to Built-in-Self-Test Circuit Design.	Sami A. Al-Arian,Hussam Y. Abujbara,Jim C. Ruel	10.1109/ICCD.1991.139896
Boolean Satisfiability and Equivalence Checking Using General Binary Decision Diagrams.	Pranav Ashar,Abhijit Ghosh,Srinivas Devadas	10.1109/ICCD.1991.139893
An Adaptive Hardware Machine Architecture and Compiler for Dynamic Processor Reconfiguration.	Peter M. Athanas,Harvey F. Silverman	10.1109/ICCD.1991.139928
A Technique for Generating Efficient Simulators.	Przemyslaw Bakowski,Jean-Luc Dubois,Adam Pawlak	10.1109/ICCD.1991.139855
High Performance Packaged Electronics for the IBM ES9000TM Mainframe.	Arnold E. Barish,James P. Eckhardt,Mark D. Mayo,Walter A. Svarczkopf,Santosh P. Gaur,Rao R. Tummala	10.1109/ICCD.1991.139967
Test and Validation for Monsoon Processing Elements.	Michael J. Beckerle,Gregory M. Papadopoulos	10.1109/ICCD.1991.139871
Enhanced Chip/Package Design for the IBM ES/9000TM.	R. S. Belanger,David P. Conrady,Philip S. Honsinger,T. J. Lavery,Sara J. Rothman,Erich C. Schanzenbach,D. Sitaram,C. R. Selinger,R. E. DuBois,G. W. Mahoney,G. F. Miceli	10.1109/ICCD.1991.139969
VLSI Implementation of a New Block Cipher.	Heinz Bonnenberg,Andreas Curiger,Norbert Felber,Hubert Kaeslin,Xuejia Lai	10.1109/ICCD.1991.139960
Early Performance Estimation of Super Scalar Machine Models.	Pradip Bose	10.1109/ICCD.1991.139926
A Fast Division Algorithm for VLSI.	N. Burgess	10.1109/ICCD.1991.139973
Energy Considerations in Multichip-Module Based Multiprocessors.	James B. Burr,Allen M. Peterson	10.1109/ICCD.1991.139981
Fast Differential Fault Simulation by Dynamic Fault Ordering.	Gianpiero Cabodi,Silvano Gai,Matteo Sonza Reorda	10.1109/ICCD.1991.139845
A Compositional Transformation for Formal Verification.	Eduard Cerny	10.1109/ICCD.1991.139890
On the Manisfestation of Faults to Errors in Signature Analysis.	John C. Chan,Baxter F. Womack,D. F. Wong 0001	10.1109/ICCD.1991.139919
Object-Caching for Performance in Object-Oriented Systems.	J. Morris Chang,Edward F. Gehringer	10.1109/ICCD.1991.139924
VLSI Designs for High-Speed Huffman Decoder.	Shih-Fu Chang,David G. Messerschmitt	10.1109/ICCD.1991.139958
Syndrome-Based Functional Delay Fault Location in Linear Digital Data-Flow Graphs.	Abhijit Chatterjee,Manuel A. d&apos;Abreu	10.1109/ICCD.1991.139883
Allocation of Multiport Memory with Ports of Different Type in Register Transfer Level Synthesis.	Chien-In Henry Chen	10.1109/ICCD.1991.139934
A Predictive Parallel Motion Estimation Algorithm for Digital Image Processing.	Liang-Gee Chen,Wai-Ting Chen,Yeu-Shen Jehng,Tzi-Dar Chiueh	10.1109/ICCD.1991.139986
Concurrent Resynthesis for Network Optimization.	Kuang-Chien Chen,Masahiro Fujita	10.1109/ICCD.1991.139841
An Optimal Algorithm for Spiral Floorplan Designs.	Cheng-Hsi Chen,Ioannis G. Tollis	10.1109/ICCD.1991.139962
Accessibility Analysis on Data Flow Graph: An Approach to Design for Testability.	Chung-Hsing Chen,Chienwen Wu,Daniel G. Saab	10.1109/ICCD.1991.139948
Decomposed Arbiters for Large Crossbars with Multi-Queue Input Buffers.	Hsin-Chou Chi,Yuval Tamir	10.1109/ICCD.1991.139888
A Built-In Self-Testing Approach for Minimizing Hardware Overhead.	Scott Chiu,Christos A. Papachristou	10.1109/ICCD.1991.139898
Redundancy Identification and Removal Based on Implicit State Enumeration.	Hyunwoo Cho,Gary D. Hachtel,Fabio Somenzi	10.1109/ICCD.1991.139849
A GaAs Receiver Module for Optoelectronic Computing and Interconnection.	Joongho Choi,Bing J. Sheu	10.1109/ICCD.1991.139956
Flipping Modules to Minimize Maximum Wire Length.	Kyunrak Chong,Sartaj Sahni	10.1109/ICCD.1991.139965
Fault-Tolerant Model of Neural Computing.	Lon-Chan Chu	10.1109/ICCD.1991.139860
Critical Net Routing.	James P. Cohoon,L. J. Randall	10.1109/ICCD.1991.139875
A Provable Near-Optimal Algorithm for the Channel Pin Assignment Problem.	Jason Cong,Kei-Yong Khoo	10.1109/ICCD.1991.139907
Performance-Driven Global Routing for Cell Based ICs.	Jason Cong,Andrew B. Kahng,Gabriel Robins,Majid Sarrafzadeh,C. K. Wong	10.1109/ICCD.1991.139874
IBM AS/400 Processor Technology.	Dennis T. Cox,Charles L. Johnson,Bruce G. Rudolph,David W. Siljenberg,Robert R. Williams	10.1109/ICCD.1991.139944
The Architecture of the LR33000: A MIPS Compatible RISC Processor for Embedded Control Applications.	Bob Culk,Sanjay Desai,Moshe Gavrielov,George Harper,Darren Jones,Mark Kwong,Marlon Murzello,Tim Oke,Jay Patel 0001,Raymond Peck,James Wei,Rongken Yang	10.1109/ICCD.1991.139911
Mapping Design Knowledge from Multiple Representations.	Walling R. Cyre	10.1109/ICCD.1991.139931
Dual Global Flow.	Robert F. Damiano,Len Berman	10.1109/ICCD.1991.139842
Self-Timed Logic Using Current-Sensing Completion Detection (CSCD).	Mark E. Dean,David L. Dill,Mark Horowitz	10.1109/ICCD.1991.139878
Amdahl Chip Delay Test System.	I. Deol,Chittaranjan Mallipeddi,T. Ramakrishnan	10.1109/ICCD.1991.139881
Design Verfication and Reachability Analysis Using Algebraic Manipulation.	Srinivas Devadas,Kurt Keutzer,A. S. Krishnakumar	10.1109/ICCD.1991.139892
Partitioning Sequential Circuits for Logic Optimization.	Sujit Dey,Franc Brglez,Gershon Kedem	10.1109/ICCD.1991.139848
An Optical Multichip Module.	Alex G. Dickinson,M. M. Downs	10.1109/ICCD.1991.139955
An Efficient Pattern Match Architecture for Production Systems Using Content-Addressable Memory.	Chie Dou,Shao-Ming Wu	10.1109/ICCD.1991.139923
Aliasing Probability in Multiple Input Linear Signature Automata for Q-ary Symmetric Errors.	Geetani Edirisooriya,John P. Robinson	10.1109/ICCD.1991.139917
Fault Tolerant VLSI Design with Functional Block Redundancy.	Rolf Ernst,P. Nowottnick	10.1109/ICCD.1991.139938
Module Generation for AND/XOR Fields (XPLAs).	Jürgen Frößl,Bernhard Eschermann	10.1109/ICCD.1991.139836
A Tag Coprocessor Architecture for Symbolic Languages.	Vicente Fuentes-Sánchez,Peter Y. K. Cheung	10.1109/ICCD.1991.139922
Liquid Nitrogen CMOS for Computer Applications.	Fritz H. Gaensslen,David D. Meyer	10.1109/ICCD.1991.139827
Illustration of the SFG-Tracing Multi-Level Behavioral Verification Methodology, by the Correctness Proof of a High to Low Level Synthesis Application in CATHEDRAL-II.	Mark Genoe,Luc J. M. Claesen,Eric Verlind,Frank Proesmans,Hugo De Man	10.1109/ICCD.1991.139913
A Genetic Algorithm for Global Improvement of Macrocell Layouts.	Klaus Glasmacher,A. Hess,Gerhard Zimmermann	10.1109/ICCD.1991.139905
CMOS Processor Circuit Design in Hewlett-Packard&apos;s Series 700 Workstations.	Craig Gleason,Mark E. Forsyth,Charlie Kohlhardt,Steve Mangelsdorf,Barry J. Arnold,Rick Luebs	10.1109/ICCD.1991.139900
Reduced Hamming Count and Its Aliasing Probability.	Anita Gleason,Wen-Ben Jone	10.1109/ICCD.1991.139918
On-Chip Multiple Superscalar Processors with Secondary Cache Memories.	M. Hanawa,Tadahiko Nishimukai,O. Nishii,Masato Suzuki,K. Yano,M. Hiraki,S. Shukuri,T. Nishida	10.1109/ICCD.1991.139862
A Comparison of Redundant CORDIC Rotation Engines.	John A. Harding,Tomás Lang,Jeong-A Lee	10.1109/ICCD.1991.139972
The Commercial Realization of Multi-Chip Modules Quo Vadimus.	Rudi Hendel	10.1109/ICCD.1991.139982
Testing of Analog Neural Array-Processor Chips.	Wen-Jay Hsu,Bing J. Sheu,Sudhir M. Gowda	10.1109/ICCD.1991.139859
Fine-Line Printed Circuit Board for High-Performance Computer Design.	Chi-Chai Huang,John Willis,Tim Schmitt	10.1109/ICCD.1991.139951
Design and Synthesis of Self-Checking VLSI Circuits and Systems.	Niraj K. Jha,Sying-Jyan Wang	10.1109/ICCD.1991.139977
The Monsoon Interconnection Network.	Christopher F. Joerg,G. Andrew Boughton	10.1109/ICCD.1991.139870
System Level ASIC Design for Hewleet-Packard&apos;s Low Cost PA-RISC Workstations.	Leith Johnson,Rob Horning,Larry Thayer,Daniel Li,Rob Snyder	10.1109/ICCD.1991.139863
Verification Techniques for a MIPS Compatibvle Embedded Control Processor.	Darren Jones,Rongken Yang,Mark Kwong,George Harper	10.1109/ICCD.1991.139910
Identification of Viable Paths Using Binary Decision Diagrams.	Yun-Cheng Ju,Resve A. Saleh	10.1109/ICCD.1991.139991
An Effective Analog Approach to Steiner Routing.	Andrew B. Kahng	10.1109/ICCD.1991.139873
Interlock Schemes for Micropiplines: Application to a Self-Timed Rebound Sorter.	Sankaran Karthik,Indira de Souza,Joseph T. Rahmeh,Jacob A. Abraham	10.1109/ICCD.1991.139927
Operation Method in Fuzzy Set Operation Processor.	Atsushi Katsumata,Hidekazu Tokunaga,Seiji Yasunobu	10.1109/ICCD.1991.139921
Design Automation of Test for the EX/9000TM Series Processors.	Brion L. Keller,David A. Haynes	10.1109/ICCD.1991.139970
Neural Networks Update.	E. Scott Kirkpatrick	10.1109/ICCD.1991.139829
High-Performance VLSI Processor for Robot Inverse Dynamics Computation.	Somchai Kittichaikoonkit,Michitaka Kameyama,Tatsuo Higuchi 0001	10.1109/ICCD.1991.139984
Fuzzy Logic: Why the U.S. Falls Behind?.	George J. Klir	
Random Testability of Redundant Circuits.	Andrzej Krasniewski,Alexander Albicki	10.1109/ICCD.1991.139936
PowerPlay-Fast Dynamic Power Estimation Based on Logic Simulation.	Thomas H. Krodel	10.1109/ICCD.1991.139853
A Layout Compaction Algorithm with Multiple Grid Constraints.	Jin-Fuw Lee	10.1109/ICCD.1991.139837
VLSI Design Automation for the Application System/400.	Robert F. Lembach,John M. Borkenhagen,John R. Elliott 0001,Randall A. Schmidt	10.1109/ICCD.1991.139943
Power-Down Structures for BIST.	Paul S. Levy	10.1109/ICCD.1991.139895
Synthesis of Delay-Insensitive Circuits by Refinements into Atomic Threads.	Hon Fung Li,S. C. Leung,P. N. Lam	10.1109/ICCD.1991.139877
Implicit Manipulation of Equivalence Classes Using Binary Decision Diagrams.	Bill Lin 0001,A. Richard Newton	10.1109/ICCD.1991.139995
FASTCHART-Idea and Implementation.	Lennart Lindh,Frank Stanischewski	10.1109/ICCD.1991.139929
Three-Level Decomposition with Application to PLDs.	Abdul A. Malik,David Harrison,Robert K. Brayton	10.1109/ICCD.1991.139989
Transitive Closure and Graph Component Labeling on Realistic Processor Arrays Based on Reconfigurable Mesh Network.	Massimo Maresca,Pierpaolo Baglietto	10.1109/ICCD.1991.139887
A Simulator for General Purpose Optical Arrays.	Walter B. Marvin,Wayne P. Burleson	10.1109/ICCD.1991.139954
How to Design a Parallel Computer.	David May 0001	10.1109/ICCD.1991.139826
Specifying System Behavior in CPA.	Michael C. McFarland,Thaddeus J. Kowalski	10.1109/ICCD.1991.139914
Robust Path Delay-Fault Testability on Dynamic CMOS Circuits.	Patrick C. McGeer	10.1109/ICCD.1991.139882
Design and Test Automation-Gigascale Integration (GSI) in the 21st Century.	James D. Meindl	10.1109/ICCD.1991.139940
Technologies for Rapid Prototyping of Multi-Chip Modules.	Robert F. Miracky,T. Bishop,Claire T. Galanakis,H. Hashemi,Tom J. Hirsch,S. Madere,Heinrich G. Müller,T. Rudwick,L. N. Smith,Scott C. Sommerfeldt,B. Weigler	10.1109/ICCD.1991.139980
Fast Capacitance Extraction of General Three-Dimensional Structures.	Keith Nabors,S. Kim,Jacob K. White 0001,Stephen D. Senturia	10.1109/ICCD.1991.139952
F-RISC/G: AlGaAs/GaAs HBT Standard Cell Library.	K. Nah,Robert F. Philhower,J. S. Van Etten,S. Simmons,V. Tsinker,James Loy,Hans J. Greub,Jack F. McDonald	10.1109/ICCD.1991.139902
New Implementations, Tools, and Experiments for Decreasing Self-Checking PLAs Area Overhead.	Michael Nicolaidis,M. Boudjit	10.1109/ICCD.1991.139897
IBM ES/9000TM System Architecture and Hardware.	William J. Nohilly,V. T. Lund	10.1109/ICCD.1991.139968
Synthesis of Asynchronous State Machines Using A Local Clock.	Steven M. Nowick,David L. Dill	10.1109/ICCD.1991.139879
A Mechanism for Efficient Context Switching.	Peter R. Nuth,William J. Dally	10.1109/ICCD.1991.139903
Methods and Algorithms for Converting IC Designs Between Incompatible Design Systems.	Eero Pajarre,Tapani Ritoniemi,Hannu Tenhunen	10.1109/ICCD.1991.139838
SYNTEST: A Method for High-Level SYNthesis with Self-TESTability.	Christos A. Papachristou,Scott Chiu,Haidar Harmanani	10.1109/ICCD.1991.139947
Logic Synthesis of Synchronous Parallel Controllers.	James Pardey,Martin Bolton	10.1109/ICCD.1991.139946
New Classes of Unidirectional Error-Detecting Codes.	Behrooz Parhami	10.1109/ICCD.1991.139976
MPU: A N-Tuple Matching Processor.	Robert H. Payne,José G. Delgado-Frias	10.1109/ICCD.1991.139886
Design Methodology for a MIPS Compatible Embedded Control Processor.	Raymond Peck,Jay Patel 0001	10.1109/ICCD.1991.139909
I/O Pad Assignment Based on the Circuit Structure.	Massoud Pedram,Kamal Chaudhary,Ernest S. Kuh	10.1109/ICCD.1991.139906
Design of a Self-Testing Checker for Borden Code.	Stanislaw J. Piestrak	10.1109/ICCD.1991.139978
Automatic Derivation of FSM Specification to Implementation Encoding.	Carl Pixley,Gary Beihl,Ernesto Pacas-Skewes	10.1109/ICCD.1991.139891
Optimal Clocking of Circular Pipelines.	Karem A. Sakallah,Trevor N. Mudge,Timothy M. Burks,Edward S. Davidson	10.1109/ICCD.1991.139992
Implementation-Independent Model of an Instruction Set Architecture Using VHDL.	Maximo H. Salinas,Barry W. Johnson,James H. Aylor	10.1109/ICCD.1991.139865
Modeling fo Interconnections Lines for Stimulation of VLSI Circuits.	F. Sebastiã G. dos Santos,Jacobus W. Swart	10.1109/ICCD.1991.139852
An Integrated Design Environment for Application Specific Integrated Processor.	Jun Sato,Masaharu Imai,Tetsuya Hakata,Alauddin Y. Alomary,Nobuyuki Hikichi	10.1109/ICCD.1991.139933
An Algorithm for the Multi-Level Minimazation of Reed-Muller Rpresentations.	Jonathan Saul	10.1109/ICCD.1991.139990
IBM AS/400 Processor Architecture and Design Methodology.	Quentin G. Schmierer,Andrew H. Wottreng	10.1109/ICCD.1991.139942
Architectural Considerations for SF-core Based Microprocessor.	A. Shacham,Y. Levy,Z. Bronstein,E. Loewenstein,D. M. Bruck,D. Deitcher	10.1109/ICCD.1991.139834
DesignFab: A Methodology for ULSI Microprocessor Design.	Moshe Shahaf	10.1109/ICCD.1991.139864
Retiming of Circuits with Single Phase Transparent Latches.	Narendra V. Shenoy,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCD.1991.139850
Logic Design for a High Performance Mainframe Computer, The HITAC M-880 Processor.	Yooichi Shintani,Kiyoshi Inoue,Toru Shonai,K. Wada,S. Abe,Katsuro Wakai	10.1109/ICCD.1991.139833
High-Speed VLSI Arithmetic Processor Architectures Using Hybrid Number Representation.	Hosahalli R. Srinivas,Keshab K. Parhi	10.1109/ICCD.1991.139974
The Cycle Structure of Channel Graphs in Nonslicible Floorplans and A Unified Algorithm for Feasible Routing Order.	Susmita Sur-Kolay,Bhargab B. Bhattacharya	10.1109/ICCD.1991.139964
A Data-Driven Architecture for Distributed Parallel Processing.	Toshiyuki Tamura,Shinji Komori,Fumiyasu Asai,Hirono Tsubota,Hisakazu Sato,Hidehiro Takata,Yoshihiro Seguchi,Takeshi Tokuda,Hiroaki Terada	10.1109/ICCD.1991.139885
A New O(n log n) Scheduling Heuristic for Parallel Decomposition of Sparce Matrices.	Ricardo Telichevesky,Prathima Agrawal,John A. Trotter	10.1109/ICCD.1991.139985
Area Optimization for Higher Order Hierarchical Floorplans.	Khe-Sing The,D. F. Wong 0001	10.1109/ICCD.1991.139963
F-RISC/I: Fast Reduced Instruction Set Computer with GaAs (H)MESFET Implementation.	C. K. Tien,C. C. Poon,Hans J. Greub,Jack F. McDonald	10.1109/ICCD.1991.139901
Overview of the Monsoon Project.	Kenneth R. Traub,Gregory M. Papadopoulos,Michael J. Beckerle,James E. Hicks,Jonathan Young	10.1109/ICCD.1991.139869
Logic Synthesis of 100-percent Testable Logic Networks.	Gert-Jan Tromp,Ad J. van de Goor	10.1109/ICCD.1991.139937
A Multiprocessor Architecture for Circuit Simulation.	John A. Trotter,Prathima Agrawal	10.1109/ICCD.1991.139987
A Fine Grain Architecture for Parallel Fault Simulation.	John A. Trotter,Richard Evans	10.1109/ICCD.1991.139846
Stafan Algorithms for MOS Circuits.	Joan Villoldo,Prathima Agrawal,Vishwani D. Agrawal	10.1109/ICCD.1991.139844
Incremental Synthesis for Engineering Changes.	Yosinori Watanabe,Robert K. Brayton	10.1109/ICCD.1991.139840
Parallel Event-Driven Waveform Relaxation.	Yen-Cheng Wen,Kyle A. Gallivan,Resve A. Saleh	10.1109/ICCD.1991.139854
Concurrent Error Detection in Array Dividers by Alternating Input Data.	Chin-Long Wey	10.1109/ICCD.1991.139858
BioSCAN: A VLSI-Based System for Biosequence Analysis.	C. Thomas White,Raj K. Singh,Peter B. Reintjes,Jordan Lampe,Bruce W. Erickson,Wayne D. Dettloff,Vernon L. Chi,Stephen F. Altschul	10.1109/ICCD.1991.139959
Designing Self-Testable Cellular Arrays.	Cheng-Wen Wu,Shyue-Kung Lu	10.1109/ICCD.1991.139857
Proceedings 1991 IEEE International Conference on Computer Design: VLSI in Computer &amp; Processors, ICCD &apos;91, Cambridge, MA, USA, October 14-16, 1991		
