
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.460337                       # Number of seconds simulated
sim_ticks                                5460336736500                       # Number of ticks simulated
final_tick                               5460336736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 593044                       # Simulator instruction rate (inst/s)
host_op_rate                                   993256                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3238220551                       # Simulator tick rate (ticks/s)
host_mem_usage                               22193980                       # Number of bytes of host memory used
host_seconds                                  1686.22                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1674842545                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           39936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       408881024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          408920960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    229345216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       229345216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6388766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6389390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3583519                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3583519                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               7314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           74882016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74889330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          7314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             7314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        42002028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42002028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        42002028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              7314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          74882016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            116891358                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   267487021                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   162476563                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       2492752                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       2766708                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1276649328                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            43                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   429                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      10920673473                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1674842545                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1670973422                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      2                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     5252074                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts    141208524                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1670973422                       # number of integer instructions
system.cpu.num_fp_insts                             2                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          3583751812                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1355929993                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    4                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   2                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            782713617                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           654555153                       # number of times the CC registers were written
system.cpu.num_mem_refs                     429958013                       # number of memory refs
system.cpu.num_load_insts                   267487020                       # Number of load instructions
system.cpu.num_store_insts                  162470993                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                10920673473                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                         152911192                       # Number of branches fetched
system.cpu.op_class::No_OpClass               3866673      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                1240979641     74.10%     74.33% # Class of executed instruction
system.cpu.op_class::IntMult                    37966      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::IntDiv                       250      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.33% # Class of executed instruction
system.cpu.op_class::MemRead                267487020     15.97%     90.30% # Class of executed instruction
system.cpu.op_class::MemWrite               162470993      9.70%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1674842545                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           449.636204                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           429963582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15688099                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.406991                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            729500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   449.636204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.878196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.878196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         875615267                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        875615267                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    257851616                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       257851616                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    156423867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      156423867                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     414275483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        414275483                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    414275483                       # number of overall hits
system.cpu.dcache.overall_hits::total       414275483                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9602637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9602637                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      6052696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6052696                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        32768                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        32768                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data     15655333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15655333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     15688101                       # number of overall misses
system.cpu.dcache.overall_misses::total      15688101                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 654828411500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 654828411500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3111289515000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3111289515000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 3766117926500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3766117926500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 3766117926500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3766117926500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    267454253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    267454253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    162476563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    162476563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        32768                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32768                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    429930816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    429930816                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    429963584                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    429963584                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.035904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035904                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.037253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037253                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036487                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68192.561220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68192.561220                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 514033.666155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 514033.666155                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 240564.536475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 240564.536475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 240062.065288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 240062.065288                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6024034                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23907                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   251.977831                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      9372669                       # number of writebacks
system.cpu.dcache.writebacks::total           9372669                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9602636                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9602636                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      6052695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6052695                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        32768                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        32768                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     15655331                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15655331                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     15688099                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15688099                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 645225646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 645225646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3105236481500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3105236481500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data  14172128576                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  14172128576                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 3750462127500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3750462127500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 3764634256076                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3764634256076                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.035904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.037253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.036414                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.036487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036487                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67192.554836                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67192.554836                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 513033.695156                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 513033.695156                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 432499.041016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 432499.041016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 239564.537313                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 239564.537313                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 239967.522902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 239967.522902                       # average overall mshr miss latency
system.cpu.dcache.replacements               15687587                       # number of replacements
system.cpu.dcache.writebacks_zeroApp          9372669                       # number of writebacks_zeroApp
system.cpu.dcache.writebacks_firstApp               0                       # number of writebacks_firstApp
system.cpu.dcache.writebacks_secondApp              0                       # number of writebacks_secondApp
system.cpu.dcache.writebacks_thirdApp               0                       # number of writebacks_thirdApp
system.cpu.dcache.writebacks_fourthApp              0                       # number of writebacks_fourthApp
system.cpu.dcache.writebacks_fifthApp               0                       # number of writebacks_fifthApp
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.writebacks_zeroApp            0                       # number of writebacks_zeroApp
system.cpu.dtb_walker_cache.writebacks_firstApp            0                       # number of writebacks_firstApp
system.cpu.dtb_walker_cache.writebacks_secondApp            0                       # number of writebacks_secondApp
system.cpu.dtb_walker_cache.writebacks_thirdApp            0                       # number of writebacks_thirdApp
system.cpu.dtb_walker_cache.writebacks_fourthApp            0                       # number of writebacks_fourthApp
system.cpu.dtb_walker_cache.writebacks_fifthApp            0                       # number of writebacks_fifthApp
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           319.240349                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1276649328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               635                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2010471.382677                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            417500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   319.240349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.623516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.623516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2553299291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2553299291                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1276648693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1276648693                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1276648693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1276648693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1276648693                       # number of overall hits
system.cpu.icache.overall_hits::total      1276648693                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          635                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           635                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          635                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            635                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          635                       # number of overall misses
system.cpu.icache.overall_misses::total           635                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    294926500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    294926500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    294926500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    294926500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    294926500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    294926500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1276649328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1276649328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1276649328                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1276649328                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1276649328                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1276649328                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 464451.181102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 464451.181102                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 464451.181102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 464451.181102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 464451.181102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 464451.181102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          192                       # number of writebacks
system.cpu.icache.writebacks::total               192                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          635                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          635                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          635                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          635                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          635                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    294291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    294291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    294291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    294291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    294291500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    294291500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 463451.181102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 463451.181102                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 463451.181102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 463451.181102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 463451.181102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 463451.181102                       # average overall mshr miss latency
system.cpu.icache.replacements                    192                       # number of replacements
system.cpu.icache.writebacks_zeroApp              192                       # number of writebacks_zeroApp
system.cpu.icache.writebacks_firstApp               0                       # number of writebacks_firstApp
system.cpu.icache.writebacks_secondApp              0                       # number of writebacks_secondApp
system.cpu.icache.writebacks_thirdApp               0                       # number of writebacks_thirdApp
system.cpu.icache.writebacks_fourthApp              0                       # number of writebacks_fourthApp
system.cpu.icache.writebacks_fifthApp               0                       # number of writebacks_fifthApp
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.writebacks_zeroApp            0                       # number of writebacks_zeroApp
system.cpu.itb_walker_cache.writebacks_firstApp            0                       # number of writebacks_firstApp
system.cpu.itb_walker_cache.writebacks_secondApp            0                       # number of writebacks_secondApp
system.cpu.itb_walker_cache.writebacks_thirdApp            0                       # number of writebacks_thirdApp
system.cpu.itb_walker_cache.writebacks_fourthApp            0                       # number of writebacks_fourthApp
system.cpu.itb_walker_cache.writebacks_fifthApp            0                       # number of writebacks_fifthApp
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27434.777242                       # Cycle average of tags in use
system.l2.tags.total_refs                    31376513                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6389560                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.910591                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    407000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.881779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         43.866220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      27388.029243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks_DSid::0        27434.777242                       # Average occupied blocks per requestor with DSid
system.l2.tags.occ_percent::writebacks       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.835816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.837243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent_DSid::0           0.837243                       # Average percentage of cache occupancy with DSid
system.l2.tags.occ_percent_DSid::total       0.837243                       # Average percentage of cache occupancy with DSid
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          564                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26643                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 508413768                       # Number of tag accesses
system.l2.tags.data_accesses                508413768                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      9372669                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9372669                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          192                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              192                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            2562326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2562326                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6737007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6737007                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               9299333                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9299344                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   11                       # number of overall hits
system.l2.overall_hits::cpu.data              9299333                       # number of overall hits
system.l2.overall_hits::total                 9299344                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          3490369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3490369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              624                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2898397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2898397                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 624                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6388766                       # number of demand (read+write) misses
system.l2.demand_misses::total                6389390                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                624                       # number of overall misses
system.l2.overall_misses::cpu.data            6388766                       # number of overall misses
system.l2.overall_misses::total               6389390                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 3069252814500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  3069252814500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    293221000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    293221000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 574199007500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 574199007500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     293221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  3643451822000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3643745043000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    293221000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 3643451822000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3643745043000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      9372669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9372669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          192                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          192                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        6052695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6052695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9635404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9635404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               635                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          15688099                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15688734                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              635                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         15688099                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15688734                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.576664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576664                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.982677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982677                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.300807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.300807                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.982677                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.407236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.407260                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.982677                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.407236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.407260                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 879349.093033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 879349.093033                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 469905.448718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 469905.448718                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 198109.164307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 198109.164307                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 469905.448718                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 570290.385029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 570280.581245                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 469905.448718                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 570290.385029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 570280.581245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              3583519                       # number of writebacks
system.l2.writebacks::total                   3583519                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data      3490369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3490369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          624                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2898397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2898397                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6388766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6389390                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6388766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6389390                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 3034349124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 3034349124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    286981000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    286981000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 545215037500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 545215037500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    286981000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 3579564162000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3579851143000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    286981000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 3579564162000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3579851143000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.576664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.982677                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982677                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.300807                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.300807                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.982677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.407236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.407260                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.982677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.407236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.407260                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 869349.093033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 869349.093033                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 459905.448718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 459905.448718                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 188109.164307                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 188109.164307                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 459905.448718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 560290.385029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 560280.581245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 459905.448718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 560290.385029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 560280.581245                       # average overall mshr miss latency
system.l2.replacements                        6356792                       # number of replacements
system.l2.writebacks_zeroApp                  3583519                       # number of writebacks_zeroApp
system.l2.writebacks_firstApp                       0                       # number of writebacks_firstApp
system.l2.writebacks_secondApp                      0                       # number of writebacks_secondApp
system.l2.writebacks_thirdApp                       0                       # number of writebacks_thirdApp
system.l2.writebacks_fourthApp                      0                       # number of writebacks_fourthApp
system.l2.writebacks_fifthApp                       0                       # number of writebacks_fifthApp
system.membus.snoop_filter.tot_requests      12745569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6356179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2899021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3583519                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2772660                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3490369                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3490369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2899021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19134959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19134959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19134959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    638266176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    638266176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               638266176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6389390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6389390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6389390                       # Request fanout histogram
system.membus.reqLayer2.occupancy         27096480500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        31962170000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     31376513                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15687779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            613                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          613                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5460336736500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9636039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12956188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          192                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9088191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6052695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6052695                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           635                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9635404                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     47063785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              47065247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        52928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1603889152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1603942080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6356792                       # Total snoops (count)
system.tol2bus.snoopTraffic                 229345216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22045526                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005273                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22044913    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    613      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22045526                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25061117500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            952500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23532148500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
