#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 18 01:22:44 2023
# Process ID: 18236
# Current directory: C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5296 C:\Users\ismae\OneDrive\Escritorio\Lab digitales\Guia 1\guia1\guia1.xpr
# Log file: C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/vivado.log
# Journal file: C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1\vivado.jou
# Running On: LAPTOP-KMRB3L2R, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 7907 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1131.031 ; gain = 197.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/utils_1/imports/synth_1/fibbinario.dcp with file C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.runs/synth_1/fib_rec.dcp
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: sum
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1913.711 ; gain = 395.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/sum.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sum' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/sum.sv:23]
WARNING: [Synth 8-3330] design sum has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.777 ; gain = 485.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.777 ; gain = 485.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.777 ; gain = 485.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2003.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.457 ; gain = 520.039
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2038.457 ; gain = 899.102
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: sum
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/sum.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sum' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/sum.sv:23]
WARNING: [Synth 8-3330] design sum has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.832 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2057.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2057.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2087.246 ; gain = 29.414
5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2087.246 ; gain = 29.414
set_property top mux [current_fileset]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.930 ; gain = 29.379
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'mux' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.684 ; gain = 115.133
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.684 ; gain = 115.133
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2218.309 ; gain = 7.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/mux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/mux.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2224.461 ; gain = 13.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2240.293 ; gain = 29.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2240.293 ; gain = 29.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2252.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2252.551 ; gain = 41.867
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mux
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2252.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/mux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 1/guia1/guia1.srcs/sources_1/new/mux.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.551 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2252.551 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2252.551 ; gain = 0.000
close_project
open_project {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_reg1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_reg1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_reg1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro_des.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro_des
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_reg1
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.938 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registro_des
Compiling module xil_defaultlib.test_reg1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_reg1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2254.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_reg1_behav -key {Behavioral:sim_1:Functional:test_reg1} -tclbatch {test_reg1.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}
source test_reg1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2254.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_reg1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_reg1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_reg1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro_des.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro_des
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_reg1
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_reg1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registro_des
Compiling module xil_defaultlib.test_reg1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_reg1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_reg1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_reg1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro_des.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro_des
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_reg1
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.938 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_reg1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg1_behav xil_defaultlib.test_reg1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 32 into 'shift' is out of bounds [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro_des.sv:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registro_des
Compiling module xil_defaultlib.test_reg1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_reg1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.938 ; gain = 0.000
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv} w ]
add_files -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv}}
update_compile_order -fileset sim_1
set_property top reg_32 [current_fileset]
set_property top reg_32 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'reg_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj reg_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_32_behav xil_defaultlib.reg_32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_32_behav xil_defaultlib.reg_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_32_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_32_behav -key {Behavioral:sim_1:Functional:reg_32} -tclbatch {reg_32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}
WARNING: Simulation object /test_reg1/clock was not found in the design.
WARNING: Simulation object /test_reg1/reset was not found in the design.
WARNING: Simulation object /test_reg1/enable was not found in the design.
WARNING: Simulation object /test_reg1/shift_in was not found in the design.
WARNING: Simulation object /test_reg1/out was not found in the design.
WARNING: Simulation object /test_reg1/DUT/shift was not found in the design.
source reg_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.938 ; gain = 0.000
set_property top test_reg32 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_reg32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_reg32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_reg32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_reg32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_reg32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro_des.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro_des
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_reg32
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registro_des
Compiling module xil_defaultlib.test_reg32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_reg32_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_reg32_behav -key {Behavioral:sim_1:Functional:test_reg32} -tclbatch {test_reg32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}
WARNING: Simulation object /test_reg1/clock was not found in the design.
WARNING: Simulation object /test_reg1/reset was not found in the design.
WARNING: Simulation object /test_reg1/enable was not found in the design.
WARNING: Simulation object /test_reg1/shift_in was not found in the design.
WARNING: Simulation object /test_reg1/out was not found in the design.
WARNING: Simulation object /test_reg1/DUT/shift was not found in the design.
source test_reg32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_reg32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_reg32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_reg32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_reg32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32
Compiling module xil_defaultlib.test_reg32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_reg32_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_reg32_behav -key {Behavioral:sim_1:Functional:test_reg32} -tclbatch {test_reg32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}
WARNING: Simulation object /test_reg1/clock was not found in the design.
WARNING: Simulation object /test_reg1/reset was not found in the design.
WARNING: Simulation object /test_reg1/enable was not found in the design.
WARNING: Simulation object /test_reg1/shift_in was not found in the design.
WARNING: Simulation object /test_reg1/out was not found in the design.
WARNING: Simulation object /test_reg1/DUT/shift was not found in the design.
source test_reg32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_reg32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_reg32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_reg32_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_reg32_behav -key {Behavioral:sim_1:Functional:test_reg32} -tclbatch {test_reg32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}
WARNING: Simulation object /test_reg1/clock was not found in the design.
WARNING: Simulation object /test_reg1/reset was not found in the design.
WARNING: Simulation object /test_reg1/enable was not found in the design.
WARNING: Simulation object /test_reg1/shift_in was not found in the design.
WARNING: Simulation object /test_reg1/out was not found in the design.
WARNING: Simulation object /test_reg1/DUT/shift was not found in the design.
source test_reg32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_reg32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_reg32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_reg32_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_reg32_behav xil_defaultlib.test_reg32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_reg32_behav -key {Behavioral:sim_1:Functional:test_reg32} -tclbatch {test_reg32.tcl} -view {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/test_reg1_behav.wcfg}
WARNING: Simulation object /test_reg1/clock was not found in the design.
WARNING: Simulation object /test_reg1/reset was not found in the design.
WARNING: Simulation object /test_reg1/enable was not found in the design.
WARNING: Simulation object /test_reg1/shift_in was not found in the design.
WARNING: Simulation object /test_reg1/out was not found in the design.
WARNING: Simulation object /test_reg1/DUT/shift was not found in the design.
source test_reg32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reg32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.938 ; gain = 0.000
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project project_1 {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1} -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.938 ; gain = 0.000
file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new
file mkdir {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new}
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new/registro_32.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new/registro_32.sv}}
update_compile_order -fileset sources_1
file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new
file mkdir {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new}
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new/test_registro_32.sv} w ]
add_files -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new/test_registro_32.sv}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_registro_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_registro_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_registro_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new/registro_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new/test_registro_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_registro_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_registro_32_behav xil_defaultlib.test_registro_32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_registro_32_behav xil_defaultlib.test_registro_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registro_32
Compiling module xil_defaultlib.test_registro_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_registro_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_registro_32_behav -key {Behavioral:sim_1:Functional:test_registro_32} -tclbatch {test_registro_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_registro_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_registro_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2263.832 ; gain = 8.895
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_registro_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_registro_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sources_1/new/registro_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.srcs/sim_1/new/test_registro_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_registro_32
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_registro_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_registro_32_behav xil_defaultlib.test_registro_32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_registro_32_behav xil_defaultlib.test_registro_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registro_32
Compiling module xil_defaultlib.test_registro_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_registro_32_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.832 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2263.832 ; gain = 0.000
open_project {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 4/Act3/Act3.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 4/Act3/Act3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2263.832 ; gain = 0.000
update_compile_order -fileset sources_1
current_project Sesion5
current_sim simulation_6
set_property top registro [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: registro
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2270.633 ; gain = 6.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'registro' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/registro.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2270.633 ; gain = 6.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2272.727 ; gain = 8.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2272.727 ; gain = 8.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.727 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2310.000 ; gain = 46.168
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2310.000 ; gain = 46.168
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/alu_reg.sv} w ]
add_files -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/alu_reg.sv}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/alu_reg.sv}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/alu_reg.sv}}
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv}}
update_compile_order -fileset sources_1
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv}}
update_compile_order -fileset sources_1
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_32.sv}}
export_ip_user_files -of_objects  [get_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_reg32.sv}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv}}
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv}}
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv}}
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv}}
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv} w ]
add_files {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv}}
update_compile_order -fileset sources_1
set_property top alu_reg [current_fileset]
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.082 ; gain = 12.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:23]
ERROR: [Synth 8-448] named port connection 'clock' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:15]
ERROR: [Synth 8-448] named port connection 'reset' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:16]
ERROR: [Synth 8-448] named port connection 'counter' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:17]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2367.984 ; gain = 38.156
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.020 ; gain = 38.191
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2399.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:23]
ERROR: [Synth 8-448] named port connection 'clock' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:15]
ERROR: [Synth 8-448] named port connection 'reset' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:16]
ERROR: [Synth 8-448] named port connection 'counter' does not exist for instance 'contador_3bits' of module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:17]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.055 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.055 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2399.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
ERROR: [Synth 8-448] named port connection 'Segments' does not exist for instance 'Hex_to_sevenseg' of module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7071] port 'segments' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 3 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
ERROR: [Synth 8-6156] failed synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2399.055 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2399.055 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-11241] undeclared symbol 'segments', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2405.621 ; gain = 6.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'segments' does not match port width (7) of module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 4 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
WARNING: [Synth 8-3848] Net Segments in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:26]
WARNING: [Synth 8-3848] Net rst in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7129] Port Segments[6] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[5] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[4] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[3] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[2] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[1] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[0] in module alu_reg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2405.625 ; gain = 6.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2410.578 ; gain = 11.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2410.578 ; gain = 11.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2428.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2492.949 ; gain = 93.895
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_alu_reg.sv} w ]
add_files -fileset sim_1 {{C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_alu_reg.sv}}
update_compile_order -fileset sim_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-11241] undeclared symbol 'segments', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'segments' does not match port width (7) of module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 4 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
WARNING: [Synth 8-3848] Net Segments in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:26]
WARNING: [Synth 8-3848] Net rst in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7129] Port Segments[6] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[5] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[4] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[3] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[2] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[1] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[0] in module alu_reg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2507.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2507.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2507.676 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2522.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2522.422 ; gain = 14.746
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-11241] undeclared symbol 'segments', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (5) of module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'segments' does not match port width (7) of module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 4 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
WARNING: [Synth 8-3848] Net Segments in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:26]
WARNING: [Synth 8-3848] Net rst in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7129] Port Segments[6] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[5] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[4] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[3] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[2] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[1] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[0] in module alu_reg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2522.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2522.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2522.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2534.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2534.113 ; gain = 11.691
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-11241] undeclared symbol 'segments', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2534.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (5) of module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'segments' does not match port width (7) of module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 4 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
WARNING: [Synth 8-3848] Net Segments in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:26]
WARNING: [Synth 8-3848] Net rst in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7129] Port Segments[6] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[5] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[4] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[3] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[2] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[1] in module alu_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Segments[0] in module alu_reg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2534.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2534.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2534.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2538.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2538.148 ; gain = 4.035
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2538.148 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (5) of module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 4 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
WARNING: [Synth 8-3848] Net rst in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2538.148 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2538.148 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2538.148 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2543.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2564.867 ; gain = 26.719
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2587.793 ; gain = 14.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (5) of module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
ERROR: [Synth 8-524] part-select [19:16] out of range of prefix 'HEX_in' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:15]
ERROR: [Synth 8-6156] failed synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2588.352 ; gain = 14.559
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2588.434 ; gain = 14.641
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2610.652 ; gain = 21.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (5) of module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 4 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
WARNING: [Synth 8-3848] Net rst in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.652 ; gain = 21.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2612.387 ; gain = 23.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2612.387 ; gain = 23.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2632.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2632.945 ; gain = 44.125
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2632.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (5) of module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 4 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
WARNING: [Synth 8-3848] Net rst in module/entity alu_reg does not have driver. [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.945 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.945 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.945 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2637.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2637.121 ; gain = 4.176
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HEX_in', assumed default net type 'wire' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:49]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (5) of module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 4 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2637.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2637.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2637.121 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2652.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2652.277 ; gain = 15.156
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2652.277 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_reg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (5) of module 'reg_param__parameterized1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-7071] port 'clock' of module 'S4_actividad1' is unconnected for instance 'Hex_to_sevenseg' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
WARNING: [Synth 8-7023] instance 'Hex_to_sevenseg' of module 'S4_actividad1' has 5 connections declared, but only 4 given [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_reg' (0#1) [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.277 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2653.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2653.594 ; gain = 1.316
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_reg1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log"
set_property top test_alu_reg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu_reg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log"
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu_reg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim/simulate.log"
current_project project_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu_reg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alu_reg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_alu_reg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sim_1/new/test_alu_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu_reg
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2653.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_reg_behav xil_defaultlib.test_alu_reg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_reg_behav xil_defaultlib.test_alu_reg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'Q' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
WARNING: [VRFC 10-5021] port 'clock' is not connected on this instance [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.alu_reg
Compiling module xil_defaultlib.test_alu_reg
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_alu_reg_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2653.594 ; gain = 0.000
