% Encoding: UTF-8


@InProceedings{Bahn2008,
  Title                    = {A Generic Traffic Model for On-Chip Interconnection Networks},
  Author                   = {J H Bahn and N Bagherzadeh},
  Booktitle                = {International Workshop on Network on Chip Architectures (NoCArc)},
  Year                     = {2008}
}

@Patent{USP2011,
  Title                    = {Communication node architecture in a globally asynchronous network on chip system},
  Nationality              = {United States},
  Number                   = {US7940666B2},
  Year                     = {2011},
  Yearfiled                = {2006},
  Author                   = {E. Beigne and P. Vivet and M. Renaudin and J. Quartana}
}

@InProceedings{Bjerregaard2005,
  author    = {T. Bjerregaard and J. Sparso},
  title     = {A router architecture for connection-oriented service guarantees in the {MANGO} clockless network-on-chip},
  booktitle = {Design, Automation and Test in Europe},
  year      = {2005},
  pages     = {1226-1231},
  month     = {March},
  doi       = {10.1109/DATE.2005.36},
  issn      = {1530-1591},
  keywords  = {network routing;system-on-chip;CMOS integrated circuits;integrated circuit design;integrated circuit interconnections;network-on-chip router architecture;connection-oriented guaranteed services;on-chip networks;system-on-chip designs;system-level integrity;CMOS standard cell design;clockless circuit techniques;virtual channels;connection-less best-effort routing;Intelligent networks;Clocks;Network-on-a-chip;System-on-a-chip;Circuits;Routing;Space technology;Large-scale systems;Informatics;Mathematical model},
}

@InProceedings{Cheah2012,
  Title                    = {{iDEA: A DSP block based FPGA soft processor}},
  Author                   = {H. Y. Cheah and S. A. Fahmy and D. L. Maskell},
  Booktitle                = {International Conference on Field-Programmable Technology},
  Year                     = {2012},
  Pages                    = {151-158}
}

@Book{Dally2003,
  Title                    = {Principles and Practices of Interconnection Networks},
  Author                   = {Dally, William and Towles, Brian},
  Publisher                = {Morgan Kaufmann Publishers Inc.},
  Year                     = {2003},

  Address                  = {San Francisco, CA, USA},

  ISBN                     = {0122007514}
}

@Article{Ghazawi2008,
  Title                    = {The Promise of High-Performance Reconfigurable Computing},
  Author                   = {T. El-Ghazawi and E. El-Araby and M. Huang and K. Gaj and V. Kindratenko and D. Buell},
  Journal                  = {Computer},
  Year                     = {2008},

  Month                    = {Feb},
  Number                   = {2},
  Pages                    = {69-76},
  Volume                   = {41},

  Doi                      = {10.1109/MC.2008.65},
  ISSN                     = {0018-9162},
  Keywords                 = {field programmable gate arrays;microcomputers;reconfigurable architectures;bioinformatics;cryptanalysis;field-programmable gate arrays;high-performance reconfigurable computing;molecular dynamics;reconfigurable coprocessors;remote sensing;Application software;Computer architecture;Concurrent computing;Coprocessors;Field programmable gate arrays;Hardware design languages;Kernel;Microprocessors;Military computing;Multiprocessor interconnection networks;HPRC systems;field-programmable gate arrays;high-performance computing;reconfigurable computing},
  Owner                    = {vipin},
  Timestamp                = {2018.02.12}
}

@InProceedings{Huan2012,
  Title                    = {{FPGA} optimized packet-switched {NoC} using split and merge primitives},
  Author                   = {Y. Huan and A. DeHon},
  Booktitle                = {2012 International Conference on Field-Programmable Technology},
  Year                     = {2012},
  Month                    = {Dec},
  Pages                    = {47-52},

  Doi                      = {10.1109/FPT.2012.6412110},
  Keywords                 = {application specific integrated circuits;field programmable gate arrays;network-on-chip;packet switching;semiconductor switches;ASIC NoC;ASIC counterparts;CONNECT network;CONNECT switches;FPGA optimized packet-switched NoC;FPGA packet-switched network-on-a-chip;FPGA pipelining;FPGA switches;cost structures;merge primitive;packet-switched FPGA NoC;routing traffic;split primitive;split-merge switch architecture;split-merge switches;Application specific integrated circuits;Control systems;Delay;Field programmable gate arrays;Pipeline processing;Pipelines;Routing}
}

@InProceedings{hoplite_fpl2015,
  Title                    = {Hoplite: Building austere overlay {NoC}s for {FPGA}s},
  Author                   = {N. Kapre and J. Gray},
  Booktitle                = {Proceedings of International Conference on Field Programmable Logic and Applications (FPL)},
  Year                     = {2015},
  Month                    = {Sept},

  Doi                      = {10.1109/FPL.2015.7293956},
  Keywords                 = {field programmable gate arrays;logic design;network-on-chip;FPGA;Hoplite;NoC;switch crossbar;Fabrics;Field programmable gate arrays;Payloads;Ports (Computers);Routing;Switches;Table lookup}
}

@InProceedings{Kumar2002,
  Title                    = {A network on chip architecture and design methodology},
  Author                   = {S. Kumar and A. Jantsch and J. P. Soininen and M. Forsell and M. Millberg and J. Oberg and K. Tiensyrja and A. Hemani},
  Booktitle                = {Proceedings IEEE Computer Society Annual Symposium on VLSI (ISVLSI)},
  Year                     = {2002},
  Pages                    = {105-112},

  Doi                      = {10.1109/ISVLSI.2002.1016885},
  Keywords                 = {application specific integrated circuits;integrated circuit design;multiprocessor interconnection networks;parallel architectures;resource allocation;FPGA;OSI protocol stack;architectural level design integration;custom hardware block;data link layer;design methodology;direct 2-D mesh switch layout;high performance multi-processors;intellectual property block;memory;mesh interconnection topology;network layer;network on chip architecture;packet switched platform;physical layer;processor core;processor like resources;single chip systems;Communication switching;Computer architecture;Concrete;Design methodology;Field programmable gate arrays;Hardware;Network-on-a-chip;Packet switching;Shape;Switches},
  Owner                    = {vipin},
  Timestamp                = {2018.02.12}
}

@Article{Leiserson1985,
  Title                    = {Fat-trees: Universal networks for hardware-efficient supercomputing},
  Author                   = {C. E. Leiserson},
  Journal                  = {IEEE Transactions on Computers},
  Year                     = {1985},

  Month                    = {Oct},
  Number                   = {10},
  Pages                    = {892-901},
  Volume                   = {C-34},

  Doi                      = {10.1109/TC.1985.6312192},
  ISSN                     = {0018-9340},
  Keywords                 = {computer networks;finite element analysis;parallel processing;trees (mathematics);fat trees;finite-element analysis;general-purpose parallel supercomputer;hardware size;hardware-efficient supercomputing;simultaneous communication;three-dimensional VLSI model;universal networks;universality theorem;Channel capacity;Hardware;Program processors;Routing;Switches;Wires;Fat-trees;VLSI theory;interconnection networks;parallel supercomputing;routing networks;universality},
  Owner                    = {vipin},
  Timestamp                = {2018.07.30}
}

@InProceedings{Neeb2005,
  Title                    = {Network-on-chip-centric approach to interleaving in high throughput channel decoders},
  Author                   = {C. Neeb and M. J. Thul and N. Wehn},
  Booktitle                = {IEEE International Symposium on Circuits and Systems},
  Year                     = {2005},
  Month                    = {May},
  Pages                    = {1766-1769 Vol. 2},
  Doi                      = {10.1109/ISCAS.2005.1464950},
  ISSN                     = {0271-4302},
  Keywords                 = {channel coding;turbo codes;parity check codes;iterative decoding;parallel architectures;integrated circuit design;network routing;network-on-chip;interleaving;high throughput channel decoders;wireless communication;channel coding;turbo codes;iterative decoding;parallel decoder architecture;parallel architecture;network routing;Interleaved codes;Intelligent networks;Throughput;Iterative decoding;Runtime;Shape;Spatial resolution;Turbo codes;Electronic mail;Telecommunication network reliability},
  Owner                    = {vipin},
  Timestamp                = {2018.09.28}
}

@InProceedings{Ohring1995,
  Title                    = {On generalized fat trees},
  Author                   = {S. R. Ohring and M. Ibel and S. K. Das and M. J. Kumar},
  Booktitle                = {International Parallel Processing Symposium},
  Year                     = {1995},
  Month                    = {April},
  Pages                    = {37-44},
  Doi                      = {10.1109/IPPS.1995.395911},
  Keywords                 = {parallel architectures;multiprocessor interconnection networks;communication complexity;fault tolerant computing;reliability;network routing;generalized fat trees;multiprocesser interconnection networks;connection machine architecture;CM-5;pruned butterflies;fat tree based architecture;inner nodes;leaf processors;switches;routers;hypercubes;symmetry;recursive scalability;maximal fault-tolerance;logarithmic diameter bisection scalability;fault tolerant self-routing;broadcasting;rings;meshes;tori;trees;pyramids;Network topology;Hypercubes;Routing;Fault tolerance;Broadcasting;Art;Very large scale integration;Image processing;Computer simulation;Computer science},
  Owner                    = {vipin},
  Timestamp                = {2018.09.28}
}

@InProceedings{Miro2007,
  Title                    = {Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures},
  Author                   = {I. Miro Panades and A. Greiner},
  Booktitle                = {International Symposium on Networks-on-Chip (NOCS)},
  Year                     = {2007},
  Month                    = {May},
  Pages                    = {83-94},
  Doi                      = {10.1109/NOCS.2007.14},
  Keywords                 = {clocks;network-on-chip;synchronisation;bi-synchronous FIFO;synchronous circuit communication;DSPIN network-on-chip;GALS architecture;system-on-chip;Circuits;Network-on-a-chip;Clocks;Frequency;System-on-a-chip;Wire;Network synthesis;Signal synthesis;Metastasis;Delay},
  Owner                    = {vipin},
  Timestamp                = {2018.09.28}
}

@InProceedings{papa_connect_fpga2012,
  Title                    = {{CONNECT}: re-examining conventional wisdom for designing nocs in the context of {FPGAs}},
  Author                   = {Papamichael, Michael K and Hoe, James C},
  Booktitle                = {Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays},
  Year                     = {2012},
  Pages                    = {37--46}
}

@TechReport{Rantala2006,
  Title                    = {Network on Chip Routing Algorithms},
  Author                   = {V. Rantala and T. Lehtonen and J. Plosila},
  Institution              = {University of Turku},
  Year                     = {2006}
}

@InProceedings{Ravindran1998,
  Title                    = {On topology and bisection bandwidth of hierarchical-ring networks for shared-memory multiprocessors},
  Author                   = {G. Ravindran and M. Stumm},
  Booktitle                = {International Conference on High Performance Computing},
  Year                     = {1998},
  Month                    = {Dec},
  Pages                    = {262-269},
  Doi                      = {10.1109/HIPC.1998.737997},
  Keywords                 = {multiprocessor interconnection networks;shared memory systems;parallel architectures;network routing;performance evaluation;network topology;bisection bandwidth;hierarchical-ring networks;shared-memory multiprocessors;two-dimensional direct networks;router designs;communication paths;high throughput;low latency;simulation;memory access;Network topology;Bandwidth;Delay;Scalability;Throughput;Counting circuits;Read only memory;Multicast protocols;Multiprocessing systems;Network interfaces},
  Owner                    = {vipin},
  Timestamp                = {2018.09.28}
}

@TechReport{Shainer2011,
  Title                    = {Networks: Topologies How to Design},
  Author                   = {G. Shainer},
  Institution              = {HPC Advisory Council},
  Year                     = {2011}
}

@InProceedings{Suda2016,
  Title                    = {Throughput-Optimized OpenCL-based {FPGA} Accelerator for Large-Scale Convolutional Neural Networks},
  Author                   = {N. Suda and V. Chandra and G. Dasika and A. Mohanty and Y. Ma and S. Vrudhula and J. Seo and Y. Cao},
  Booktitle                = {Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)},
  Year                     = {2016},
  Pages                    = {16--25},

  Owner                    = {vipin},
  Timestamp                = {2018.02.12}
}

@Conference{Tan2017,
  Title                    = {A fast partitioning algorithm on the {3D} network on chip architecture for the signal processing application},
  Author                   = {Junyan Tan and Yan Han and Nianfang Zhu},
  Booktitle                = {IEEE 9th International Conference on Communication Software and Networks},
  Year                     = {2017}
}

@InProceedings{vipin2014dyract,
  Title                    = {{DyRACT}: A partial reconfiguration enabled accelerator and test platform},
  Author                   = {Vipin, Kizheppatt and Fahmy, Suhaib A},
  Booktitle                = {Proceedings of International Conference on Field Programmable Logic and Applications (FPL)},
  Year                     = {2014}
}

@InProceedings{Vipin2017,
  Title                    = {Enabling partial reconfiguration and low latency routing using segmented {FPGA} {NoC}s},
  Author                   = {K. Vipin and J. Gray and N. Kapre},
  Booktitle                = {International Conference on Field Programmable Logic and Applications (FPL)},
  Year                     = {2017},
  Month                    = {Sept},
  Pages                    = {1-8},

  Doi                      = {10.23919/FPL.2017.8056777},
  Keywords                 = {field programmable gate arrays;logic design;multiprocessing systems;network routing;network-on-chip;reconfigurable architectures;CONNECT Torus NoC;FPGA resources;FPGA traffic;LOCAL traffic;NoC links;Xilinx VC709 FPGA board;deflected packets;device LUT;frequency 200.0 MHz;fully dynamic segmentation;multiapplication NoC workloads;multiprocessor PARSEC benchmarks;partial reconfiguration;segmented FPGA NoC;static segmentation;statically fracturable regions;worst-case packet;worst-case routing latencies;Electronic mail;Fabrics;Field programmable gate arrays;Multiplexing;Routing;Switches;Table lookup}
}

@Electronic{hnoc,
  Url                      = {https://github.com/dsdnu/TreeNoC}
}

@Electronic{OpenNoc,
  Url                      = {https://github.com/kuladeepsaireddy/OpenNoc},

  Owner                    = {vipin},
  Timestamp                = {2018.03.13}
}

@Manual{XilinxAxi,
  Title                    = {UG761: AXI Reference Guide},
  Month                    = mar,
  Organization             = {Xilinx Inc.},
  Year                     = {2011}
}

@Article{ORTINOBON201624,
  author   = {Marta Ortín-Obón and Darío Suárez-Gracia and María Villarroya-Gaudó and Cruz Izu and Víctor Viñals-Yúfera},
  title    = {Analysis of network-on-chip topologies for cost-efficient chip multiprocessors},
  journal  = {Microprocessors and Microsystems},
  year     = {2016},
  volume   = {42},
  pages    = {24 - 36},
  issn     = {0141-9331},
  doi      = {https://doi.org/10.1016/j.micpro.2016.01.005},
  keywords = {Interconnection networks, Chip multiprocessor, Topology, Mesh, Torus, Ring},
}

@Article{Wen-Chung2012,
  author  = {Wen-Chung Tsa and Ying-Cherng Lan and Yu-Hen Hu and Sao-Jie Chen},
  title   = {Networks on Chips: Structure and Design Methodologies},
  journal = {Journal of Electrical and Computer Engineering},
  year    = {2012},
  volume  = {2012},
  pages   = {15},
}

@Conference{Mathias2006,
  author    = {G. Mathias and K.B. Kent},
  title     = {An Embedded {Java} Virtual Machine Using Network-on-Chip Design},
  booktitle = {Seventeenth IEEE International Workshop on Rapid System Prototyping},
  year      = {2006},
}

@Conference{Joshi2007,
  author    = {Jonathan Joshi and Kedar Karandikar and Sharad Bade and Mandar Bodke and Rohan Adyanthaya and Balkrishan Ahirwal},
  title     = {Multi-core Image processing system using Network on Chip interconnect},
  booktitle = {Midwest Symposium on Circuits and Systems},
  year      = {2007},
}

@Article{Bertozzi2005,
  author  = {D. Bertozzi and A. Jalabert and S. Murali and R. Tamhankar and S. Stergiou and L. Benini and G. De Micheli},
  title   = {{NoC} synthesis flow for customized domain specific multiprocessor systems-on-chip},
  journal = {IEEE Transactions on Parallel and Distributed Systems},
  year    = {2005},
  volume  = {16},
  number  = {2},
  pages   = {113-129},
  month   = {Feb},
}

@Article{Goossens2005,
  author   = {K. Goossens and J. Dielissen and A. Radulescu},
  title    = {AEthereal network on chip: concepts, architectures, and implementations},
  journal  = {IEEE Design Test of Computers},
  year     = {2005},
  volume   = {22},
  number   = {5},
  pages    = {414-421},
  month    = {Sept},
  issn     = {0740-7475},
  doi      = {10.1109/MDT.2005.99},
  keywords = {system-on-chip;microprocessor chips;parallel architectures;multiprocessor interconnection networks;AEthereal network on chip;semiconductor technology;IP block integration;SoC;guaranteed service;best-effort service;parallel architecture;multiprocessor interconnection network;system-on-chip;Network-on-a-chip;Wires;Switching circuits;Routing;Network interfaces;Communication switching;Streaming media;Bandwidth;Delay;Upper bound;Network Architecture and Design;Real-time and embedded systems},
}

@Article{Bjerregaard2006,
  author   = {T. Bjerregaard and J. Sparso},
  title    = {Implementation of guaranteed services in the {MANGO} clockless network-on-chip},
  journal  = {IEE Proceedings - Computers and Digital Techniques},
  year     = {2006},
  volume   = {153},
  number   = {4},
  pages    = {217-229},
  month    = {July},
  issn     = {1350-2387},
  doi      = {10.1049/ip-cdt:20050067},
  keywords = {network-on-chip;protocols;time division multiplexing;message passing;bandwidth allocation;guaranteed services;MANGO clockless network-on-chip;on-chip interconnection networks;NoC;Internet protocol interconnection;gigascale SoC design;system-on-chip;message passing;asynchronous network-on-chip;open core protocol interfaces;clockless circuit;time division multiplexing;0.13 micron},
}

@Comment{jabref-meta: databaseType:bibtex;}
