{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682883138763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682883138763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 16:32:18 2023 " "Processing started: Sun Apr 30 16:32:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682883138763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682883138763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula_13 -c aula_13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula_13 -c aula_13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682883138763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682883139393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682883139393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_13-arquitetura " "Found design unit 1: aula_13-arquitetura" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148717 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_13 " "Found entity 1: aula_13" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682883148717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682883148732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682883148732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682883148732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "SomadorGenerico.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/SomadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "SomadorGenerico.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/SomadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682883148732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682883148732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682883148732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula_13 " "Elaborating entity \"aula_13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682883148779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_PC\"" {  } { { "aula_13.vhd" "REG_PC" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682883148801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:INC_PC " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:INC_PC\"" {  } { { "aula_13.vhd" "INC_PC" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682883148801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "aula_13.vhd" "ROM" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682883148801 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682883148801 "|aula_13|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:bancoRegistradores " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:bancoRegistradores\"" {  } { { "aula_13.vhd" "bancoRegistradores" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682883148801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "aula_13.vhd" "ULA" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682883148811 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:bancoRegistradores\|registrador " "RAM logic \"bancoReg:bancoRegistradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/bancoReg.vhd" 51 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682883149078 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1682883149078 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682883149078 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/ROMcontent.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/ROMcontent.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1682883149078 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[8\] GND " "Pin \"dados_out\[8\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[9\] GND " "Pin \"dados_out\[9\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[10\] GND " "Pin \"dados_out\[10\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[13\] GND " "Pin \"dados_out\[13\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[15\] GND " "Pin \"dados_out\[15\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[17\] GND " "Pin \"dados_out\[17\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[18\] GND " "Pin \"dados_out\[18\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[20\] GND " "Pin \"dados_out\[20\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[21\] GND " "Pin \"dados_out\[21\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[23\] GND " "Pin \"dados_out\[23\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[25\] GND " "Pin \"dados_out\[25\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[26\] GND " "Pin \"dados_out\[26\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[27\] GND " "Pin \"dados_out\[27\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[28\] GND " "Pin \"dados_out\[28\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[29\] GND " "Pin \"dados_out\[29\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[30\] GND " "Pin \"dados_out\[30\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dados_out\[31\] GND " "Pin \"dados_out\[31\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|dados_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682883149487 "|aula_13|PC_OUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682883149487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682883149565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3936 " "3936 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682883149739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682883149976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682883149976 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682883150141 "|aula_13|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682883150141 "|aula_13|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682883150141 "|aula_13|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682883150141 "|aula_13|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EscritaReg3 " "No output dependent on input pin \"EscritaReg3\"" {  } { { "aula_13.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/aulas/aula_13/aula_13.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682883150141 "|aula_13|EscritaReg3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682883150141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682883150141 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682883150141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682883150141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682883150141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682883150172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 16:32:30 2023 " "Processing ended: Sun Apr 30 16:32:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682883150172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682883150172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682883150172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682883150172 ""}
