# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/new/4_Bit_Add_Sub_Unit.vhd" \
"../../../../project_1.srcs/sources_1/new/Adder_3B.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd" \
"../../../../project_1.srcs/sources_1/new/FA.vhd" \
"../../../../project_1.srcs/sources_1/new/HA.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd" \
"../../../../project_1.srcs/sources_1/new/LUT_16_7.vhd" \
"../../../../project_1.srcs/sources_1/new/LUT_8_3.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/MUX_2_3.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/MUX_2_4.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/MUX_8_4.vhd" \
"../../../../project_1.srcs/sources_1/new/Processor.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/Programme_Counter.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/ROM_3_T0_12.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/Reg_Bank.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../project_1.srcs/sim_1/new/Processor_TB.vhd" \

# Do not sort compile order
nosort
