#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 23 10:58:12 2024
# Process ID: 4560
# Current directory: D:/work_directory/TDC/Channel/Channel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4016 D:\work_directory\TDC\Channel\Channel\Channel.xpr
# Log file: D:/work_directory/TDC/Channel/Channel/vivado.log
# Journal file: D:/work_directory/TDC/Channel/Channel\vivado.jou
# Running On: LAPTOP-UQD20HRI, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/work_directory/TDC/Channel/Channel/Channel.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/work_directory/TDC/Channel/Channel/Channel.srcs/sources_1/bd/Channel/Channel.bd}
delete_bd_objs [get_bd_nets Encoder_0_data_out] [get_bd_nets rd_en_1] [get_bd_nets fifo_generator_0_dout] [get_bd_nets fifo_generator_0_full] [get_bd_nets fifo_generator_0_rd_rst_busy] [get_bd_nets Encoder_0_encoded_data] [get_bd_nets fifo_generator_0_empty] [get_bd_nets fifo_generator_0_wr_rst_busy] [get_bd_cells fifo_generator_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Pipe:1.0 Pipe_0
endgroup
set_property location {3.5 1073 42} [get_bd_cells Pipe_0]
set_property location {3.5 951 37} [get_bd_cells Pipe_0]
connect_bd_net [get_bd_ports clk] [get_bd_pins Pipe_0/clk]
connect_bd_net [get_bd_pins Encoder_0/encoded_data] [get_bd_pins Pipe_0/din]
connect_bd_net [get_bd_pins Encoder_0/data_out] [get_bd_pins Pipe_0/wr_en]
connect_bd_net [get_bd_ports rd_en] [get_bd_pins Pipe_0/rd_en]
connect_bd_net [get_bd_ports rst] [get_bd_pins Pipe_0/srst]
connect_bd_net [get_bd_ports dout] [get_bd_pins Pipe_0/dout]
connect_bd_net [get_bd_ports empty] [get_bd_pins Pipe_0/empty]
connect_bd_net [get_bd_ports full] [get_bd_pins Pipe_0/full]
connect_bd_net [get_bd_ports rd_rst_busy] [get_bd_pins Pipe_0/rd_rst_busy]
connect_bd_net [get_bd_ports wr_rst_busy] [get_bd_pins Pipe_0/wr_rst_busy]
create_bd_port -dir O -from 4 -to 0 data_count
set_property location {1267 39} [get_bd_ports data_count]
connect_bd_net [get_bd_ports data_count] [get_bd_pins Pipe_0/data_count]
save_bd_design
generate_target Simulation [get_files D:/work_directory/TDC/Channel/Channel/Channel.srcs/sources_1/bd/Channel/Channel.bd]
export_ip_user_files -of_objects [get_files D:/work_directory/TDC/Channel/Channel/Channel.srcs/sources_1/bd/Channel/Channel.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/work_directory/TDC/Channel/Channel/Channel.srcs/sources_1/bd/Channel/Channel.bd] -directory D:/work_directory/TDC/Channel/Channel/Channel.ip_user_files/sim_scripts -ip_user_files_dir D:/work_directory/TDC/Channel/Channel/Channel.ip_user_files -ipstatic_source_dir D:/work_directory/TDC/Channel/Channel/Channel.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/work_directory/TDC/Channel/Channel/Channel.cache/compile_simlib/modelsim} {questa=D:/work_directory/TDC/Channel/Channel/Channel.cache/compile_simlib/questa} {riviera=D:/work_directory/TDC/Channel/Channel/Channel.cache/compile_simlib/riviera} {activehdl=D:/work_directory/TDC/Channel/Channel/Channel.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/work_directory/TDC/Channel/Channel/Channel.srcs/sources_1/bd/Channel/Channel.bd] -top
export_ip_user_files -of_objects  [get_files D:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/hdl/Channel_wrapper.vhd] -no_script -reset -force -quiet
remove_files  D:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/hdl/Channel_wrapper.vhd
make_wrapper -files [get_files D:/work_directory/TDC/Channel/Channel/Channel.srcs/sources_1/bd/Channel/Channel.bd] -top
add_files -norecurse d:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/hdl/Channel_wrapper.vhd
open_bd_design {D:/work_directory/TDC/Channel/Channel/Channel.srcs/sources_1/bd/Channel/Channel.bd}
launch_simulation
source tb_channel.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
source tb_channel.tcl
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation -mode post-synthesis -type timing
source tb_channel.tcl
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation -mode post-synthesis -type timing
close_sim
