`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:       Martin, Michael
// 
// Create Date:    
// Design Name: 
// Module Name:    hw6_edge 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module hw6_edge (
    clk,
    en,
    pixel_in,
    pixel_in_valid,
    pixel_out,
    pixel_out_valid,
);

//Parameters
parameter IDLE = 0;
parameter IN = 1;
parameter OUT = 2;

//Inputs
input clk;
input [7:0] pixel_in;
input pixel_in_valid;

//Outputs
output [7:0] pixel_out;
output pixel_out_valid;

//Signals
reg en_reg = 0;
reg [7:0] pixel_in_reg = 0;
reg pixel_in_valid_reg = 0;
wire [7:0] pixel_out_sig;
reg pixel_out_valid_sig = 0;

//Sequential Logic
always @(posedge clk) begin
    //Register Inputs
    en_reg <= en;
    pixel_in_reg <= pixel_in;
    pixel_in_valid_reg <= pixel_in_valid;
    //Register Outputs
    pixel_out <= pixel_out_sig;
    pixel_out_valid <= pixel_out_valid_sig;
end

endmodule