// RAM9_512.v

// Generated using ACDS version 19.1 670

`timescale 1 ps / 1 ps
module RAM9_512 (
		input  wire [8:0] data,      //  ram_input.datain
		input  wire [8:0] wraddress, //           .wraddress
		input  wire [8:0] rdaddress, //           .rdaddress
		input  wire       wren,      //           .wren
		input  wire       clock,     //           .clock
		input  wire       rden,      //           .rden
		input  wire       aclr,      //           .aclr
		output wire [8:0] q          // ram_output.dataout
	);

	RAM9_512_ram_2port_191_fb4km7q ram_2port_0 (
		.data      (data),      //  ram_input.datain
		.wraddress (wraddress), //           .wraddress
		.rdaddress (rdaddress), //           .rdaddress
		.wren      (wren),      //           .wren
		.clock     (clock),     //           .clock
		.rden      (rden),      //           .rden
		.aclr      (aclr),      //           .aclr
		.q         (q)          // ram_output.dataout
	);

endmodule
