{
    "line_num": [
        [
            29,
            29
        ],
        [
            19,
            27
        ],
        [
            17,
            17
        ],
        [
            15,
            18
        ]
    ],
    "blocks": [
        "        assign data_out = data_out_sync1;",
        "        always @ (posedge rst or posedge sync_clock) begin\n            if(rst) begin\n                data_out_sync0 <= {WIDTH{1'b0}};\n                data_out_sync1 <= {WIDTH{1'b0}};\n            end else begin\n                data_out_sync0 <= data_in;\n                data_out_sync1 <= data_out_sync0;\n            end\n        end",
        "        assign data_out = data_in;",
        "generate\n    if(CLOCKS_ARE_SAME) \n        assign data_out = data_in;\n    else begin"
    ]
}