$date
	Sun Oct 23 04:33:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#691772
b10001 !
1"
#691774
b10001 &
b10001 %
1$
#691775
0"
#691778
b110100 &
b110100 %
#691782
b11010 &
b11010 %
#691786
b1101 &
b1101 %
#691790
b101000 &
b101000 %
#691794
b10100 &
b10100 %
#691798
b1010 &
b1010 %
#691802
b101 &
b101 %
#691806
b10000 &
b10000 %
#691810
b1000 &
b1000 %
#691814
b100 &
b100 %
#691818
b10 &
b10 %
#691822
b1 &
1#
b1 %
#691826
b0 &
b0 %
0#
0$
#1772668
b110 !
1"
#1772670
b110 &
b110 %
1$
#1772671
0"
#1772674
b11 &
b11 %
#1772678
b1010 &
b1010 %
#1772682
b101 &
b101 %
#1772686
b10000 &
b10000 %
#1772690
b1000 &
b1000 %
#1772694
b100 &
b100 %
#1772698
b10 &
b10 %
#1772702
b1 &
1#
b1 %
#1772706
b0 &
b0 %
0#
0$
#2693281
b10101 !
1"
#2693282
b10101 &
b10101 %
1$
#2693283
0"
#2693286
b1000000 &
b1000000 %
#2693290
b100000 &
b100000 %
#2693294
b10000 &
b10000 %
#2693298
b1000 &
b1000 %
#2693302
b100 &
b100 %
#2693306
b10 &
b10 %
#2693310
b1 &
1#
b1 %
#2693314
b0 &
b0 %
0#
0$
#4500012
