clk_division.v,verilog,xil_defaultlib,../../../../Lab_9.srcs/sources_1/Frequency_Divider_Demo/Frequency_Divider_Demo.srcs/sources_1/new/clk_division.v,
clk_division_0.v,verilog,xil_defaultlib,../../../../Lab_9.srcs/sources_1/ip/clk_division_0/sim/clk_division_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
