From 0fa4042b8f8688e8b57435c626a75512c0001d68 Mon Sep 17 00:00:00 2001
From: Icenowy Zheng <icenowy@aosc.io>
Date: Thu, 3 Sep 2020 16:49:33 +0800
Subject: [PATCH 104/105] clocksource/drivers/arch_timer: further fix for
 Allwinner UNKNOWN1

Rehacked.

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
---
 drivers/clocksource/arm_arch_timer.c | 11 +++++++----
 1 file changed, 7 insertions(+), 4 deletions(-)

diff --git a/drivers/clocksource/arm_arch_timer.c b/drivers/clocksource/arm_arch_timer.c
index 3cf4b402cdac..4aded25fa77e 100644
--- a/drivers/clocksource/arm_arch_timer.c
+++ b/drivers/clocksource/arm_arch_timer.c
@@ -346,16 +346,19 @@ static u64 notrace arm64_858921_read_cntvct_el0(void)
  * number of CPU cycles in 3 consecutive 24 MHz counter periods.
  */
 #define __sun50i_a64_read_reg(reg) ({					\
-	u64 _val;							\
+	u64 _old;							\
+	u64 _new;							\
 	int _retries = 150;						\
 									\
+	_new = read_sysreg(reg);						\
 	do {								\
-		_val = read_sysreg(reg);				\
+		_old = _new;						\
+		_new = read_sysreg(reg);					\
 		_retries--;						\
-	} while (((_val + 1) & GENMASK(9, 0)) <= 1 && _retries);	\
+	} while (((int64_t) _new) - ((int64_t) _old) < 0 && ((_new + 1) & GENMASK(9, 0)) <= 1 && _retries);	\
 									\
 	WARN_ON_ONCE(!_retries);					\
-	_val;								\
+	_new;								\
 })
 
 static u64 notrace sun50i_a64_read_cntpct_el0(void)
-- 
2.27.0

