{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393808022252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393808022252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 02 17:53:42 2014 " "Processing started: Sun Mar 02 17:53:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393808022252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393808022252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DDL_Lab6 -c DDL_Lab6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DDL_Lab6 -c DDL_Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393808022253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDL_Lab6_6_1200mv_85c_slow.vo C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/ simulation " "Generated file DDL_Lab6_6_1200mv_85c_slow.vo in folder \"C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1393808022868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDL_Lab6_6_1200mv_0c_slow.vo C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/ simulation " "Generated file DDL_Lab6_6_1200mv_0c_slow.vo in folder \"C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1393808022910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDL_Lab6_min_1200mv_0c_fast.vo C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/ simulation " "Generated file DDL_Lab6_min_1200mv_0c_fast.vo in folder \"C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1393808022956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDL_Lab6.vo C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/ simulation " "Generated file DDL_Lab6.vo in folder \"C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1393808022998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDL_Lab6_6_1200mv_85c_v_slow.sdo C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/ simulation " "Generated file DDL_Lab6_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1393808023038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDL_Lab6_6_1200mv_0c_v_slow.sdo C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/ simulation " "Generated file DDL_Lab6_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1393808023079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDL_Lab6_min_1200mv_0c_v_fast.sdo C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/ simulation " "Generated file DDL_Lab6_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1393808023118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDL_Lab6_v.sdo C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/ simulation " "Generated file DDL_Lab6_v.sdo in folder \"C:/Users/Conrad/Documents/Digital Logic Projects/Quartus2/DDL_Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1393808023158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393808023210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 02 17:53:43 2014 " "Processing ended: Sun Mar 02 17:53:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393808023210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393808023210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393808023210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393808023210 ""}
