[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9558       tick       2988214       1361402       1312080       2988214 
      2   9558       tick       4574172       2193490       2172884       4574172 
      3   9558       tick       4585608       2197657       2182250       4585608 
      4   9558       tick       4569327       2192070       2173792       4569327 
      5   9558       tick       4573264       2191525       2171736       4573264 
      6   9558       tick       4584955       2199602       2184193       4584955 
      7   9558       tick       4572165       2191704       2174110       4572165 
      8   9558       tick       4575451       2193659       2170065       4575451 
      9   9558       tick       4576692       2195336       2175527       4576692 
     10   9558       tick       4560777       2187792       2164397       4560777 
     11   9558       tick       4573138       2194148       2177467       4573138 
     12   9558       tick       4572956       2193650       2175806       4572956 
     13   9558       tick       4567860       2190522       2174817       4567860 
     14   9558       tick       4581205       2197821       2179305       4581205 
     15   9558       tick       4503169       2160275       2140911       4503169 
     16   9558       tick       4638216       2223859       2207042       4638216 
     17   9558       tick       4581730       2197536       2177181       4581730 
     18   9558       tick       4572426       2192540       2173732       4572426 
     19   9558       tick       4576495       2194009       2176916       4576495 
     20   9558       exit       1776962        852753        842428       1776962 
