
/*!*****************************************************************************
 @file		Siluet_stlink2.ini
 @author	Козлячков В.К.
 @date		2013.02
 @version	V1.0
 @brief		Скрипт для отладчика ST-LINK/V2
 @details	
 @note		См. Keil\ARM\Boards\ST\STM3220G-EVAL\Blinky_ULp\STM32F2xx_SWO.ini
 *******************************************************************************/

FUNC void FaultsRegs(void) {
  printf("UsageFSR(H)-UsageFSR(L)-BusFSR-MemManage: %08X\n",
	(*(unsigned *)0xE000ED28));
  printf("BusFaultAddressRegister: %08X\n", (*(unsigned *)0xE000ED38));
} 



/* Set asynchronuous communication via DBGMCU_CR */
FUNC void TPIU_enable(void) {
	
	_WDWORD(0x40023830, _RDWORD(0x40023830) | 0x00000010); // RCC_AHB1ENR:   IO port E clock enable
	_WDWORD(0x40021000, 0x00002AA0);                       // GPIOE_MODER:   PE2..PE6 = Alternate function mode
	_WDWORD(0x40021008, 0x00001550);                       // GPIOx_OSPEEDR: PE2..PE6 = 25 MHz Medium speed
	_WDWORD(0x4002100C, 0x00001550);                       // GPIOx_PUPDR:   PE2..PE6 = Pull-up
	_WDWORD(0x40021020, 0x00000000);                       // GPIOx_AFRL:    PE2..PE6 = AF0
	
	
  _WDWORD(0xE0042004, 0x00000027);
}

DEFINE button "Faults", "FaultsRegs()"
//_WDWORD(0xE0042004, 0x00000027);       // Set DBGMCU_CR (сделано в коде)
LOAD _out\cpu_firmware.axf incremental
G, main
TPIU_enable();


/*TABLE 210 Main ITM registers	--------------------------------------------------------------------
		Address 			Register	 						Details
----------------------------------------------------------------------------------------------------
@E0000FB0 			ITM lock access
																			Write 0xC5ACCE55 to unlock Write Access to the other ITM 
																			registers
----------------------------------------------------------------------------------------------------
@E0000E80 			ITM trace control
																			Bits 31-24 = Always 0
																			Bits 23 = Busy
																			Bits 22-16 = 7-bits ATB ID which identifies the source of the 
																			trace data.
																			Bits 15-10 = Always 0
																			Bits 9:8 = TSPrescale = Time Stamp Prescaler
																			Bits 7-5 = Reserved
																			Bit 4 = SWOENA = Enable SWV behavior (to clock the 
																			timestamp counter by the SWV clock).
																			Bit 3 = DWTENA: Enable the DWT Stimulus
																			Bit 2 = SYNCENA: this bit must be to 1 to enable the DWT to 
																			generate synchronization triggers so that the TPIU can then 
																			emit the synchronization packets.
																			Bit 1 = TSENA (Timestamp Enable)
																			Bit 0 = ITMENA: Global Enable Bit of the ITM
----------------------------------------------------------------------------------------------------																			
@E0000E40			 ITM trace privilege
																			Bit 3: mask to enable tracing ports31:24
																			Bit 2: mask to enable tracing ports23:16
																			Bit 1: mask to enable tracing ports15:8
																			Bit 0: mask to enable tracing ports7:0
-----------------------------------------------------------------------------------------------------																			
@E0000E00 		ITM trace enable
																			Each bit enables the corresponding Stimulus port to generate trace.
------------------------------------------------------------------------------------------------------
@E0000000-E000007C    Stimulus portregisters 0-31
																										Write the 32-bits data on the selected Stimulus Port (32 
																										available) to be traced out.
-----------------------------------------------------------------------------------------------------*/



/*TABLE 211. Main ETM registers -----------------------------------------------------------------------
	Address 				Register 																						Details
-------------------------------------------------------------------------------------------------------
0xE0041FB0		 ETM Lock Access
																									Write 0xC5ACCE55 to unlock the write access to the 
																									other ETM registers.
-------------------------------------------------------------------------------------------------------
0xE0041000		 ETM Control
																									This register controls the general operation of the ETM, 
																									for instance how tracing is enabled.
-------------------------------------------------------------------------------------------------------
0xE0041010		 ETM Status
																									This register provides information about the current status 
																									of the trace and trigger logic.
-------------------------------------------------------------------------------------------------------
0xE0041008		 ETM Trigger Event 									This register defines the event that will control trigger.
-------------------------------------------------------------------------------------------------------
0xE004101C 		 ETM Trace Enable Control 					This register defines which comparator is selected.
-------------------------------------------------------------------------------------------------------
0xE0041020		 ETM Trace Enable Event 						This register defines the trace enabling event.
-------------------------------------------------------------------------------------------------------
0xE0041024		 ETM Trace Start/Stop
																									This register defines the traces used by the trigger source 
																									to start and stop the trace, respectively.
------------------------------------------------------------------------------------------------------*/