$date
	Thu Oct  5 20:42:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_tb $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % r $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % r $end
$var reg 1 " q $end
$var reg 1 ! qb $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
x"
x!
$end
#2
1!
0"
1#
#4
0#
#5
1$
#6
1#
#8
0#
#10
1#
0%
0$
#12
0#
#14
1#
#15
1$
#16
0#
#18
0!
1"
1#
#20
0#
