<: source_ipfile xgui/ps_pmc_v1_0.tcl :>
<: setFileName ps_pmc_v1_0_0_sim :>
<: setFileExtension .v :>
<: setOutputDirectory hdl/ :>
<: set PLATFORM [getProjectDevice] :>
<: set iopad_data [iopadreport_generate IpView [current_outdir ] ] :>
<: set sysmon_data [generate_sysmon_data IpView [current_outdir ] ] :>
<: send_msg "INFO" 1 "device = $PLATFORM" :>


<=: sysmon_data :>
<=: iopad_data :>

module ps_pmc_v1_0_0_ps_pmc #(
parameter    C_M_AXI_GP0_DATA_WIDTH = 128,
parameter    C_M_AXI_GP2_DATA_WIDTH = 128,
parameter    C_S_AXI_GP0_DATA_WIDTH = 128,
parameter    C_S_AXI_GP2_DATA_WIDTH = 128,
parameter    C_S_AXI_GP4_DATA_WIDTH = 128,
parameter    C_S_AXI_ACP_DATA_WIDTH = 128,
parameter    C_S_AXI_ACE_DATA_WIDTH = 128,
parameter    C_PS_NOC_CCI_DATA_WIDTH = 128,
parameter    C_PS_NOC_NCI_DATA_WIDTH = 128,
parameter    C_NOC_PS_CCI_DATA_WIDTH = 128,
parameter    C_PS_NOC_PCI_DATA_WIDTH = 128,
parameter    C_NOC_PS_PCI_DATA_WIDTH = 128,
parameter    C_PS_NOC_PMC_DATA_WIDTH = 128,
parameter    C_NOC_PS_PMC_DATA_WIDTH = 128,
parameter    C_PS_NOC_RPU_DATA_WIDTH = 128,
parameter    C_DIFF_RW_CLK_S_AXI_GP0 = 0,
parameter    C_DIFF_RW_CLK_S_AXI_GP2 = 0,
parameter    C_DIFF_RW_CLK_S_AXI_GP4 = 0,
parameter    C_PS_EMIO_GPIO_WIDTH = 32,
parameter    C_PMC_EMIO_GPIO_WIDTH = 64,
parameter    C_PMC_NOC_ADDR_WIDTH = 64,
parameter    C_PMC_NOC_DATA_WIDTH = 128,
parameter    C_NOC_PMC_ADDR_WIDTH = 64,
parameter    C_NOC_PMC_DATA_WIDTH = 128,
parameter    C_NUM_F2P0_INTR_INPUTS = 1,
parameter    C_NUM_F2P1_INTR_INPUTS = 1 ,
parameter    C_ACE_LITE = 0,
parameter    C_AXI4_EXT_USER_BITS = 0,
parameter    C_CPM_USE_MODES = 0,
parameter    C_CPM_PCIE0_USER_CLK_FREQ = "500_MHz",
parameter    C_CPM_PCIE1_USER_CLK_FREQ = "500_MHz",
parameter    C_CPM_PCIE0_AXISTEN_IF_WIDTH = 256,
parameter    C_CPM_PCIE1_AXISTEN_IF_WIDTH = 256,

parameter    C_XDEVICE = "everest1",
parameter    C_SPP_PSPMC_TO_CORE_WIDTH = 20000,
parameter    C_SPP_PSPMC_FROM_CORE_WIDTH = 20000,

parameter    C_CPM_PERIPHERAL_EN = 0,
parameter    C_CPM_PCIE0_CONTROLLER_ENABLE = 0,
parameter    C_CPM_PCIE1_CONTROLLER_ENABLE = 0,
parameter    C_PS_ENABLE_HSDP = 0,
parameter    C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH = 8,
parameter    C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH = 8,

parameter [31:0] C_XPIPE_0_CLKDLY_CFG = 32'h00000000,
parameter [31:0] C_XPIPE_0_CLK_CFG = 32'h00000000,
parameter [0:0]  C_XPIPE_0_INSTANTIATED = 1'b1,
parameter        C_XPIPE_0_LINK0_CFG = "DISABLE",
parameter        C_XPIPE_0_LINK1_CFG = "DISABLE",
parameter        C_XPIPE_0_LOC = "QUAD0",
parameter [1:0]  C_XPIPE_0_MODE = 2'b00,
parameter [15:0] C_XPIPE_0_REG_CFG = 16'h0000,
parameter [31:0] C_XPIPE_0_RSVD = 32'h00000000,
parameter [31:0] C_XPIPE_1_CLKDLY_CFG = 32'h00000000,
parameter [31:0] C_XPIPE_1_CLK_CFG = 32'h00000000,
parameter [0:0]  C_XPIPE_1_INSTANTIATED = 1'b1,
parameter        C_XPIPE_1_LINK0_CFG = "DISABLE",
parameter        C_XPIPE_1_LINK1_CFG = "DISABLE",
parameter        C_XPIPE_1_LOC = "QUAD0",
parameter [1:0]  C_XPIPE_1_MODE = 2'b00,
parameter [15:0] C_XPIPE_1_REG_CFG = 16'h0000,
parameter [31:0] C_XPIPE_1_RSVD = 32'h00000000,

parameter [31:0] C_XPIPE_2_CLKDLY_CFG = 32'h00000000,
parameter [31:0] C_XPIPE_2_CLK_CFG = 32'h00000000,
parameter [0:0]  C_XPIPE_2_INSTANTIATED = 1'b1,
parameter        C_XPIPE_2_LINK0_CFG = "DISABLE",
parameter        C_XPIPE_2_LINK1_CFG = "DISABLE",
parameter        C_XPIPE_2_LOC = "QUAD0",
parameter [1:0]  C_XPIPE_2_MODE = 2'b00,
parameter [15:0] C_XPIPE_2_REG_CFG = 16'h0000,
parameter [31:0] C_XPIPE_2_RSVD = 32'h00000000,

parameter [31:0] C_XPIPE_3_CLKDLY_CFG = 32'h00000000,
parameter [31:0] C_XPIPE_3_CLK_CFG = 32'h00000000,
parameter [0:0]  C_XPIPE_3_INSTANTIATED = 1'b1,
parameter        C_XPIPE_3_LINK0_CFG = "DISABLE",
parameter        C_XPIPE_3_LINK1_CFG = "DISABLE",
parameter        C_XPIPE_3_LOC = "QUAD0",
parameter [1:0]  C_XPIPE_3_MODE = 2'b00,
parameter [15:0] C_XPIPE_3_REG_CFG = 16'h0000,
parameter [31:0] C_XPIPE_3_RSVD = 32'h00000000,
parameter        C_PMCPL_CLK0_BUF = "true",
parameter        C_PMCPL_CLK1_BUF = "true",
parameter        C_PMCPL_CLK2_BUF = "true",
parameter        C_PMCPL_CLK3_BUF = "true"

//#<: if {$PLATFORM == "xcvu440"} { :>
//#,
//#//#### SPP - start additional parameters
//#parameter    C_SPP_PSPMC_TO_CORE_WIDTH = 20000,
//#parameter    C_SPP_PSPMC_FROM_CORE_WIDTH = 20000
//#//#### SPP - end additional parameters
//#<: } :>


 ) 

(
  output wire  [7:0] adma_2_pl_cack,
  output wire  [7:0] adma_2_pl_tvld,
//  output wire  dp_audio_ref_clk,
//  output wire  dp_video_ref_clk,
  output wire  emio_can0_phy_tx,
  output wire  emio_can1_phy_tx,
  output wire  [1:0] emio_enet0_dma_bus_width,
  output wire  emio_enet0_dma_tx_end_tog,
  output wire  [93:0] emio_enet0_gem_tsu_timer_cnt,
  output wire  [7:0] emio_enet0_gmii_txd,
  output wire  emio_enet0_gmii_tx_en,
  output wire  emio_enet0_gmii_tx_er,
  output wire  emio_enet0_mdio_mdc,
  output wire  emio_enet0_mdio_o,
  output wire  emio_enet0_mdio_t_n,
  output wire  [7:0] emio_enet0_rx_w_data,
  output wire  emio_enet0_rx_w_eop,
  output wire  emio_enet0_rx_w_err,
  output wire  emio_enet0_rx_w_flush,
  output wire  emio_enet0_rx_w_sop,
  output wire  [44:0] emio_enet0_rx_w_status,
  output wire  emio_enet0_rx_w_wr,
  output wire  [3:0] emio_enet0_speed_mode,
  output wire  [1:0]emio_enet0_tx_r_rd,
  output wire  [3:0] emio_enet0_tx_r_status,
  output wire  [1:0] emio_enet1_dma_bus_width,
  output wire  emio_enet1_dma_tx_end_tog,
  output wire  [7:0] emio_enet1_gmii_txd,
  output wire  emio_enet1_gmii_tx_en,
  output wire  emio_enet1_gmii_tx_er,
  output wire  emio_enet1_mdio_mdc,
  output wire  emio_enet1_mdio_o,
  output wire  emio_enet1_mdio_t_n,
  output wire  [7:0] emio_enet1_rx_w_data,
  output wire  emio_enet1_rx_w_eop,
  output wire  emio_enet1_rx_w_err,
  output wire  emio_enet1_rx_w_flush,
  output wire  emio_enet1_rx_w_sop,
  output wire  [44:0] emio_enet1_rx_w_status,
  output wire  emio_enet1_rx_w_wr,
  output wire  [3:0] emio_enet1_speed_mode,
  output wire  [1:0] emio_enet1_tx_r_rd,
  output wire  [3:0] emio_enet1_tx_r_status,
  output wire  emio_gem0_delay_req_rx,
  output wire  emio_gem0_delay_req_tx,
  output wire  emio_gem0_pdelay_req_rx,
  output wire  emio_gem0_pdelay_req_tx,
  output wire  emio_gem0_pdelay_resp_rx,
  output wire  emio_gem0_pdelay_resp_tx,
  output wire  emio_gem0_rx_sof,
  output wire  emio_gem0_sync_frame_rx,
  output wire  emio_gem0_sync_frame_tx,
  output wire  emio_gem0_tsu_timer_cmp_val,
  output wire  emio_gem0_tx_r_fixed_lat,
  output wire  emio_gem0_tx_sof,
  output wire  emio_gem1_delay_req_rx,
  output wire  emio_gem1_delay_req_tx,
  output wire  emio_gem1_pdelay_req_rx,
  output wire  emio_gem1_pdelay_req_tx,
  output wire  emio_gem1_pdelay_resp_rx,
  output wire  emio_gem1_pdelay_resp_tx,
  output wire  emio_gem1_rx_sof,
  output wire  emio_gem1_sync_frame_rx,
  output wire  emio_gem1_sync_frame_tx,
  output wire  emio_gem1_tsu_timer_cmp_val,
  output wire  emio_gem1_tx_r_fixed_lat,
  output wire  emio_gem1_tx_sof,
  output wire  emio_i2c0_scl_o,
  output wire  emio_i2c0_scl_t,
  output wire  emio_i2c0_sda_o,
  output wire  emio_i2c0_sda_tn,
  output wire  emio_i2c1_scl_o,
  output wire  emio_i2c1_scl_t,
  output wire  emio_i2c1_sda_o,
  output wire  emio_i2c1_sda_tn,
  output wire  emio_spi0_m_o,
  output wire  emio_spi0_m_o_t_n,
  output wire  emio_spi0_sclk_o,
  output wire  emio_spi0_sclk_t_n,
  output wire  emio_spi0_s_o,
  output wire  emio_spi0_ss_n_t_n,
  output wire  [2:0] emio_spi0_ss_o_n,
  output wire  emio_spi0_s_t_n,
  output wire  emio_spi1_m_o,
  output wire  emio_spi1_m_o_t_n,
  output wire  emio_spi1_sclk_o,
  output wire  emio_spi1_sclk_t_n,
  output wire  emio_spi1_s_o,
  output wire  emio_spi1_ss_n_t_n,
  output wire  [2:0] emio_spi1_ss_o_n,
  output wire  emio_spi1_s_t_n,
  output wire  [2:0] emio_ttc0_waveo,
  output wire  [2:0] emio_ttc1_waveo,
  output wire  [2:0] emio_ttc2_waveo,
  output wire  [2:0] emio_ttc3_waveo,
  output wire  emio_u2dsport_vbus_ctrl_usb3_0,
  output wire  emio_u2dsport_vbus_ctrl_usb3_1,
  output wire  emio_u3dsport_vbus_ctrl_usb3_0,
  output wire  emio_u3dsport_vbus_ctrl_usb3_1,
  output fmio_uart0_n_sir_out,
  output fmio_uart0_n_uart_dtr,
  output fmio_uart0_n_uart_out1,
  output fmio_uart0_n_uart_out2,
  output fmio_uart0_n_uart_rts,
  output fmio_uart0_txd,

  input fmio_uart0_n_uart_cts,
  input fmio_uart0_n_uart_dcd,
  input fmio_uart0_n_uart_dsr,
  input fmio_uart0_n_uart_ri,
  input fmio_uart0_rxd,
  input fmio_uart0_sir_in,

  output fmio_uart1_n_sir_out,
  output fmio_uart1_n_uart_dtr,
  output fmio_uart1_n_uart_out1,
  output fmio_uart1_n_uart_out2,
  output fmio_uart1_n_uart_rts,
  output fmio_uart1_txd,

  input fmio_uart1_n_uart_cts,
  input fmio_uart1_n_uart_dcd,
  input fmio_uart1_n_uart_dsr,
  input fmio_uart1_n_uart_ri,
  input fmio_uart1_rxd,
  input fmio_uart1_sir_in,

  output wire  emio_wdt0rsto,
  output wire  emio_wdt1rsto,

  output wire [(C_PS_EMIO_GPIO_WIDTH-1):0] emio_ps_gpio_2o,
  output wire [(C_PS_EMIO_GPIO_WIDTH-1):0] emio_ps_gpio_2tn,
  input  wire [(C_PS_EMIO_GPIO_WIDTH-1):0]  emio_ps_gpio_2i,
  output wire [(C_PMC_EMIO_GPIO_WIDTH-1):0] emio_pmc_gpio_oen,
  output wire [(C_PMC_EMIO_GPIO_WIDTH-1):0] emio_pmc_gpio_out,
  input  wire [(C_PMC_EMIO_GPIO_WIDTH-1):0]  emio_pmc_gpio_in,

//  output wire  fmiogem0fiforxclktoplbufg,
//  output wire  fmiogem0fifotxclktoplbufg,
//  output wire  fmiogem1fiforxclktoplbufg,
//  output wire  fmiogem1fifotxclktoplbufg,
//  output wire  fmiogem2fiforxclktoplbufg,
//  output wire  fmiogem2fifotxclktoplbufg,
//  output wire  fmiogem3fiforxclktoplbufg,
//  output wire  fmiogem3fifotxclktoplbufg,
//  output wire  fmiogemtsuclktoplbufg,
//  output wire  [63:0] fmio_gpio_o_en,
//  output wire  [63:0] fmio_gpio_out,
//  output wire  fmioi2cscloen,
//  output wire  fmioi2csclout,
//  output wire  fmioi2csdaoen,
//  output wire  fmioi2csdaout,
//  output wire  fmiosd0buspowerout,
//  output wire  [2:0] fmiosd0busvoltageout,
//  output wire  [7:0] fmiosd0dlltestout,
//  output wire  fmiosd0ledcontrolout,
//  output wire  fmiosd0sdifclkout,
//  output wire  fmiosd0sdifcmdoe,
//  output wire  fmiosd0sdifcmdout,
//  output wire  [7:0] fmiosd0sdifdatoe,
//  output wire  [7:0] fmiosd0sdifdatout,
//  output wire  fmiosd1buspowerout,
//  output wire  [2:0] fmiosd1busvoltageout,
//  output wire  [7:0] fmiosd1dlltestout,
//  output wire  fmiosd1ledcontrolout,
//  output wire  fmiosd1sdifclkout,
//  output wire  fmiosd1sdifcmdoe,
//  output wire  fmiosd1sdifcmdout,
//  output wire  [7:0] fmiosd1sdifdatoe,
//  output wire  [7:0] fmiosd1sdifdatout,
  output wire  if_noc_ps_cci_axi0_arready,
  output wire  if_noc_ps_cci_axi0_awready,
  output wire  [1:0] if_noc_ps_cci_axi0_bresp,
  output wire  [15:0] if_noc_ps_cci_axi0_buser,
  output wire  if_noc_ps_cci_axi0_bvalid,
  output wire  [127:0] if_noc_ps_cci_axi0_rdata,
  output wire  if_noc_ps_cci_axi0_rlast,
  output wire  [1:0] if_noc_ps_cci_axi0_rresp,
  output wire  [16:0] if_noc_ps_cci_axi0_ruser,
  output wire  if_noc_ps_cci_axi0_rvalid,
  output wire  if_noc_ps_cci_axi0_wready,
  output [1:0] if_noc_ps_cci_axi0_bid,
  output [1:0] if_noc_ps_cci_axi0_rid,
  output wire  if_noc_ps_cci_axi1_arready,
  output wire  if_noc_ps_cci_axi1_awready,
  output wire  [1:0] if_noc_ps_cci_axi1_bresp,
  output wire  [15:0] if_noc_ps_cci_axi1_buser,
  output wire  if_noc_ps_cci_axi1_bvalid,
  output wire  [127:0] if_noc_ps_cci_axi1_rdata,
  output wire  if_noc_ps_cci_axi1_rlast,
  output wire  [1:0] if_noc_ps_cci_axi1_rresp,
  output wire  [16:0] if_noc_ps_cci_axi1_ruser,
  output wire  if_noc_ps_cci_axi1_rvalid,
  output wire  if_noc_ps_cci_axi1_wready,
  output wire [1:0] if_noc_ps_cci_axi1_bid,
  output wire [1:0] if_noc_ps_cci_axi1_rid,
  output wire  if_noc_ps_nci_axi0_arready,
  output wire  if_noc_ps_nci_axi0_awready,
  output wire  [1:0] if_noc_ps_nci_axi0_bid,
  output wire  [1:0] if_noc_ps_nci_axi0_bresp,
  output wire  [15:0] if_noc_ps_nci_axi0_buser,
  output wire  if_noc_ps_nci_axi0_bvalid,
  output wire  [127:0] if_noc_ps_nci_axi0_rdata,
  output wire  [1:0] if_noc_ps_nci_axi0_rid,
  output wire  if_noc_ps_nci_axi0_rlast,
  output wire  [1:0] if_noc_ps_nci_axi0_rresp,
  output wire  [16:0] if_noc_ps_nci_axi0_ruser,
  output wire  if_noc_ps_nci_axi0_rvalid,
  output wire  if_noc_ps_nci_axi0_wready,
  output wire  if_noc_ps_nci_axi1_arready,
  output wire  if_noc_ps_nci_axi1_awready,
  output wire  [1:0] if_noc_ps_nci_axi1_bid,
  output wire  [1:0] if_noc_ps_nci_axi1_bresp,
  output wire  [15:0] if_noc_ps_nci_axi1_buser,
  output wire  if_noc_ps_nci_axi1_bvalid,
  output wire  [127:0] if_noc_ps_nci_axi1_rdata,
  output wire  [1:0] if_noc_ps_nci_axi1_rid,
  output wire  if_noc_ps_nci_axi1_rlast,
  output wire  [1:0] if_noc_ps_nci_axi1_rresp,
  output wire  [16:0] if_noc_ps_nci_axi1_ruser,
  output wire  if_noc_ps_nci_axi1_rvalid,
  output wire  if_noc_ps_nci_axi1_wready,
  output wire  if_noc_ps_pci_axi0_arready,
  output wire  if_noc_ps_pci_axi0_awready,
  output wire  [1:0] if_noc_ps_pci_axi0_bresp,
  output wire  [15:0] if_noc_ps_pci_axi0_buser,
  output wire  if_noc_ps_pci_axi0_bvalid,
  output wire  [127:0] if_noc_ps_pci_axi0_rdata,
  output wire  if_noc_ps_pci_axi0_rlast,
  output wire  [1:0] if_noc_ps_pci_axi0_rresp,
  output wire  [16:0] if_noc_ps_pci_axi0_ruser,
  output wire  if_noc_ps_pci_axi0_rvalid,
  output wire  if_noc_ps_pci_axi0_wready,
  output wire [1:0] if_noc_ps_pci_axi0_bid,
  output wire [1:0] if_noc_ps_pci_axi0_rid,
  output wire  [63:0] if_ps_noc_cci_axi0_araddr,
  output wire  [1:0] if_ps_noc_cci_axi0_arburst,
  output wire  [3:0] if_ps_noc_cci_axi0_arcache,
  output wire  [15:0] if_ps_noc_cci_axi0_arid,
  output wire  [7:0] if_ps_noc_cci_axi0_arlen,
  output wire  if_ps_noc_cci_axi0_arlock,
  output wire  [2:0] if_ps_noc_cci_axi0_arprot,
  output wire  [3:0] if_ps_noc_cci_axi0_arqos,
  output wire  [3:0] if_ps_noc_cci_axi0_arregion,
  output wire  [2:0] if_ps_noc_cci_axi0_arsize,
  output wire  [17:0] if_ps_noc_cci_axi0_aruser,
  output wire  if_ps_noc_cci_axi0_arvalid,
  output wire  [63:0] if_ps_noc_cci_axi0_awaddr,
  output wire  [1:0] if_ps_noc_cci_axi0_awburst,
  output wire  [3:0] if_ps_noc_cci_axi0_awcache,
  output wire  [15:0] if_ps_noc_cci_axi0_awid,
  output wire  [7:0] if_ps_noc_cci_axi0_awlen,
  output wire  if_ps_noc_cci_axi0_awlock,
  output wire  [2:0] if_ps_noc_cci_axi0_awprot,
  output wire  [3:0] if_ps_noc_cci_axi0_awqos,
  output wire  [3:0] if_ps_noc_cci_axi0_awregion,
  output wire  [2:0] if_ps_noc_cci_axi0_awsize,
  output wire  [17:0] if_ps_noc_cci_axi0_awuser,
  output wire  if_ps_noc_cci_axi0_awvalid,
  output wire  if_ps_noc_cci_axi0_bready,
  output wire  if_ps_noc_cci_axi0_rready,
  output wire  [127:0] if_ps_noc_cci_axi0_wdata,
  output wire  [15:0] if_ps_noc_cci_axi0_wid,
  output wire  if_ps_noc_cci_axi0_wlast,
  output wire  [15:0] if_ps_noc_cci_axi0_wstrb,
  output wire  [16:0] if_ps_noc_cci_axi0_wuser,
  output wire  if_ps_noc_cci_axi0_wvalid,
  output wire  [63:0] if_ps_noc_cci_axi1_araddr,
  output wire  [1:0] if_ps_noc_cci_axi1_arburst,
  output wire  [3:0] if_ps_noc_cci_axi1_arcache,
  output wire  [15:0] if_ps_noc_cci_axi1_arid,
  output wire  [7:0] if_ps_noc_cci_axi1_arlen,
  output wire  if_ps_noc_cci_axi1_arlock,
  output wire  [2:0] if_ps_noc_cci_axi1_arprot,
  output wire  [3:0] if_ps_noc_cci_axi1_arqos,
  output wire  [3:0] if_ps_noc_cci_axi1_arregion,
  output wire  [2:0] if_ps_noc_cci_axi1_arsize,
  output wire  [17:0] if_ps_noc_cci_axi1_aruser,
  output wire  if_ps_noc_cci_axi1_arvalid,
  output wire  [63:0] if_ps_noc_cci_axi1_awaddr,
  output wire  [1:0] if_ps_noc_cci_axi1_awburst,
  output wire  [3:0] if_ps_noc_cci_axi1_awcache,
  output wire  [15:0] if_ps_noc_cci_axi1_awid,
  output wire  [7:0] if_ps_noc_cci_axi1_awlen,
  output wire  if_ps_noc_cci_axi1_awlock,
  output wire  [2:0] if_ps_noc_cci_axi1_awprot,
  output wire  [3:0] if_ps_noc_cci_axi1_awqos,
  output wire  [3:0] if_ps_noc_cci_axi1_awregion,
  output wire  [2:0] if_ps_noc_cci_axi1_awsize,
  output wire  [17:0] if_ps_noc_cci_axi1_awuser,
  output wire  if_ps_noc_cci_axi1_awvalid,
  output wire  if_ps_noc_cci_axi1_bready,
  output wire  if_ps_noc_cci_axi1_rready,
  output wire  [127:0] if_ps_noc_cci_axi1_wdata,
  output wire  [15:0] if_ps_noc_cci_axi1_wid,
  output wire  if_ps_noc_cci_axi1_wlast,
  output wire  [15:0] if_ps_noc_cci_axi1_wstrb,
  output wire  [16:0] if_ps_noc_cci_axi1_wuser,
  output wire  if_ps_noc_cci_axi1_wvalid,
  output wire  [63:0] if_ps_noc_cci_axi2_araddr,
  output wire  [1:0] if_ps_noc_cci_axi2_arburst,
  output wire  [3:0] if_ps_noc_cci_axi2_arcache,
  output wire  [15:0] if_ps_noc_cci_axi2_arid,
  output wire  [7:0] if_ps_noc_cci_axi2_arlen,
  output wire  if_ps_noc_cci_axi2_arlock,
  output wire  [2:0] if_ps_noc_cci_axi2_arprot,
  output wire  [3:0] if_ps_noc_cci_axi2_arqos,
  output wire  [3:0] if_ps_noc_cci_axi2_arregion,
  output wire  [2:0] if_ps_noc_cci_axi2_arsize,
  output wire  [17:0] if_ps_noc_cci_axi2_aruser,
  output wire  if_ps_noc_cci_axi2_arvalid,
  output wire  [63:0] if_ps_noc_cci_axi2_awaddr,
  output wire  [1:0] if_ps_noc_cci_axi2_awburst,
  output wire  [3:0] if_ps_noc_cci_axi2_awcache,
  output wire  [15:0] if_ps_noc_cci_axi2_awid,
  output wire  [7:0] if_ps_noc_cci_axi2_awlen,
  output wire  if_ps_noc_cci_axi2_awlock,
  output wire  [2:0] if_ps_noc_cci_axi2_awprot,
  output wire  [3:0] if_ps_noc_cci_axi2_awqos,
  output wire  [3:0] if_ps_noc_cci_axi2_awregion,
  output wire  [2:0] if_ps_noc_cci_axi2_awsize,
  output wire  [17:0] if_ps_noc_cci_axi2_awuser,
  output wire  if_ps_noc_cci_axi2_awvalid,
  output wire  if_ps_noc_cci_axi2_bready,
  output wire  if_ps_noc_cci_axi2_rready,
  output wire  [127:0] if_ps_noc_cci_axi2_wdata,
  output wire  [15:0] if_ps_noc_cci_axi2_wid,
  output wire  if_ps_noc_cci_axi2_wlast,
  output wire  [15:0] if_ps_noc_cci_axi2_wstrb,
  output wire  [16:0] if_ps_noc_cci_axi2_wuser,
  output wire  if_ps_noc_cci_axi2_wvalid,
  output wire  [63:0] if_ps_noc_cci_axi3_araddr,
  output wire  [1:0] if_ps_noc_cci_axi3_arburst,
  output wire  [3:0] if_ps_noc_cci_axi3_arcache,
  output wire  [15:0] if_ps_noc_cci_axi3_arid,
  output wire  [7:0] if_ps_noc_cci_axi3_arlen,
  output wire  if_ps_noc_cci_axi3_arlock,
  output wire  [2:0] if_ps_noc_cci_axi3_arprot,
  output wire  [3:0] if_ps_noc_cci_axi3_arqos,
  output wire  [3:0] if_ps_noc_cci_axi3_arregion,
  output wire  [2:0] if_ps_noc_cci_axi3_arsize,
  output wire  [17:0] if_ps_noc_cci_axi3_aruser,
  output wire  if_ps_noc_cci_axi3_arvalid,
  output wire  [63:0] if_ps_noc_cci_axi3_awaddr,
  output wire  [1:0] if_ps_noc_cci_axi3_awburst,
  output wire  [3:0] if_ps_noc_cci_axi3_awcache,
  output wire  [15:0] if_ps_noc_cci_axi3_awid,
  output wire  [7:0] if_ps_noc_cci_axi3_awlen,
  output wire  if_ps_noc_cci_axi3_awlock,
  output wire  [2:0] if_ps_noc_cci_axi3_awprot,
  output wire  [3:0] if_ps_noc_cci_axi3_awqos,
  output wire  [3:0] if_ps_noc_cci_axi3_awregion,
  output wire  [2:0] if_ps_noc_cci_axi3_awsize,
  output wire  [17:0] if_ps_noc_cci_axi3_awuser,
  output wire  if_ps_noc_cci_axi3_awvalid,
  output wire  if_ps_noc_cci_axi3_bready,
  output wire  if_ps_noc_cci_axi3_rready,
  output wire  [127:0] if_ps_noc_cci_axi3_wdata,
  output wire  [15:0] if_ps_noc_cci_axi3_wid,
  output wire  if_ps_noc_cci_axi3_wlast,
  output wire  [15:0] if_ps_noc_cci_axi3_wstrb,
  output wire  [16:0] if_ps_noc_cci_axi3_wuser,
  output wire  if_ps_noc_cci_axi3_wvalid,
  output wire  [63:0] if_ps_noc_nci_axi0_araddr,
  output wire  [1:0] if_ps_noc_nci_axi0_arburst,
  output wire  [3:0] if_ps_noc_nci_axi0_arcache,
  output wire  [15:0] if_ps_noc_nci_axi0_arid,
  output wire  [7:0] if_ps_noc_nci_axi0_arlen,
  output wire  if_ps_noc_nci_axi0_arlock,
  output wire  [2:0] if_ps_noc_nci_axi0_arprot,
  output wire  [3:0] if_ps_noc_nci_axi0_arqos,
  output wire  [3:0] if_ps_noc_nci_axi0_arregion,
  output wire  [2:0] if_ps_noc_nci_axi0_arsize,
  output wire  [17:0] if_ps_noc_nci_axi0_aruser,
  output wire  if_ps_noc_nci_axi0_arvalid,
  output wire  [63:0] if_ps_noc_nci_axi0_awaddr,
  output wire  [1:0] if_ps_noc_nci_axi0_awburst,
  output wire  [3:0] if_ps_noc_nci_axi0_awcache,
  output wire  [15:0] if_ps_noc_nci_axi0_awid,
  output wire  [7:0] if_ps_noc_nci_axi0_awlen,
  output wire  if_ps_noc_nci_axi0_awlock,
  output wire  [2:0] if_ps_noc_nci_axi0_awprot,
  output wire  [3:0] if_ps_noc_nci_axi0_awqos,
  output wire  [3:0] if_ps_noc_nci_axi0_awregion,
  output wire  [2:0] if_ps_noc_nci_axi0_awsize,
  output wire  [17:0] if_ps_noc_nci_axi0_awuser,
  output wire  if_ps_noc_nci_axi0_awvalid,
  output wire  if_ps_noc_nci_axi0_bready,
  output wire  if_ps_noc_nci_axi0_rready,
  output wire  [127:0] if_ps_noc_nci_axi0_wdata,
  output wire  [15:0] if_ps_noc_nci_axi0_wid,
  output wire  if_ps_noc_nci_axi0_wlast,
  output wire  [15:0] if_ps_noc_nci_axi0_wstrb,
  output wire  [16:0] if_ps_noc_nci_axi0_wuser,
  output wire  if_ps_noc_nci_axi0_wvalid,
  output wire  [63:0] if_ps_noc_nci_axi1_araddr,
  output wire  [1:0] if_ps_noc_nci_axi1_arburst,
  output wire  [3:0] if_ps_noc_nci_axi1_arcache,
  output wire  [15:0] if_ps_noc_nci_axi1_arid,
  output wire  [7:0] if_ps_noc_nci_axi1_arlen,
  output wire  if_ps_noc_nci_axi1_arlock,
  output wire  [2:0] if_ps_noc_nci_axi1_arprot,
  output wire  [3:0] if_ps_noc_nci_axi1_arqos,
  output wire  [3:0] if_ps_noc_nci_axi1_arregion,
  output wire  [2:0] if_ps_noc_nci_axi1_arsize,
  output wire  [17:0] if_ps_noc_nci_axi1_aruser,
  output wire  if_ps_noc_nci_axi1_arvalid,
  output wire  [63:0] if_ps_noc_nci_axi1_awaddr,
  output wire  [1:0] if_ps_noc_nci_axi1_awburst,
  output wire  [3:0] if_ps_noc_nci_axi1_awcache,
  output wire  [15:0] if_ps_noc_nci_axi1_awid,
  output wire  [7:0] if_ps_noc_nci_axi1_awlen,
  output wire  if_ps_noc_nci_axi1_awlock,
  output wire  [2:0] if_ps_noc_nci_axi1_awprot,
  output wire  [3:0] if_ps_noc_nci_axi1_awqos,
  output wire  [3:0] if_ps_noc_nci_axi1_awregion,
  output wire  [2:0] if_ps_noc_nci_axi1_awsize,
  output wire  [17:0] if_ps_noc_nci_axi1_awuser,
  output wire  if_ps_noc_nci_axi1_awvalid,
  output wire  if_ps_noc_nci_axi1_bready,
  output wire  if_ps_noc_nci_axi1_rready,
  output wire  [127:0] if_ps_noc_nci_axi1_wdata,
  output wire  [15:0] if_ps_noc_nci_axi1_wid,
  output wire  if_ps_noc_nci_axi1_wlast,
  output wire  [15:0] if_ps_noc_nci_axi1_wstrb,
  output wire  [16:0] if_ps_noc_nci_axi1_wuser,
  output wire  if_ps_noc_nci_axi1_wvalid,
  output wire  [63:0] if_ps_noc_pci_axi0_araddr,
  output wire  [1:0] if_ps_noc_pci_axi0_arburst,
  output wire  [3:0] if_ps_noc_pci_axi0_arcache,
  output wire  [15:0] if_ps_noc_pci_axi0_arid,
  output wire  [7:0] if_ps_noc_pci_axi0_arlen,
  output wire  if_ps_noc_pci_axi0_arlock,
  output wire  [2:0] if_ps_noc_pci_axi0_arprot,
  output wire  [3:0] if_ps_noc_pci_axi0_arqos,
  output wire  [3:0] if_ps_noc_pci_axi0_arregion,
  output wire  [2:0] if_ps_noc_pci_axi0_arsize,
  output wire  [17:0] if_ps_noc_pci_axi0_aruser,
  output wire  if_ps_noc_pci_axi0_arvalid,
  output wire  [63:0] if_ps_noc_pci_axi0_awaddr,
  output wire  [1:0] if_ps_noc_pci_axi0_awburst,
  output wire  [3:0] if_ps_noc_pci_axi0_awcache,
  output wire  [15:0] if_ps_noc_pci_axi0_awid,
  output wire  [7:0] if_ps_noc_pci_axi0_awlen,
  output wire  if_ps_noc_pci_axi0_awlock,
  output wire  [2:0] if_ps_noc_pci_axi0_awprot,
  output wire  [3:0] if_ps_noc_pci_axi0_awqos,
  output wire  [3:0] if_ps_noc_pci_axi0_awregion,
  output wire  [2:0] if_ps_noc_pci_axi0_awsize,
  output wire  [17:0] if_ps_noc_pci_axi0_awuser,
  output wire  if_ps_noc_pci_axi0_awvalid,
  output wire  if_ps_noc_pci_axi0_bready,
  output wire  if_ps_noc_pci_axi0_rready,
  output wire  [127:0] if_ps_noc_pci_axi0_wdata,
  output wire  [15:0] if_ps_noc_pci_axi0_wid,
  output wire  if_ps_noc_pci_axi0_wlast,
  output wire  [15:0] if_ps_noc_pci_axi0_wstrb,
  output wire  [16:0] if_ps_noc_pci_axi0_wuser,
  output wire  if_ps_noc_pci_axi0_wvalid,
  output wire  [63:0] if_ps_noc_pci_axi1_araddr,
  output wire  [1:0] if_ps_noc_pci_axi1_arburst,
  output wire  [3:0] if_ps_noc_pci_axi1_arcache,
  output wire  [15:0] if_ps_noc_pci_axi1_arid,
  output wire  [7:0] if_ps_noc_pci_axi1_arlen,
  output wire  if_ps_noc_pci_axi1_arlock,
  output wire  [2:0] if_ps_noc_pci_axi1_arprot,
  output wire  [3:0] if_ps_noc_pci_axi1_arqos,
  output wire  [3:0] if_ps_noc_pci_axi1_arregion,
  output wire  [2:0] if_ps_noc_pci_axi1_arsize,
  output wire  [17:0] if_ps_noc_pci_axi1_aruser,
  output wire  if_ps_noc_pci_axi1_arvalid,
  output wire  [63:0] if_ps_noc_pci_axi1_awaddr,
  output wire  [1:0] if_ps_noc_pci_axi1_awburst,
  output wire  [3:0] if_ps_noc_pci_axi1_awcache,
  output wire  [15:0] if_ps_noc_pci_axi1_awid,
  output wire  [7:0] if_ps_noc_pci_axi1_awlen,
  output wire  if_ps_noc_pci_axi1_awlock,
  output wire  [2:0] if_ps_noc_pci_axi1_awprot,
  output wire  [3:0] if_ps_noc_pci_axi1_awqos,
  output wire  [3:0] if_ps_noc_pci_axi1_awregion,
  output wire  [2:0] if_ps_noc_pci_axi1_awsize,
  output wire  [17:0] if_ps_noc_pci_axi1_awuser,
  output wire  if_ps_noc_pci_axi1_awvalid,
  output wire  if_ps_noc_pci_axi1_bready,
  output wire  if_ps_noc_pci_axi1_rready,
  output wire  [127:0] if_ps_noc_pci_axi1_wdata,
  output wire  [15:0] if_ps_noc_pci_axi1_wid,
  output wire  if_ps_noc_pci_axi1_wlast,
  output wire  [15:0] if_ps_noc_pci_axi1_wstrb,
  output wire  [16:0] if_ps_noc_pci_axi1_wuser,
  output wire  if_ps_noc_pci_axi1_wvalid,
  output wire  [63:0] if_ps_noc_rpu_axi0_araddr,
  output wire  [1:0] if_ps_noc_rpu_axi0_arburst,
  output wire  [3:0] if_ps_noc_rpu_axi0_arcache,
  output wire  [15:0] if_ps_noc_rpu_axi0_arid,
  output wire  [7:0] if_ps_noc_rpu_axi0_arlen,
  output wire  if_ps_noc_rpu_axi0_arlock,
  output wire  [2:0] if_ps_noc_rpu_axi0_arprot,
  output wire  [3:0] if_ps_noc_rpu_axi0_arqos,
  output wire  [3:0] if_ps_noc_rpu_axi0_arregion,
  output wire  [2:0] if_ps_noc_rpu_axi0_arsize,
  output wire  [17:0] if_ps_noc_rpu_axi0_aruser,
  output wire  if_ps_noc_rpu_axi0_arvalid,
  output wire  [63:0] if_ps_noc_rpu_axi0_awaddr,
  output wire  [1:0] if_ps_noc_rpu_axi0_awburst,
  output wire  [3:0] if_ps_noc_rpu_axi0_awcache,
  output wire  [15:0] if_ps_noc_rpu_axi0_awid,
  output wire  [7:0] if_ps_noc_rpu_axi0_awlen,
  output wire  if_ps_noc_rpu_axi0_awlock,
  output wire  [2:0] if_ps_noc_rpu_axi0_awprot,
  output wire  [3:0] if_ps_noc_rpu_axi0_awqos,
  output wire  [3:0] if_ps_noc_rpu_axi0_awregion,
  output wire  [2:0] if_ps_noc_rpu_axi0_awsize,
  output wire  [17:0] if_ps_noc_rpu_axi0_awuser,
  output wire  if_ps_noc_rpu_axi0_awvalid,
  output wire  if_ps_noc_rpu_axi0_bready,
  output wire  if_ps_noc_rpu_axi0_rready,
  output wire  [127:0] if_ps_noc_rpu_axi0_wdata,
  output wire  [15:0] if_ps_noc_rpu_axi0_wid,
  output wire  if_ps_noc_rpu_axi0_wlast,
  output wire  [15:0] if_ps_noc_rpu_axi0_wstrb,
  output wire  [16:0] if_ps_noc_rpu_axi0_wuser,
  output wire  if_ps_noc_rpu_axi0_wvalid,
  output wire  [43:0] m_axi_gp0_araddr,
  output wire  [1:0] m_axi_gp0_arburst,
  output wire  [3:0] m_axi_gp0_arcache,
  output wire  [15:0] m_axi_gp0_arid,
  output wire  [7:0] m_axi_gp0_arlen,
  output wire  m_axi_gp0_arlock,
  output wire  [2:0] m_axi_gp0_arprot,
  output wire  [3:0] m_axi_gp0_arqos,
  output wire  [2:0] m_axi_gp0_arsize,
  output wire  [15:0] m_axi_gp0_aruser,
  output wire  m_axi_gp0_arvalid,
  output wire  [43:0] m_axi_gp0_awaddr,
  output wire  [1:0] m_axi_gp0_awburst,
  output wire  [3:0] m_axi_gp0_awcache,
  output wire  [15:0] m_axi_gp0_awid,
  output wire  [7:0] m_axi_gp0_awlen,
  output wire  m_axi_gp0_awlock,
  output wire  [2:0] m_axi_gp0_awprot,
  output wire  [3:0] m_axi_gp0_awqos,
  output wire  [2:0] m_axi_gp0_awsize,
  output wire  [15:0] m_axi_gp0_awuser,
  output wire  m_axi_gp0_awvalid,
  output wire  m_axi_gp0_bready,
  output wire  m_axi_gp0_rready,
  output wire  [127:0] m_axi_gp0_wdata,
  output wire  m_axi_gp0_wlast,
  output wire  [15:0] m_axi_gp0_wstrb,
  output wire  m_axi_gp0_wvalid,
  output wire  [43:0] m_axi_gp2_araddr,
  output wire  [1:0] m_axi_gp2_arburst,
  output wire  [3:0] m_axi_gp2_arcache,
  output wire  [15:0] m_axi_gp2_arid,
  output wire  [7:0] m_axi_gp2_arlen,
  output wire  m_axi_gp2_arlock,
  output wire  [2:0] m_axi_gp2_arprot,
  output wire  [3:0] m_axi_gp2_arqos,
  output wire  [2:0] m_axi_gp2_arsize,
  output wire  [15:0] m_axi_gp2_aruser,
  output wire  m_axi_gp2_arvalid,
  output wire  [43:0] m_axi_gp2_awaddr,
  output wire  [1:0] m_axi_gp2_awburst,
  output wire  [3:0] m_axi_gp2_awcache,
  output wire  [15:0] m_axi_gp2_awid,
  output wire  [7:0] m_axi_gp2_awlen,
  output wire  m_axi_gp2_awlock,
  output wire  [2:0] m_axi_gp2_awprot,
  output wire  [3:0] m_axi_gp2_awqos,
  output wire  [2:0] m_axi_gp2_awsize,
  output wire  [15:0] m_axi_gp2_awuser,
  output wire  m_axi_gp2_awvalid,
  output wire  m_axi_gp2_bready,
  output wire  m_axi_gp2_rready,
  output wire  [127:0] m_axi_gp2_wdata,
  output wire  m_axi_gp2_wlast,
  output wire  [15:0] m_axi_gp2_wstrb,
  output wire  m_axi_gp2_wvalid,
//  output wire  noc_clk,
//  output wire  noc_rstn,
//  output wire  npi_clk,
//  output wire  npi_rstn,
  output wire  osc_rtc_clk,
  output wire   pl_clk0,
  output wire   pl_clk1,
  output wire   pl_clk2,
  output wire   pl_clk3,

  output wire  pmu_aib_afi_fm_fpd_req,
  output wire  pmu_aib_afi_fm_lpd_req,
  output wire  [46:0] pmu_error_to_pl,
  output wire  ps_noc_ps_cci_axi0_clk,
  output wire  ps_noc_ps_cci_axi1_clk,
  output wire  ps_noc_ps_nci_axi0_clk,
  output wire  ps_noc_ps_nci_axi1_clk,
  output wire  ps_noc_ps_pci_axi0_clk,
  output wire  ps_pl_event_o,
  output wire  [31:0] ps_pl_irq_fpd,
  output wire  [99:0] ps_pl_irq_lpd,
  output wire  [63:0] ps_pl_irq_pmc,
  output wire  [1:0] ps_pl_standby_wfe,
  output wire  [1:0] ps_pl_standby_wfi,
  output wire  ps_pl_trace_ctl,
  output wire  [31:0] ps_pl_trace_data,
  output wire  [3:0] ps_pl_trigack,
  output wire  [3:0] ps_pl_trigger,
  output wire  ps_ps_noc_cci_axi0_clk,
  output wire  ps_ps_noc_cci_axi1_clk,
  output wire  ps_ps_noc_cci_axi2_clk,
  output wire  ps_ps_noc_cci_axi3_clk,
  output wire  ps_ps_noc_nci_axi0_clk,
  output wire  ps_ps_noc_nci_axi1_clk,
  output wire  ps_ps_noc_nci_axi2_clk,
  output wire  ps_ps_noc_pci_axi0_clk,
  output wire  ps_ps_noc_pci_axi1_clk,
  output wire  ps_ps_noc_rpu_axi0_clk,
  output wire  rpu_event_o0,
  output wire  rpu_event_o1,
  output wire  [43:0] s_ace_fpd_acaddr,
  output wire  [2:0] s_ace_fpd_acprot,
  output wire  [3:0] s_ace_fpd_acsnoop,
  output wire  s_ace_fpd_acvalid,
  output wire  s_ace_fpd_arready,
  output wire  s_ace_fpd_awready,
  output wire  [5:0] s_ace_fpd_bid,
  output wire  [1:0] s_ace_fpd_bresp,
  output wire  s_ace_fpd_buser,
  output wire  s_ace_fpd_bvalid,
  output wire  s_ace_fpd_cdready,
  output wire  s_ace_fpd_crready,
  output wire  [127:0] s_ace_fpd_rdata,
  output wire  [5:0] s_ace_fpd_rid,
  output wire  s_ace_fpd_rlast,
  output wire  [3:0] s_ace_fpd_rresp,
  output wire  s_ace_fpd_ruser,
  output wire  s_ace_fpd_rvalid,
  output wire  s_ace_fpd_wready,
  output wire  s_axi_acp_arready,
  output wire  s_axi_acp_awready,
  output wire  [4:0] s_axi_acp_bid,
  output wire  [1:0] s_axi_acp_bresp,
  output wire  s_axi_acp_bvalid,
  output wire  [127:0] s_axi_acp_rdata,
  output wire  [4:0] s_axi_acp_rid,
  output wire  s_axi_acp_rlast,
  output wire  [1:0] s_axi_acp_rresp,
  output wire  s_axi_acp_rvalid,
  output wire  s_axi_acp_wready,
  output wire  s_axi_gp0_arready,
  output wire  s_axi_gp0_awready,
  output wire  [5:0] s_axi_gp0_bid,
  output wire  [1:0] s_axi_gp0_bresp,
  output wire  s_axi_gp0_bvalid,
  output wire  [3:0] s_axi_gp0_racount,
  output wire  [7:0] s_axi_gp0_rcount,
  output wire  [C_S_AXI_GP0_DATA_WIDTH-1:0] s_axi_gp0_rdata,
  output wire  [5:0] s_axi_gp0_rid,
  output wire  s_axi_gp0_rlast,
  output wire  [1:0] s_axi_gp0_rresp,
  output wire  s_axi_gp0_rvalid,
  output wire  [3:0] s_axi_gp0_wacount,
  output wire  [7:0] s_axi_gp0_wcount,
  output wire  s_axi_gp0_wready,
  output wire  s_axi_gp2_arready,
  output wire  s_axi_gp2_awready,
  output wire  [5:0] s_axi_gp2_bid,
  output wire  [1:0] s_axi_gp2_bresp,
  output wire  s_axi_gp2_bvalid,
  output wire  [3:0] s_axi_gp2_racount,
  output wire  [7:0] s_axi_gp2_rcount,
  output wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_rdata,
  output wire  [5:0] s_axi_gp2_rid,
  output wire  s_axi_gp2_rlast,
  output wire  [1:0] s_axi_gp2_rresp,
  output wire  s_axi_gp2_rvalid,
  output wire  [3:0] s_axi_gp2_wacount,
  output wire  [7:0] s_axi_gp2_wcount,
  output wire  s_axi_gp2_wready,
  output wire  s_axi_gp4_arready,
  output wire  s_axi_gp4_awready,
  output wire  [5:0] s_axi_gp4_bid,
  output wire  [1:0] s_axi_gp4_bresp,
  output wire  s_axi_gp4_bvalid,
  output wire  [3:0] s_axi_gp4_racount,
  output wire  [7:0] s_axi_gp4_rcount,
  output wire  [C_S_AXI_GP4_DATA_WIDTH-1:0] s_axi_gp4_rdata,
  output wire  [5:0] s_axi_gp4_rid,
  output wire  s_axi_gp4_rlast,
  output wire  [1:0] s_axi_gp4_rresp,
  output wire  s_axi_gp4_rvalid,
  output wire  [3:0] s_axi_gp4_wacount,
  output wire  [7:0] s_axi_gp4_wcount,
  output wire  s_axi_gp4_wready,
  inout wire  [25:0] pss_pad_lpdmio,
  input wire  [7:0] adma_fci_clk,
  input wire  aib_pmu_afi_fm_fpd_ack,
  input wire  aib_pmu_afi_fm_lpd_ack,
  input wire  emio_can0_phy_rx,
  input wire  emio_can1_phy_rx,
  input wire  emio_enet0_dma_tx_status_tog,
  input wire  emio_enet0_ext_int_in,
  input wire  emio_enet0_gmii_col,
  input wire  emio_enet0_gmii_crs,
  input wire  emio_enet0_gmii_rx_clk,
  input wire  [7:0] emio_enet0_gmii_rxd,
  input wire  emio_enet0_gmii_rx_dv,
  input wire  emio_enet0_gmii_rx_er,
  input wire  emio_enet0_gmii_tx_clk,
  input wire  emio_enet0_mdio_i,
  input wire  emio_enet0_rx_w_overflow,
  input wire  emio_enet0_tx_r_control,
  input wire  [7:0] emio_enet0_tx_r_data,
  input wire  [1:0]emio_enet0_tx_r_data_rdy,
  input wire  emio_enet0_tx_r_eop,
  input wire  emio_enet0_tx_r_err,
  input wire  emio_enet0_tx_r_flushed,
  input wire  emio_enet0_tx_r_sop,
  input wire  emio_enet0_tx_r_underflow,
  input wire  emio_enet0_tx_r_valid,
  input wire  emio_enet1_dma_tx_status_tog,
  input wire  emio_enet1_ext_int_in,
  input wire  emio_enet1_gmii_col,
  input wire  emio_enet1_gmii_crs,
  input wire  emio_enet1_gmii_rx_clk,
  input wire  [7:0] emio_enet1_gmii_rxd,
  input wire  emio_enet1_gmii_rx_dv,
  input wire  emio_enet1_gmii_rx_er,
  input wire  emio_enet1_gmii_tx_clk,
  input wire  emio_enet1_mdio_i,
  input wire  emio_enet1_rx_w_overflow,
  input wire  emio_enet1_tx_r_control,
  input wire  [7:0] emio_enet1_tx_r_data,
  input wire  [1:0] emio_enet1_tx_r_data_rdy,
  input wire  emio_enet1_tx_r_eop,
  input wire  emio_enet1_tx_r_err,
  input wire  emio_enet1_tx_r_flushed,
  input wire  emio_enet1_tx_r_sop,
  input wire  emio_enet1_tx_r_underflow,
  input wire  emio_enet1_tx_r_valid,
  input wire  emio_enet_tsu_clk,
  input wire  [1:0] emio_gem0_tsu_inc_ctrl,
  input wire  [1:0] emio_gem1_tsu_inc_ctrl,
  input wire  emio_hub_port_overcrnt_usb2_0,
  input wire  emio_hub_port_overcrnt_usb2_1,
  input wire  emio_hub_port_overcrnt_usb3_0,
  input wire  emio_hub_port_overcrnt_usb3_1,
  input wire  emio_i2c0_scl_i,
  input wire  emio_i2c0_sda_i,
  input wire  emio_i2c1_scl_i,
  input wire  emio_i2c1_sda_i,
  input wire  emio_spi0_m_i,
  input wire  emio_spi0_sclk_i,
  input wire  emio_spi0_s_i,
  input wire  emio_spi0_ss_i_n,
  input wire  emio_spi1_m_i,
  input wire  emio_spi1_sclk_i,
  input wire  emio_spi1_s_i,
  input wire  emio_spi1_ss_i_n,
  input wire  [2:0] emio_ttc0_clk_i,
  input wire  [2:0] emio_ttc1_clk_i,
  input wire  [2:0] emio_ttc2_clk_i,
  input wire  [2:0] emio_ttc3_clk_i,
//  input wire  emio_uart0_ctsn,
//  input wire  emio_uart0_dcdn,
//  input wire  emio_uart0_dsrn,
//  input wire  emio_uart0_rin,
//  input wire  emio_uart0_rx,
//  input wire  emio_uart1_ctsn,
//  input wire  emio_uart1_dcdn,
//  input wire  emio_uart1_dsrn,
//  input wire  emio_uart1_rin,
//  input wire  emio_uart1_rx,
//  input wire  emio_uart2_ctsn,
//  input wire  emio_uart2_dcdn,
//  input wire  emio_uart2_dsrn,
//  input wire  emio_uart2_rin,
//  input wire  emio_uart2_rx,
  input wire  emio_wdt0_clk_i,
  input wire  emio_wdt1_clk_i,
  input wire  fmiogem0fiforxclkfrompl,
  input wire  fmiogem0fifotxclkfrompl,
  input wire  fmio_gem0_signal_detect,
  input wire  fmio_gem1_fifo_rx_clk_from_pl,
  input wire  fmio_gem1_fifo_tx_clk_from_pl,
  input wire  fmio_gem1_signal_detect,
  input wire  fmio_gemtsuclkfrompl,
//  input wire  [63:0] fmio_gpio_in,
  input wire  fmioi2csclin,
  input wire  fmioi2csdain,
  input wire  [3:0] fmiosd0dlltestin,
  input wire  fmiosd0sdifcdnin,
  input wire  fmiosd0sdifcmdin,
  input wire  [7:0] fmiosd0sdifdatin,
  input wire  fmiosd0sdifwpin,
  input wire  [3:0] fmiosd1dlltestin,
  input wire  fmiosd1sdifcdnin,
  input wire  fmiosd1sdifcmdin,
  input wire  [7:0] fmiosd1sdifdatin,
  input wire  fmiosd1sdifwpin,
//  input wire  fmiosdio0rxclkin,
//  input wire  fmiosdio1rxclkin,
  input wire  [31:0] ftm_gpi,

  input wire  [63:0] if_noc_ps_cci_axi0_araddr,
  input wire  [1:0] if_noc_ps_cci_axi0_arburst,
  input wire  [3:0] if_noc_ps_cci_axi0_arcache,
  input wire  [7:0] if_noc_ps_cci_axi0_arlen,
  input wire  if_noc_ps_cci_axi0_arlock,
  input wire  [2:0] if_noc_ps_cci_axi0_arprot,
  input wire  [3:0] if_noc_ps_cci_axi0_arqos,
  input wire  [3:0] if_noc_ps_cci_axi0_arregion,
  input wire  [2:0] if_noc_ps_cci_axi0_arsize,
  input wire  [17:0] if_noc_ps_cci_axi0_aruser,
  input wire  if_noc_ps_cci_axi0_arvalid,
  input wire  [63:0] if_noc_ps_cci_axi0_awaddr,
  input wire  [1:0] if_noc_ps_cci_axi0_awburst,
  input wire  [3:0] if_noc_ps_cci_axi0_awcache,
  input wire  [7:0] if_noc_ps_cci_axi0_awlen,
  input wire  if_noc_ps_cci_axi0_awlock,
  input wire  [2:0] if_noc_ps_cci_axi0_awprot,
  input wire  [3:0] if_noc_ps_cci_axi0_awqos,
  input wire  [3:0] if_noc_ps_cci_axi0_awregion,
  input wire  [2:0] if_noc_ps_cci_axi0_awsize,
  input wire  [17:0] if_noc_ps_cci_axi0_awuser,
  input wire  if_noc_ps_cci_axi0_awvalid,
  input wire  if_noc_ps_cci_axi0_bready,
  input wire  if_noc_ps_cci_axi0_rready,
  input wire  [127:0] if_noc_ps_cci_axi0_wdata,
  input wire  if_noc_ps_cci_axi0_wlast,
  input wire  [15:0] if_noc_ps_cci_axi0_wstrb,
  input wire  [16:0] if_noc_ps_cci_axi0_wuser,
  input wire  if_noc_ps_cci_axi0_wvalid,
  input wire  [1:0] if_noc_ps_cci_axi0_arid,
  input wire  [1:0] if_noc_ps_cci_axi0_awid,
  input wire  [3:0] if_noc_ps_cci_axi0_wid,
  input wire  [1:0] if_noc_ps_cci_axi1_arid,
  input wire  [1:0] if_noc_ps_cci_axi1_awid,
  input wire  [3:0] if_noc_ps_cci_axi1_wid,

  input wire  [63:0] if_noc_ps_cci_axi1_araddr,
  input wire  [1:0] if_noc_ps_cci_axi1_arburst,
  input wire  [3:0] if_noc_ps_cci_axi1_arcache,
  input wire  [7:0] if_noc_ps_cci_axi1_arlen,
  input wire  if_noc_ps_cci_axi1_arlock,
  input wire  [2:0] if_noc_ps_cci_axi1_arprot,
  input wire  [3:0] if_noc_ps_cci_axi1_arqos,
  input wire  [3:0] if_noc_ps_cci_axi1_arregion,
  input wire  [2:0] if_noc_ps_cci_axi1_arsize,
  input wire  [17:0] if_noc_ps_cci_axi1_aruser,
  input wire  if_noc_ps_cci_axi1_arvalid,
  input wire  [63:0] if_noc_ps_cci_axi1_awaddr,
  input wire  [1:0] if_noc_ps_cci_axi1_awburst,
  input wire  [3:0] if_noc_ps_cci_axi1_awcache,
  input wire  [7:0] if_noc_ps_cci_axi1_awlen,
  input wire  if_noc_ps_cci_axi1_awlock,
  input wire  [2:0] if_noc_ps_cci_axi1_awprot,
  input wire  [3:0] if_noc_ps_cci_axi1_awqos,
  input wire  [3:0] if_noc_ps_cci_axi1_awregion,
  input wire  [2:0] if_noc_ps_cci_axi1_awsize,
  input wire  [17:0] if_noc_ps_cci_axi1_awuser,
  input wire  if_noc_ps_cci_axi1_awvalid,
  input wire  if_noc_ps_cci_axi1_bready,
  input wire  if_noc_ps_cci_axi1_rready,
  input wire  [127:0] if_noc_ps_cci_axi1_wdata,
  input wire  if_noc_ps_cci_axi1_wlast,
  input wire  [15:0] if_noc_ps_cci_axi1_wstrb,
  input wire  [16:0] if_noc_ps_cci_axi1_wuser,
  input wire  if_noc_ps_cci_axi1_wvalid,
  input wire  [63:0] if_noc_ps_nci_axi0_araddr,
  input wire  [1:0] if_noc_ps_nci_axi0_arburst,
  input wire  [3:0] if_noc_ps_nci_axi0_arcache,
  input wire  [1:0] if_noc_ps_nci_axi0_arid,
  input wire  [7:0] if_noc_ps_nci_axi0_arlen,
  input wire  if_noc_ps_nci_axi0_arlock,
  input wire  [2:0] if_noc_ps_nci_axi0_arprot,
  input wire  [3:0] if_noc_ps_nci_axi0_arqos,
  input wire  [3:0] if_noc_ps_nci_axi0_arregion,
  input wire  [2:0] if_noc_ps_nci_axi0_arsize,
  input wire  [17:0] if_noc_ps_nci_axi0_aruser,
  input wire  if_noc_ps_nci_axi0_arvalid,
  input wire  [63:0] if_noc_ps_nci_axi0_awaddr,
  input wire  [1:0] if_noc_ps_nci_axi0_awburst,
  input wire  [3:0] if_noc_ps_nci_axi0_awcache,
  input wire  [1:0] if_noc_ps_nci_axi0_awid,
  input wire  [7:0] if_noc_ps_nci_axi0_awlen,
  input wire  if_noc_ps_nci_axi0_awlock,
  input wire  [2:0] if_noc_ps_nci_axi0_awprot,
  input wire  [3:0] if_noc_ps_nci_axi0_awqos,
  input wire  [3:0] if_noc_ps_nci_axi0_awregion,
  input wire  [2:0] if_noc_ps_nci_axi0_awsize,
  input wire  [17:0] if_noc_ps_nci_axi0_awuser,
  input wire  if_noc_ps_nci_axi0_awvalid,
  input wire  if_noc_ps_nci_axi0_bready,
  input wire  if_noc_ps_nci_axi0_rready,
  input wire  [127:0] if_noc_ps_nci_axi0_wdata,
  input wire  [3:0] if_noc_ps_nci_axi0_wid,
  input wire  if_noc_ps_nci_axi0_wlast,
  input wire  [15:0] if_noc_ps_nci_axi0_wstrb,
  input wire  [16:0] if_noc_ps_nci_axi0_wuser,
  input wire  if_noc_ps_nci_axi0_wvalid,
  input wire  [63:0] if_noc_ps_nci_axi1_araddr,
  input wire  [1:0] if_noc_ps_nci_axi1_arburst,
  input wire  [3:0] if_noc_ps_nci_axi1_arcache,
  input wire  [1:0] if_noc_ps_nci_axi1_arid,
  input wire  [7:0] if_noc_ps_nci_axi1_arlen,
  input wire  if_noc_ps_nci_axi1_arlock,
  input wire  [2:0] if_noc_ps_nci_axi1_arprot,
  input wire  [3:0] if_noc_ps_nci_axi1_arqos,
  input wire  [3:0] if_noc_ps_nci_axi1_arregion,
  input wire  [2:0] if_noc_ps_nci_axi1_arsize,
  input wire  [17:0] if_noc_ps_nci_axi1_aruser,
  input wire  if_noc_ps_nci_axi1_arvalid,
  input wire  [63:0] if_noc_ps_nci_axi1_awaddr,
  input wire  [1:0] if_noc_ps_nci_axi1_awburst,
  input wire  [3:0] if_noc_ps_nci_axi1_awcache,
  input wire  [1:0] if_noc_ps_nci_axi1_awid,
  input wire  [7:0] if_noc_ps_nci_axi1_awlen,
  input wire  if_noc_ps_nci_axi1_awlock,
  input wire  [2:0] if_noc_ps_nci_axi1_awprot,
  input wire  [3:0] if_noc_ps_nci_axi1_awqos,
  input wire  [3:0] if_noc_ps_nci_axi1_awregion,
  input wire  [2:0] if_noc_ps_nci_axi1_awsize,
  input wire  [17:0] if_noc_ps_nci_axi1_awuser,
  input wire  if_noc_ps_nci_axi1_awvalid,
  input wire  if_noc_ps_nci_axi1_bready,
  input wire  if_noc_ps_nci_axi1_rready,
  input wire  [127:0] if_noc_ps_nci_axi1_wdata,
  input wire  if_noc_ps_nci_axi1_wlast,
  input wire  [15:0] if_noc_ps_nci_axi1_wstrb,
  input wire  [16:0] if_noc_ps_nci_axi1_wuser,
  input wire  [3:0] if_noc_ps_nci_axi1_wid,
  input wire  if_noc_ps_nci_axi1_wvalid,
  input wire  [63:0] if_noc_ps_pci_axi0_araddr,
  input wire  [1:0] if_noc_ps_pci_axi0_arburst,
  input wire  [3:0] if_noc_ps_pci_axi0_arcache,
  input wire  [1:0] if_noc_ps_pci_axi0_arid,
  input wire  [7:0] if_noc_ps_pci_axi0_arlen,
  input wire  if_noc_ps_pci_axi0_arlock,
  input wire  [2:0] if_noc_ps_pci_axi0_arprot,
  input wire  [3:0] if_noc_ps_pci_axi0_arqos,
  input wire  [3:0] if_noc_ps_pci_axi0_arregion,
  input wire  [2:0] if_noc_ps_pci_axi0_arsize,
  input wire  [17:0] if_noc_ps_pci_axi0_aruser,
  input wire  if_noc_ps_pci_axi0_arvalid,
  input wire  [63:0] if_noc_ps_pci_axi0_awaddr,
  input wire  [1:0] if_noc_ps_pci_axi0_awburst,
  input wire  [3:0] if_noc_ps_pci_axi0_awcache,
  input wire  [1:0] if_noc_ps_pci_axi0_awid,
  input wire  [7:0] if_noc_ps_pci_axi0_awlen,
  input wire  if_noc_ps_pci_axi0_awlock,
  input wire  [2:0] if_noc_ps_pci_axi0_awprot,
  input wire  [3:0] if_noc_ps_pci_axi0_awqos,
  input wire  [3:0] if_noc_ps_pci_axi0_awregion,
  input wire  [2:0] if_noc_ps_pci_axi0_awsize,
  input wire  [17:0] if_noc_ps_pci_axi0_awuser,
  input wire  if_noc_ps_pci_axi0_awvalid,
  input wire  if_noc_ps_pci_axi0_bready,
  input wire  if_noc_ps_pci_axi0_rready,
  input wire  [127:0] if_noc_ps_pci_axi0_wdata,
  input wire  [3:0] if_noc_ps_pci_axi0_wid,
  input wire  if_noc_ps_pci_axi0_wlast,
  input wire  [15:0] if_noc_ps_pci_axi0_wstrb,
  input wire  [16:0] if_noc_ps_pci_axi0_wuser,
  input wire  if_noc_ps_pci_axi0_wvalid,

  input wire  if_ps_noc_cci_axi0_arready,
  input wire  if_ps_noc_cci_axi0_awready,
  input wire  [15:0] if_ps_noc_cci_axi0_bid,
  input wire  [1:0] if_ps_noc_cci_axi0_bresp,
  input wire  [15:0] if_ps_noc_cci_axi0_buser,
  input wire  if_ps_noc_cci_axi0_bvalid,
  input wire  [127:0] if_ps_noc_cci_axi0_rdata,
  input wire  [15:0] if_ps_noc_cci_axi0_rid,
  input wire  if_ps_noc_cci_axi0_rlast,
  input wire  [1:0] if_ps_noc_cci_axi0_rresp,
  input wire  [16:0] if_ps_noc_cci_axi0_ruser,
  input wire  if_ps_noc_cci_axi0_rvalid,
  input wire  if_ps_noc_cci_axi0_wready,
  input wire  if_ps_noc_cci_axi1_arready,
  input wire  if_ps_noc_cci_axi1_awready,
  input wire  [15:0] if_ps_noc_cci_axi1_bid,
  input wire  [1:0] if_ps_noc_cci_axi1_bresp,
  input wire  [15:0] if_ps_noc_cci_axi1_buser,
  input wire  if_ps_noc_cci_axi1_bvalid,
  input wire  [127:0] if_ps_noc_cci_axi1_rdata,
  input wire  [15:0] if_ps_noc_cci_axi1_rid,
  input wire  if_ps_noc_cci_axi1_rlast,
  input wire  [1:0] if_ps_noc_cci_axi1_rresp,
  input wire  [16:0] if_ps_noc_cci_axi1_ruser,
  input wire  if_ps_noc_cci_axi1_rvalid,
  input wire  if_ps_noc_cci_axi1_wready,
  input wire  if_ps_noc_cci_axi2_arready,
  input wire  if_ps_noc_cci_axi2_awready,
  input wire  [15:0] if_ps_noc_cci_axi2_bid,
  input wire  [1:0] if_ps_noc_cci_axi2_bresp,
  input wire  [15:0] if_ps_noc_cci_axi2_buser,
  input wire  if_ps_noc_cci_axi2_bvalid,
  input wire  [127:0] if_ps_noc_cci_axi2_rdata,
  input wire  [15:0] if_ps_noc_cci_axi2_rid,
  input wire  if_ps_noc_cci_axi2_rlast,
  input wire  [1:0] if_ps_noc_cci_axi2_rresp,
  input wire  [16:0] if_ps_noc_cci_axi2_ruser,
  input wire  if_ps_noc_cci_axi2_rvalid,
  input wire  if_ps_noc_cci_axi2_wready,
  input wire  if_ps_noc_cci_axi3_arready,
  input wire  if_ps_noc_cci_axi3_awready,
  input wire  [15:0] if_ps_noc_cci_axi3_bid,
  input wire  [1:0] if_ps_noc_cci_axi3_bresp,
  input wire  [15:0] if_ps_noc_cci_axi3_buser,
  input wire  if_ps_noc_cci_axi3_bvalid,
  input wire  [127:0] if_ps_noc_cci_axi3_rdata,
  input wire  [15:0] if_ps_noc_cci_axi3_rid,
  input wire  if_ps_noc_cci_axi3_rlast,
  input wire  [1:0] if_ps_noc_cci_axi3_rresp,
  input wire  [16:0] if_ps_noc_cci_axi3_ruser,
  input wire  if_ps_noc_cci_axi3_rvalid,
  input wire  if_ps_noc_cci_axi3_wready,
  input wire  if_ps_noc_nci_axi0_arready,
  input wire  if_ps_noc_nci_axi0_awready,
  input wire  [15:0] if_ps_noc_nci_axi0_bid,
  input wire  [1:0] if_ps_noc_nci_axi0_bresp,
  input wire  [15:0] if_ps_noc_nci_axi0_buser,
  input wire  if_ps_noc_nci_axi0_bvalid,
  input wire  [127:0] if_ps_noc_nci_axi0_rdata,
  input wire  [15:0] if_ps_noc_nci_axi0_rid,
  input wire  if_ps_noc_nci_axi0_rlast,
  input wire  [1:0] if_ps_noc_nci_axi0_rresp,
  input wire  [16:0] if_ps_noc_nci_axi0_ruser,
  input wire  if_ps_noc_nci_axi0_rvalid,
  input wire  if_ps_noc_nci_axi0_wready,
  input wire  if_ps_noc_nci_axi1_arready,
  input wire  if_ps_noc_nci_axi1_awready,
  input wire  [15:0] if_ps_noc_nci_axi1_bid,
  input wire  [1:0] if_ps_noc_nci_axi1_bresp,
  input wire  [15:0] if_ps_noc_nci_axi1_buser,
  input wire  if_ps_noc_nci_axi1_bvalid,
  input wire  [127:0] if_ps_noc_nci_axi1_rdata,
  input wire  [15:0] if_ps_noc_nci_axi1_rid,
  input wire  if_ps_noc_nci_axi1_rlast,
  input wire  [1:0] if_ps_noc_nci_axi1_rresp,
  input wire  [16:0] if_ps_noc_nci_axi1_ruser,
  input wire  if_ps_noc_nci_axi1_rvalid,
  input wire  if_ps_noc_nci_axi1_wready,
  input wire  if_ps_noc_pci_axi0_arready,
  input wire  if_ps_noc_pci_axi0_awready,
  input wire  [15:0] if_ps_noc_pci_axi0_bid,
  input wire  [1:0] if_ps_noc_pci_axi0_bresp,
  input wire  [15:0] if_ps_noc_pci_axi0_buser,
  input wire  if_ps_noc_pci_axi0_bvalid,
  input wire  [127:0] if_ps_noc_pci_axi0_rdata,
  input wire  [15:0] if_ps_noc_pci_axi0_rid,
  input wire  if_ps_noc_pci_axi0_rlast,
  input wire  [1:0] if_ps_noc_pci_axi0_rresp,
  input wire  [16:0] if_ps_noc_pci_axi0_ruser,
  input wire  if_ps_noc_pci_axi0_rvalid,
  input wire  if_ps_noc_pci_axi0_wready,
  input wire  if_ps_noc_pci_axi1_arready,
  input wire  if_ps_noc_pci_axi1_awready,
  input wire  [15:0] if_ps_noc_pci_axi1_bid,
  input wire  [1:0] if_ps_noc_pci_axi1_bresp,
  input wire  [15:0] if_ps_noc_pci_axi1_buser,
  input wire  if_ps_noc_pci_axi1_bvalid,
  input wire  [127:0] if_ps_noc_pci_axi1_rdata,
  input wire  [15:0] if_ps_noc_pci_axi1_rid,
  input wire  if_ps_noc_pci_axi1_rlast,
  input wire  [1:0] if_ps_noc_pci_axi1_rresp,
  input wire  [16:0] if_ps_noc_pci_axi1_ruser,
  input wire  if_ps_noc_pci_axi1_rvalid,
  input wire  if_ps_noc_pci_axi1_wready,
  input wire  if_ps_noc_rpu_axi0_arready,
  input wire  if_ps_noc_rpu_axi0_awready,
  input wire  [15:0] if_ps_noc_rpu_axi0_bid,
  input wire  [1:0] if_ps_noc_rpu_axi0_bresp,
  input wire  [15:0] if_ps_noc_rpu_axi0_buser,
  input wire  if_ps_noc_rpu_axi0_bvalid,
  input wire  [127:0] if_ps_noc_rpu_axi0_rdata,
  input wire  [15:0] if_ps_noc_rpu_axi0_rid,
  input wire  if_ps_noc_rpu_axi0_rlast,
  input wire  [1:0] if_ps_noc_rpu_axi0_rresp,
  input wire  [16:0] if_ps_noc_rpu_axi0_ruser,
  input wire  if_ps_noc_rpu_axi0_rvalid,
  input wire  if_ps_noc_rpu_axi0_wready,
  input wire  m_axi_gp0_aclk,
  input wire  m_axi_gp0_arready,
  input wire  m_axi_gp0_awready,
  input wire  [15:0] m_axi_gp0_bid,
  input wire  [1:0] m_axi_gp0_bresp,
  input wire  m_axi_gp0_bvalid,
  input wire  [127:0] m_axi_gp0_rdata,
  input wire  [15:0] m_axi_gp0_rid,
  input wire  m_axi_gp0_rlast,
  input wire  [1:0] m_axi_gp0_rresp,
  input wire  m_axi_gp0_rvalid,
  input wire  m_axi_gp0_wready,
  input wire  m_axi_gp2_aclk,
  input wire  m_axi_gp2_arready,
  input wire  m_axi_gp2_awready,
  input wire  [15:0] m_axi_gp2_bid,
  input wire  [1:0] m_axi_gp2_bresp,
  input wire  m_axi_gp2_bvalid,
  input wire  [127:0] m_axi_gp2_rdata,
  input wire  [15:0] m_axi_gp2_rid,
  input wire  m_axi_gp2_rlast,
  input wire  [1:0] m_axi_gp2_rresp,
  input wire  m_axi_gp2_rvalid,
  input wire  m_axi_gp2_wready,
  input wire  nfiq0_lpd_rpu,
  input wire  nfiq1_lpd_rpu,
  input wire  nirq0_lpd_rpu,
  input wire  nirq1_lpd_rpu,
  input wire  [7:0] pl_2_adma_cvld,
  input wire  [7:0] pl_2_adma_tack,
  input wire  s_ace_fpd_aclk,
  input wire  pl_config_done,
  input wire  [3:0] pl_fpga_stop,
  input wire  [2:0] pll_aux_ref_clk_fpd,
  input wire  [1:0] pll_aux_ref_clk_lpd,
  input wire  pl_pmc_aux_ref_clk,
  input wire  [1:0] pl_ps_apu_gic_fiq,
  input wire  [1:0] pl_ps_apu_gic_irq,
  input wire  pl_ps_event_i,
  input wire   pl_ps_irq0,
  input wire   pl_ps_irq1,
  input wire   pl_ps_irq2,
  input wire   pl_ps_irq3,
  input wire   pl_ps_irq4,
  input wire   pl_ps_irq5,
  input wire   pl_ps_irq6,
  input wire   pl_ps_irq7,
  input wire   pl_ps_irq8,
  input wire   pl_ps_irq9,
  input wire   pl_ps_irq10,
  input wire   pl_ps_irq11,
  input wire   pl_ps_irq12,
  input wire   pl_ps_irq13,
  input wire   pl_ps_irq14,
  input wire   pl_ps_irq15,  
  input wire  pl_ps_trace_clk,

  input  wire pl_ps_trigack_0,
  input  wire pl_ps_trigack_1,
  input  wire pl_ps_trigack_2,
  input  wire pl_ps_trigack_3,

  input  wire pl_ps_trigger_0,
  input  wire pl_ps_trigger_1,
  input  wire pl_ps_trigger_2,
  input  wire pl_ps_trigger_3,

  output wire ps_pl_trigack_0,
  output wire ps_pl_trigack_1,
  output wire ps_pl_trigack_2,
  output wire ps_pl_trigack_3,

  output wire ps_pl_trigger_0,
  output wire ps_pl_trigger_1,
  output wire ps_pl_trigger_2,
  output wire ps_pl_trigger_3,


  input wire  [3:0] pl_ps_trigack,
  input wire  [3:0] pl_ps_trigger,
  input wire  [3:0] pmu_error_from_pl,
  input wire  rpu_event_i0,
  input wire  rpu_event_i1,
  input wire  s_ace_fpd_acready,
  input wire  [43:0] s_ace_fpd_araddr,
  input wire  [1:0] s_ace_fpd_arbar,
  input wire  [1:0] s_ace_fpd_arburst,
  input wire  [3:0] s_ace_fpd_arcache,
  input wire  [1:0] s_ace_fpd_ardomain,
  input wire  [5:0] s_ace_fpd_arid,
  input wire  [7:0] s_ace_fpd_arlen,
  input wire  s_ace_fpd_arlock,
  input wire  [2:0] s_ace_fpd_arprot,
  input wire  [3:0] s_ace_fpd_arqos,
  input wire  [3:0] s_ace_fpd_arregion,
  input wire  [2:0] s_ace_fpd_arsize,
  input wire  [3:0] s_ace_fpd_arsnoop,
  input wire  [15:0] s_ace_fpd_aruser,
  input wire  s_ace_fpd_arvalid,
  input wire  [43:0] s_ace_fpd_awaddr,
  input wire  [1:0] s_ace_fpd_awbar,
  input wire  [1:0] s_ace_fpd_awburst,
  input wire  [3:0] s_ace_fpd_awcache,
  input wire  [1:0] s_ace_fpd_awdomain,
  input wire  [5:0] s_ace_fpd_awid,
  input wire  [7:0] s_ace_fpd_awlen,
  input wire  s_ace_fpd_awlock,
  input wire  [2:0] s_ace_fpd_awprot,
  input wire  [3:0] s_ace_fpd_awqos,
  input wire  [3:0] s_ace_fpd_awregion,
  input wire  [2:0] s_ace_fpd_awsize,
  input wire  [2:0] s_ace_fpd_awsnoop,
  input wire  [15:0] s_ace_fpd_awuser,
  input wire  s_ace_fpd_awvalid,
  input wire  s_ace_fpd_bready,
  input wire  [127:0] s_ace_fpd_cddata,
  input wire  s_ace_fpd_cdlast,
  input wire  s_ace_fpd_cdvalid,
  input wire  [4:0] s_ace_fpd_crresp,
  input wire  s_ace_fpd_crvalid,
  input wire  s_ace_fpd_rack,
  input wire  s_ace_fpd_rready,
  input wire  s_ace_fpd_wack,
  input wire  [127:0] s_ace_fpd_wdata,
  input wire  s_ace_fpd_wlast,
  input wire  [15:0] s_ace_fpd_wstrb,
  input wire  s_ace_fpd_wuser,
  input wire  s_ace_fpd_wvalid,
  input wire  s_axi_acp_aclk,
  input wire  [43:0] s_axi_acp_araddr,
//  input wire  [1:0] s_axi_acp_arburst,
  input wire  [3:0] s_axi_acp_arcache,
  input wire  [4:0] s_axi_acp_arid,
  input wire  [7:0] s_axi_acp_arlen,
//  input wire  s_axi_acp_arlock,
  input wire  [2:0] s_axi_acp_arprot,
//  input wire  [3:0] s_axi_acp_arqos,
//  input wire  [2:0] s_axi_acp_arsize,
  input wire  [1:0] s_axi_acp_aruser,
  input wire  s_axi_acp_arvalid,
  input wire  [43:0] s_axi_acp_awaddr,
//  input wire  [1:0] s_axi_acp_awburst,
  input wire  [3:0] s_axi_acp_awcache,
  input wire  [4:0] s_axi_acp_awid,
  input wire  [7:0] s_axi_acp_awlen,
//  input wire  s_axi_acp_awlock,
  input wire  [2:0] s_axi_acp_awprot,
//  input wire  [3:0] s_axi_acp_awqos,
//  input wire  [2:0] s_axi_acp_awsize,
  input wire  [1:0] s_axi_acp_awuser,
  input wire  s_axi_acp_awvalid,
  input wire  s_axi_acp_bready,
  input wire  s_axi_acp_rready,
  input wire  [127:0] s_axi_acp_wdata,
  input wire  s_axi_acp_wlast,
  input wire  [15:0] s_axi_acp_wstrb,
  input wire  s_axi_acp_wvalid,

  input wire  [48:0] s_axi_gp0_araddr,
  input wire  [1:0] s_axi_gp0_arburst,
  input wire  [3:0] s_axi_gp0_arcache,
  input wire  [5:0] s_axi_gp0_arid,
  input wire  [7:0] s_axi_gp0_arlen,
  input wire  s_axi_gp0_arlock,
  input wire  [2:0] s_axi_gp0_arprot,
  input wire  [3:0] s_axi_gp0_arqos,
  input wire  [2:0] s_axi_gp0_arsize,
  input wire  [9:0] s_axi_gp0_aruser,
  input wire  s_axi_gp0_arvalid,
  input wire  [48:0] s_axi_gp0_awaddr,
  input wire  [1:0] s_axi_gp0_awburst,
  input wire  [3:0] s_axi_gp0_awcache,
  input wire  [5:0] s_axi_gp0_awid,
  input wire  [7:0] s_axi_gp0_awlen,
  input wire  s_axi_gp0_awlock,
  input wire  [2:0] s_axi_gp0_awprot,
  input wire  [3:0] s_axi_gp0_awqos,
  input wire  [2:0] s_axi_gp0_awsize,
  input wire  [9:0] s_axi_gp0_awuser,
  input wire  s_axi_gp0_awvalid,
  input wire  s_axi_gp0_bready,
  input wire  s_axi_gp0_rclk,
  input wire  s_axi_gp0_rready,
  input wire  s_axi_gp0_wclk,
  input wire  [C_S_AXI_GP0_DATA_WIDTH-1:0] s_axi_gp0_wdata,
  input wire  s_axi_gp0_wlast,
  input wire  [15:0] s_axi_gp0_wstrb,
  input wire  s_axi_gp0_wvalid,
  input wire  s_axi_gp0_aclk,


  input wire  [48:0] s_axi_gp2_araddr,
  input wire  [1:0] s_axi_gp2_arburst,
  input wire  [3:0] s_axi_gp2_arcache,
  input wire  [5:0] s_axi_gp2_arid,
  input wire  [7:0] s_axi_gp2_arlen,
  input wire  s_axi_gp2_arlock,
  input wire  [2:0] s_axi_gp2_arprot,
  input wire  [3:0] s_axi_gp2_arqos,
  input wire  [2:0] s_axi_gp2_arsize,
  input wire  [17:0] s_axi_gp2_aruser,
  input wire  s_axi_gp2_arvalid,
  input wire  [48:0] s_axi_gp2_awaddr,
  input wire  [1:0] s_axi_gp2_awburst,
  input wire  [3:0] s_axi_gp2_awcache,
  input wire  [5:0] s_axi_gp2_awid,
  input wire  [7:0] s_axi_gp2_awlen,
  input wire  s_axi_gp2_awlock,
  input wire  [2:0] s_axi_gp2_awprot,
  input wire  [3:0] s_axi_gp2_awqos,
  input wire  [2:0] s_axi_gp2_awsize,
  input wire  [17:0] s_axi_gp2_awuser,
  input wire  s_axi_gp2_awvalid,
  input wire  s_axi_gp2_bready,
  input wire  s_axi_gp2_rclk,
  input wire  s_axi_gp2_rready,
  input wire  s_axi_gp2_wclk,
  input wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_wdata,
  input wire  s_axi_gp2_wlast,
  input wire  [15:0] s_axi_gp2_wstrb,
  input wire  s_axi_gp2_wvalid,
  input wire  s_axi_gp2_aclk,
  output wire  s_ace_lite_gp2_arready,
  output wire  s_ace_lite_gp2_awready,
  output wire  [5:0] s_ace_lite_gp2_bid,
  output wire  [1:0] s_ace_lite_gp2_bresp,
  output wire  s_ace_lite_gp2_bvalid,
  output wire  [3:0] s_ace_lite_gp2_racount,
  output wire  [7:0] s_ace_lite_gp2_rcount,
  output wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_ace_lite_gp2_rdata,
  output wire  [5:0] s_ace_lite_gp2_rid,
  output wire  s_ace_lite_gp2_rlast,
  output wire  [1:0] s_ace_lite_gp2_rresp,
  output wire  s_ace_lite_gp2_rvalid,
  output wire  [3:0] s_ace_lite_gp2_wacount,
  output wire  [7:0] s_ace_lite_gp2_wcount,
  output wire  s_ace_lite_gp2_wready,
  input wire  [48:0] s_ace_lite_gp2_araddr,
  input wire  [1:0] s_ace_lite_gp2_arburst,
  input wire  [3:0] s_ace_lite_gp2_arcache,
  input wire  [5:0] s_ace_lite_gp2_arid,
  input wire  [7:0] s_ace_lite_gp2_arlen,
  input wire  s_ace_lite_gp2_arlock,
  input wire  [2:0] s_ace_lite_gp2_arprot,
  input wire  [3:0] s_ace_lite_gp2_arqos,
  input wire  [2:0] s_ace_lite_gp2_arsize,
  input wire  [17:0] s_ace_lite_gp2_aruser,
  input wire  s_ace_lite_gp2_arvalid,
  input wire  [48:0] s_ace_lite_gp2_awaddr,
  input wire  [1:0] s_ace_lite_gp2_awburst,
  input wire  [3:0] s_ace_lite_gp2_awcache,
  input wire  [5:0] s_ace_lite_gp2_awid,
  input wire  [7:0] s_ace_lite_gp2_awlen,
  input wire  s_ace_lite_gp2_awlock,
  input wire  [2:0] s_ace_lite_gp2_awprot,
  input wire  [3:0] s_ace_lite_gp2_awqos,
  input wire  [2:0] s_ace_lite_gp2_awsize,
  input wire  [17:0] s_ace_lite_gp2_awuser,
  input wire  s_ace_lite_gp2_awvalid,
  input wire  s_ace_lite_gp2_bready,
  input wire  s_ace_lite_gp2_rclk,
  input wire  s_ace_lite_gp2_rready,
  input wire  s_ace_lite_gp2_wclk,
  input wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_ace_lite_gp2_wdata,
  input wire  s_ace_lite_gp2_wlast,
  input wire  [15:0] s_ace_lite_gp2_wstrb,
  input wire  s_ace_lite_gp2_wvalid,
  input wire  s_ace_lite_gp2_aclk,
  input wire [1:0] s_ace_lite_gp2_ardomain,
  input wire [3:0] s_ace_lite_gp2_arsnoop,
  input wire [9:0] s_ace_lite_gp2_smid,
  input wire [1:0] s_ace_lite_gp2_awdomain,
  input wire [2:0 ] s_ace_lite_gp2_awsnoop,
  input wire  [48:0] s_axi_gp4_araddr,
  input wire  [1:0] s_axi_gp4_arburst,
  input wire  [3:0] s_axi_gp4_arcache,
  input wire  [5:0] s_axi_gp4_arid,
  input wire  [7:0] s_axi_gp4_arlen,
  input wire  s_axi_gp4_arlock,
  input wire  [2:0] s_axi_gp4_arprot,
  input wire  [3:0] s_axi_gp4_arqos,
  input wire  [2:0] s_axi_gp4_arsize,
  input wire  [10:0] s_axi_gp4_aruser,
  input wire  s_axi_gp4_arvalid,
  input wire  [48:0] s_axi_gp4_awaddr,
  input wire  [1:0] s_axi_gp4_awburst,
  input wire  [3:0] s_axi_gp4_awcache,
  input wire  [5:0] s_axi_gp4_awid,
  input wire  [7:0] s_axi_gp4_awlen,
  input wire  s_axi_gp4_awlock,
  input wire  [2:0] s_axi_gp4_awprot,
  input wire  [3:0] s_axi_gp4_awqos,
  input wire  [2:0] s_axi_gp4_awsize,
  input wire  [10:0] s_axi_gp4_awuser,
  input wire  s_axi_gp4_awvalid,
  input wire  s_axi_gp4_bready,
  input wire  s_axi_gp4_rclk,
  input wire  s_axi_gp4_rready,
  input wire  s_axi_gp4_wclk,
  input wire  [C_S_AXI_GP4_DATA_WIDTH-1:0] s_axi_gp4_wdata,
  input wire  s_axi_gp4_wlast,
  input wire  [15:0] s_axi_gp4_wstrb,
  input wire  s_axi_gp4_wvalid,
  input wire  s_axi_gp4_aclk,
//PMC_NOC ports below

  output [63:0] if_pmc_noc_axi0_araddr,
  output [1:0] if_pmc_noc_axi0_arburst,
  output [3:0] if_pmc_noc_axi0_arcache,
  output [15:0] if_pmc_noc_axi0_arid,
  output [7:0] if_pmc_noc_axi0_arlen,
  output [0:0] if_pmc_noc_axi0_arlock,
  output [2:0] if_pmc_noc_axi0_arprot,
  output [3:0] if_pmc_noc_axi0_arqos,
  output [3:0] if_pmc_noc_axi0_arregion,
  output [2:0] if_pmc_noc_axi0_arsize,
  output [17:0] if_pmc_noc_axi0_aruser,
  output if_pmc_noc_axi0_arvalid,
  output [63:0] if_pmc_noc_axi0_awaddr,
  output [1:0] if_pmc_noc_axi0_awburst,
  output [3:0] if_pmc_noc_axi0_awcache,
  output [15:0] if_pmc_noc_axi0_awid,
  output [7:0] if_pmc_noc_axi0_awlen,
  output [0:0] if_pmc_noc_axi0_awlock,
  output [2:0] if_pmc_noc_axi0_awprot,
  output [3:0] if_pmc_noc_axi0_awqos,
  output [3:0] if_pmc_noc_axi0_awregion,
  output [2:0] if_pmc_noc_axi0_awsize,
  output [17:0] if_pmc_noc_axi0_awuser,
  output if_pmc_noc_axi0_awvalid,
  output if_pmc_noc_axi0_bready,
  output if_pmc_noc_axi0_rready,
  output [127:0] if_pmc_noc_axi0_wdata,
  output [15:0] if_pmc_noc_axi0_wid,
  output [0:0] if_pmc_noc_axi0_wlast,
  output [15:0] if_pmc_noc_axi0_wstrb,
  output [16:0] if_pmc_noc_axi0_wuser,
  output if_pmc_noc_axi0_wvalid,
  output ps_pmc_noc_axi0_clk,
  input if_pmc_noc_axi0_arready,
  input if_pmc_noc_axi0_awready,
  input [15:0] if_pmc_noc_axi0_bid,
  input [1:0] if_pmc_noc_axi0_bresp,
  input [15:0] if_pmc_noc_axi0_buser,
  input if_pmc_noc_axi0_bvalid,
  input [127:0] if_pmc_noc_axi0_rdata,
  input [15:0] if_pmc_noc_axi0_rid,
  input [0:0] if_pmc_noc_axi0_rlast,
  input [1:0] if_pmc_noc_axi0_rresp,
  input [16:0] if_pmc_noc_axi0_ruser,
  input if_pmc_noc_axi0_rvalid,
  input if_pmc_noc_axi0_wready,
// PMC_NOC ports above
//NOC_pmc ports below
  output        if_noc_pmc_axi0_arready,
  output        if_noc_pmc_axi0_awready,
  output [1:0]  if_noc_pmc_axi0_bid,
  output [1:0]  if_noc_pmc_axi0_bresp,
  output [15:0] if_noc_pmc_axi0_buser,
  output        if_noc_pmc_axi0_bvalid,
  output [127:0] if_noc_pmc_axi0_rdata,
  output [1:0] if_noc_pmc_axi0_rid,
  output [0:0] if_noc_pmc_axi0_rlast,
  output [1:0] if_noc_pmc_axi0_rresp,
  output [16:0] if_noc_pmc_axi0_ruser,
  output if_noc_pmc_axi0_rvalid,
  output if_noc_pmc_axi0_wready,
  output ps_noc_pmc_axi0_clk,
  input [63:0] if_noc_pmc_axi0_araddr,
  input [1:0] if_noc_pmc_axi0_arburst,
  input [3:0] if_noc_pmc_axi0_arcache,
  input [1:0] if_noc_pmc_axi0_arid,
  input [7:0] if_noc_pmc_axi0_arlen,
  input [0:0] if_noc_pmc_axi0_arlock,
  input [2:0] if_noc_pmc_axi0_arprot,
  input [3:0] if_noc_pmc_axi0_arqos,
  input [3:0] if_noc_pmc_axi0_arregion,
  input [2:0] if_noc_pmc_axi0_arsize,
  input [17:0] if_noc_pmc_axi0_aruser,
  input if_noc_pmc_axi0_arvalid,
  input [63:0] if_noc_pmc_axi0_awaddr,
  input [1:0] if_noc_pmc_axi0_awburst,
  input [3:0] if_noc_pmc_axi0_awcache,
  input [1:0] if_noc_pmc_axi0_awid,
  input [7:0] if_noc_pmc_axi0_awlen,
  input [0:0] if_noc_pmc_axi0_awlock,
  input [2:0] if_noc_pmc_axi0_awprot,
  input [3:0] if_noc_pmc_axi0_awqos,
  input [3:0] if_noc_pmc_axi0_awregion,
  input [2:0] if_noc_pmc_axi0_awsize,
  input [17:0] if_noc_pmc_axi0_awuser,
  input if_noc_pmc_axi0_awvalid,
  input if_noc_pmc_axi0_bready,
  input if_noc_pmc_axi0_rready,
  input [127:0] if_noc_pmc_axi0_wdata,
  input [15:0] if_noc_pmc_axi0_wid,
  input [0:0] if_noc_pmc_axi0_wlast,
  input [15:0] if_noc_pmc_axi0_wstrb,
  input [16:0] if_noc_pmc_axi0_wuser,
  input if_noc_pmc_axi0_wvalid,
//NOC_PMC ports above
  input wire  [59:0] stm_event,

//BSCAN0 ports 
  output  usr_capture0,
  output  usr_drck0,
  output  usr_reset0,
  output  usr_runtest0,
  output  usr_sel0,
  output  usr_shift0,
  output  usr_tck0,
  output  usr_tdi0,
  output  usr_tms0,
  output  usr_update0,
  input   usr_tdo0,


//BSCAN1 ports 
  output  usr_capture1,
  output  usr_drck1,
  output  usr_reset1,
  output  usr_runtest1,
  output  usr_sel1,
  output  usr_shift1,
  output  usr_tck1,
  output  usr_tdi1,
  output  usr_tms1,
  output  usr_update1,
  input   usr_tdo1,

//BSCAN2 ports 
  output  usr_capture2,
  output  usr_drck2,
  output  usr_reset2,
  output  usr_runtest2,
  output  usr_sel2,
  output  usr_shift2,
  output  usr_tck2,
  output  usr_tdi2,
  output  usr_tms2,
  output  usr_update2,
  input   usr_tdo2,

//BSCAN3 ports 
  output  usr_capture3,
  output  usr_drck3,
  output  usr_reset3,
  output  usr_runtest3,
  output  usr_sel3,
  output  usr_shift3,
  output  usr_tck3,
  output  usr_tdi3,
  output  usr_tms3,
  output  usr_update3,
  input   usr_tdo3,
  output  [63:0] pl_hsdp_egress_tdata,
  output  [7:0]  pl_hsdp_egress_tkeep,
  output         pl_hsdp_egress_tlast,
  output  [11:0] pl_hsdp_egress_tuser,
  output         pl_hsdp_egress_tvalid,
  output         pl_hsdp_ingress_tready,
  input      pl_hsdp_clk,
  input      pl_hsdp_egress_tready,
  input   [63:0]   pl_hsdp_ingress_tdata,
  input   [7:0]   pl_hsdp_ingress_tkeep,
  input      pl_hsdp_ingress_tlast,
  input      pl_hsdp_ingress_tvalid,
  output wire pl_resetn0,
  output wire pl_resetn1,
  output wire pl_resetn2,
  output wire pl_resetn3,
  input wire  [C_SPP_PSPMC_FROM_CORE_WIDTH-1:0] ps_pmc_from_core,
  output wire [C_SPP_PSPMC_TO_CORE_WIDTH-1:0] ps_pmc_to_core,
  output [127:0] dbg0,
  output [15:0]  dbg0_ext,
  output [127:0] dbg1,
  output [15:0]  dbg1_ext,
  output [127:0] dbg2,
  output [15:0]  dbg2_ext,
  output [127:0] dbg3,
  output [15:0]  dbg3_ext,
  output [127:0] dbg4,
  output [15:0]  dbg4_ext,
  input  [31:0]  dbg_sel,
//SMMU ports

  input wire      pssmmu_pl_arready,
  input wire      pssmmu_pl_awready,
  input wire      pssmmu_pl_bready,
  input wire      pssmmu_pl_rready,
  output wire   [47:0]   pssmmu_pl_araddr,
  output wire   [3:0]   pssmmu_pl_arcache,
  output wire   [7:0]   pssmmu_pl_arid,
  output wire      pssmmu_pl_arvalid,
  output wire   [47:0]   pssmmu_pl_awaddr,
  output wire   [3:0]   pssmmu_pl_awcache,
  output wire   [7:0]   pssmmu_pl_awid,
  output wire      pssmmu_pl_awvalid,
  output wire   [7:0]   pssmmu_pl_bid,
  output wire   [1:0]   pssmmu_pl_bresp,
  output wire      pssmmu_pl_bvalid,
  output wire      pssmmu_pl_rerr,
  output wire   [7:0]   pssmmu_pl_rid,
  output wire      pssmmu_pl_rns,
  output wire   [1:0]   pssmmu_pl_rresp,
  output wire      pssmmu_pl_rvalid,
  output wire      pssmmu_pl_werr,
  output wire      pssmmu_pl_wns,
  
  output wire      pl_pssmmu_arready,
  output wire      pl_pssmmu_awready,
  output wire      pl_pssmmu_comprdready,
  output wire      pl_pssmmu_compwrready,
  input wire   [48:0]   pl_pssmmu_araddr,
  input wire   [3:0]   pl_pssmmu_arcache,
  input wire   [7:0]   pl_pssmmu_arid,
  input wire      pl_pssmmu_arvalid,
  input wire   [48:0]   pl_pssmmu_awaddr,
  input wire   [3:0]   pl_pssmmu_awcache,
  input wire   [7:0]   pl_pssmmu_awid,
  input wire      pl_pssmmu_awvalid,
  input wire      pl_pssmmu_clock,
  input wire   [7:0]   pl_pssmmu_comprdid,
  input wire      pl_pssmmu_comprdval,
  input wire   [7:0]   pl_pssmmu_compwrid,
  input wire      pl_pssmmu_compwrval,
  input wire      pl_pssmmu_rns,
  input wire   [9:0]   pl_pssmmu_rsmid,
  input wire      pl_pssmmu_wns,
  input wire   [9:0]   pl_pssmmu_wsmid,
  output      mjtag_tdo,
  input      mjtag_tck,
  input      mjtag_tdi,
  input      mjtag_tms,




// CPM ports
output      cpmdpllpcie0userclk,
output      cpmdpllpcie1userclk,
output      ifextplpcie0cfghpocfgccixedrdataratechangereq,
output   [1:0]   ifextplpcie0cfghpocfgcurrentspeed,
output      ifextplpcie0cfghpocfgedrenable,
output      ifextplpcie0cfghpocfgerrcorout,
output      ifextplpcie0cfghpocfgerrfatalout,
output      ifextplpcie0cfghpocfgerrnonfatalout,
output   [7:0]   ifextplpcie0cfghpocfgextfunctionnumber,
output      ifextplpcie0cfghpocfgextreadreceived,
output   [9:0]   ifextplpcie0cfghpocfgextregisternumber,
output   [3:0]   ifextplpcie0cfghpocfgextwritebyteenable,
output   [31:0]   ifextplpcie0cfghpocfgextwritedata,
output      ifextplpcie0cfghpocfgextwritereceived,
output   [11:0]   ifextplpcie0cfghpocfgfcnpd,
output   [1:0]   ifextplpcie0cfghpocfgfcnpdscale,
output   [7:0]   ifextplpcie0cfghpocfgfcnph,
output   [1:0]   ifextplpcie0cfghpocfgfcnphscale,
output   [11:0]   ifextplpcie0cfghpocfgfcpd,
output   [1:0]   ifextplpcie0cfghpocfgfcpdscale,
output   [7:0]   ifextplpcie0cfghpocfgfcph,
output   [1:0]   ifextplpcie0cfghpocfgfcphscale,
output      ifextplpcie0cfghpocfghotresetout,
output      ifextplpcie0cfghpocfginterruptsent,
output   [1:0]   ifextplpcie0cfghpocfglinkpowerstate,
output   [4:0]   ifextplpcie0cfghpocfglocalerrorout,
output      ifextplpcie0cfghpocfglocalerrorvalid,
output   [5:0]   ifextplpcie0cfghpocfgltssmstate,
output   [31:0]   ifextplpcie0cfghpocfgmgmtreaddata,
output      ifextplpcie0cfghpocfgmgmtreadwritedone,
output   [2:0]   ifextplpcie0cfghpocfgnegotiatedwidth,
output   [3:0]   ifextplpcie0cfghpocfgpasidenable,
output   [3:0]   ifextplpcie0cfghpocfgpasidexecpermissionenable,
output   [3:0]   ifextplpcie0cfghpocfgpasidprivilmodeenable,
output      ifextplpcie0cfghpocfgphylinkdown,
output   [1:0]   ifextplpcie0cfghpocfgphylinkstatus,
output      ifextplpcie0cfghpocfgplstatuschange,
output      ifextplpcie0cfghpocfgpowerstatechangeinterrupt,
output   [1:0]   ifextplpcie0cfghpocfgrxpmstate,
output   [1:0]   ifextplpcie0cfghpocfgtxpmstate,
output   [3:0]   ifextplpcie0cfglpocfg10btagrequesterenable,
output   [3:0]   ifextplpcie0cfglpocfgatomicrequesterenable,
output      ifextplpcie0cfglpocfgexttagenable,
output   [11:0]   ifextplpcie0cfglpocfgfccpld,
output   [1:0]   ifextplpcie0cfglpocfgfccpldscale,
output   [7:0]   ifextplpcie0cfglpocfgfccplh,
output   [1:0]   ifextplpcie0cfglpocfgfccplhscale,
output   [3:0]   ifextplpcie0cfglpocfgflrinprocess,
output   [11:0]   ifextplpcie0cfglpocfgfunctionpowerstate,
output   [15:0]   ifextplpcie0cfglpocfgfunctionstatus,
output   [31:0]   ifextplpcie0cfglpocfginterruptmsidata,
output   [3:0]   ifextplpcie0cfglpocfginterruptmsienable,
output      ifextplpcie0cfglpocfginterruptmsifail,
output      ifextplpcie0cfglpocfginterruptmsimaskupdate,
output   [11:0]   ifextplpcie0cfglpocfginterruptmsimmenable,
output      ifextplpcie0cfglpocfginterruptmsisent,
output   [3:0]   ifextplpcie0cfglpocfginterruptmsixenable,
output   [3:0]   ifextplpcie0cfglpocfginterruptmsixmask,
output      ifextplpcie0cfglpocfginterruptmsixvecpendingstatus,
output   [1:0]   ifextplpcie0cfglpocfgmaxpayload,
output   [2:0]   ifextplpcie0cfglpocfgmaxreadreq,
output      ifextplpcie0cfglpocfgmsgreceived,
output   [7:0]   ifextplpcie0cfglpocfgmsgreceiveddata,
output   [4:0]   ifextplpcie0cfglpocfgmsgreceivedtype,
output      ifextplpcie0cfglpocfgmsgtransmitdone,
output   [3:0]   ifextplpcie0cfglpocfgrcbstatus,
output   [3:0]   ifextplpcie0cfglpocfgtphrequesterenable,
output   [11:0]   ifextplpcie0cfglpocfgtphstmode,
output      ifextplpcie0cfglpocfgvc1enable,
output      ifextplpcie0cfglpocfgvc1negotiationpending,
output      ifcpmplisrcorrevent,
output      ifcpmplisrmiscevent,
output      ifcpmplisruncorrevent,
output      ifcpmpciea1cfglpocfgmsgtransmitdone,

output reg  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie0plrcaxisaxisrctdata,
output reg  [15:0]   ifpcie0plrcaxisaxisrctkeep,
output reg  [136:0]   ifpcie0plrcaxisaxisrctuser,
output reg           ifpcie0plrcaxisaxisrctlast,
output reg           ifpcie0plrcaxisaxisrctvalid,
input             ifpcie0plrcaxisaxisrctready,
input             ifpcie0plrcaxisaxisrccredit,


output reg   [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie0plcqaxisaxiscqtdata,
output reg  [15:0]   ifpcie0plcqaxisaxiscqtkeep,
output reg  [80:0]   ifpcie0plcqaxisaxiscqtuser,
output reg           ifpcie0plcqaxisaxiscqtlast,
output reg           ifpcie0plcqaxisaxiscqtvalid,
input             ifpcie0plcqaxisaxiscqtready,
input             ifpcie0plcqaxisaxiscqcredit,

output reg  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie1plrcaxisaxisrctdata,
output reg  [15:0]   ifpcie1plrcaxisaxisrctkeep,
output reg  [136:0]   ifpcie1plrcaxisaxisrctuser,
output reg           ifpcie1plrcaxisaxisrctlast,
output reg           ifpcie1plrcaxisaxisrctvalid,
input             ifpcie1plrcaxisaxisrctready,
input             ifpcie1plrcaxisaxisrccredit,

output reg  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie1plcqaxisaxiscqtdata,
output reg  [15:0]   ifpcie1plcqaxisaxiscqtkeep,
output reg  [80:0]   ifpcie1plcqaxisaxiscqtuser,
output reg           ifpcie1plcqaxisaxiscqtlast,
output reg           ifpcie1plcqaxisaxiscqtvalid,
input             ifpcie1plcqaxisaxiscqtready,
input             ifpcie1plcqaxisaxiscqcredit,

input   [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie0plaxisc2htdata,  
input   [15:0]   ifpcie0plaxisc2htkeep,
input   [136:0]   ifpcie0plaxisc2htuser,  
input            ifpcie0plaxisc2htlast,
input            ifpcie0plaxisc2htvalid,
output reg            ifpcie0plaxisc2htready,

output reg  [511:0]   ifpcie0plaxish2ctdata,
output reg  [15:0]   ifpcie0plaxish2ctkeep,
output reg  [80:0]   ifpcie0plaxish2ctuser,
output reg           ifpcie0plaxish2ctlast,
output reg           ifpcie0plaxish2ctvalid,
input             ifpcie0plaxish2ctready,

output      ifextplpcie1cfghpocfgccixedrdataratechangereq,
output   [1:0]   ifextplpcie1cfghpocfgcurrentspeed,
output      ifextplpcie1cfghpocfgedrenable,
output      ifextplpcie1cfghpocfgerrcorout,
output      ifextplpcie1cfghpocfgerrfatalout,
output      ifextplpcie1cfghpocfgerrnonfatalout,
output   [7:0]   ifextplpcie1cfghpocfgextfunctionnumber,
output      ifextplpcie1cfghpocfgextreadreceived,
output   [9:0]   ifextplpcie1cfghpocfgextregisternumber,
output   [3:0]   ifextplpcie1cfghpocfgextwritebyteenable,
output   [31:0]   ifextplpcie1cfghpocfgextwritedata,
output      ifextplpcie1cfghpocfgextwritereceived,
output   [11:0]   ifextplpcie1cfghpocfgfcnpd,
output   [1:0]   ifextplpcie1cfghpocfgfcnpdscale,
output   [7:0]   ifextplpcie1cfghpocfgfcnph,
output   [1:0]   ifextplpcie1cfghpocfgfcnphscale,
output   [11:0]   ifextplpcie1cfghpocfgfcpd,
output   [1:0]   ifextplpcie1cfghpocfgfcpdscale,
output   [7:0]   ifextplpcie1cfghpocfgfcph,
output   [1:0]   ifextplpcie1cfghpocfgfcphscale,
output      ifextplpcie1cfghpocfghotresetout,
output      ifextplpcie1cfghpocfginterruptsent,
output   [1:0]   ifextplpcie1cfghpocfglinkpowerstate,
output   [4:0]   ifextplpcie1cfghpocfglocalerrorout,
output      ifextplpcie1cfghpocfglocalerrorvalid,
output   [5:0]   ifextplpcie1cfghpocfgltssmstate,
output   [31:0]   ifextplpcie1cfghpocfgmgmtreaddata,
output      ifextplpcie1cfghpocfgmgmtreadwritedone,
output   [2:0]   ifextplpcie1cfghpocfgnegotiatedwidth,
output   [3:0]   ifextplpcie1cfghpocfgpasidenable,
output   [3:0]   ifextplpcie1cfghpocfgpasidexecpermissionenable,
output   [3:0]   ifextplpcie1cfghpocfgpasidprivilmodeenable,
output      ifextplpcie1cfghpocfgphylinkdown,
output   [1:0]   ifextplpcie1cfghpocfgphylinkstatus,
output      ifextplpcie1cfghpocfgplstatuschange,
output      ifextplpcie1cfghpocfgpowerstatechangeinterrupt,
output   [1:0]   ifextplpcie1cfghpocfgrxpmstate,
output   [1:0]   ifextplpcie1cfghpocfgtxpmstate,

output   [3:0]   ifpcie0plccaxisaxiscctready,
output   [3:0]   ifpcie0plrqaxisaxisrqtready,
output   [3:0]   ifpcie1plccaxisaxiscctready,
output   [3:0]   ifpcie1plrqaxisaxisrqtready,
output   [50:0]   ifplcpmp0chicrspflit,
output      ifplcpmp0chicrspflitpend,
output      ifplcpmp0chicrspflitv,
output      ifplcpmp0chimlinkactiveack,
output   [704:0]   ifplcpmp0chirdatflit,
output      ifplcpmp0chirdatflitpend,
output      ifplcpmp0chirdatflitv,
output      ifplcpmp0chireqlcrdv,
output      ifplcpmp0chislinkactivereq,
output   [87:0]   ifplcpmp0chisnpflit,
output      ifplcpmp0chisnpflitpend,
output      ifplcpmp0chisnpflitv,
output      ifplcpmp0chisrsplcrdv,
output      ifplcpmp0chissactive,
output      ifplcpmp0chisyscoack,
output      ifplcpmp0chiwdatlcrdv,
output   [50:0]   ifplcpmp1chicrspflit,
output      ifplcpmp1chicrspflitpend,
output      ifplcpmp1chicrspflitv,
output      ifplcpmp1chimlinkactiveack,
output   [704:0]   ifplcpmp1chirdatflit,
output      ifplcpmp1chirdatflitpend,
output      ifplcpmp1chirdatflitv,
output      ifplcpmp1chireqlcrdv,
output      ifplcpmp1chislinkactivereq,
output   [87:0]   ifplcpmp1chisnpflit,
output      ifplcpmp1chisnpflitpend,
output      ifplcpmp1chisnpflitv,
output      ifplcpmp1chisrsplcrdv,
output      ifplcpmp1chissactive,
output      ifplcpmp1chisyscoack,
output      ifplcpmp1chiwdatlcrdv,
output   [5:0]   ifplextpcie0axipciecqnpreqcount,
output   [5:0]   ifplextpcie0axipcierqseqnum0,
output   [5:0]   ifplextpcie0axipcierqseqnum1,
output      ifplextpcie0axipcierqseqnumvld0,
output      ifplextpcie0axipcierqseqnumvld1,
output   [9:0]   ifplextpcie0axipcierqtag0,
output   [9:0]   ifplextpcie0axipcierqtag1,
output   [3:0]   ifplextpcie0axipcierqtagav,
output      ifplextpcie0axipcierqtagvld0,
output      ifplextpcie0axipcierqtagvld1,
output   [3:0]   ifplextpcie0axipcietfcnpdav,
output   [3:0]   ifplextpcie0axipcietfcnphav,
output   [5:0]   ifplextpcie1axipciecqnpreqcount,
output   [5:0]   ifplextpcie1axipcierqseqnum0,
output   [5:0]   ifplextpcie1axipcierqseqnum1,
output      ifplextpcie1axipcierqseqnumvld0,
output      ifplextpcie1axipcierqseqnumvld1,
output   [9:0]   ifplextpcie1axipcierqtag0,
output   [9:0]   ifplextpcie1axipcierqtag1,
output   [3:0]   ifplextpcie1axipcierqtagav,
output      ifplextpcie1axipcierqtagvld0,
output      ifplextpcie1axipcierqtagvld1,
output   [3:0]   ifplextpcie1axipcietfcnpdav,
output   [3:0]   ifplextpcie1axipcietfcnphav,
input      ifcpmpciea0cfghpicfgccixedrdataratechangeack,
input      ifcpmpciea0cfghpicfgerrcorin,
input      ifcpmpciea0cfghpicfgerruncorin,
input   [31:0]   ifcpmpciea0cfghpicfgextreaddata,
input      ifcpmpciea0cfghpicfgextreaddatavalid,
input   [2:0]   ifcpmpciea0cfghpicfgfcsel,
input      ifcpmpciea0cfghpicfgfcvcsel,
input   [3:0]   ifcpmpciea0cfghpicfgflrdone,
input      ifcpmpciea0cfghpicfghotresetin,
input   [3:0]   ifcpmpciea0cfghpicfginterruptint,
input   [2:0]   ifcpmpciea0cfghpicfginterruptmsiattr,
input   [7:0]   ifcpmpciea0cfghpicfginterruptmsifunctionnumber,
input   [31:0]   ifcpmpciea0cfghpicfginterruptmsiint,
input   [31:0]   ifcpmpciea0cfghpicfginterruptmsipendingstatus,
input      ifcpmpciea0cfghpicfginterruptmsipendingstatusdataenable,
input   [1:0]   ifcpmpciea0cfghpicfginterruptmsipendingstatusfunctionnum,
input   [1:0]   ifcpmpciea0cfghpicfginterruptmsiselect,
input      ifcpmpciea0cfghpicfginterruptmsitphpresent,
input   [7:0]   ifcpmpciea0cfghpicfginterruptmsitphsttag,
input   [1:0]   ifcpmpciea0cfghpicfginterruptmsitphtype,
input   [63:0]   ifcpmpciea0cfghpicfginterruptmsixaddress,
input   [31:0]   ifcpmpciea0cfghpicfginterruptmsixdata,
input      ifcpmpciea0cfghpicfginterruptmsixint,
input   [1:0]   ifcpmpciea0cfghpicfginterruptmsixvecpending,
input   [3:0]   ifcpmpciea0cfghpicfginterruptpending,
input   [9:0]   ifcpmpciea0cfghpicfgmgmtaddr,
input   [3:0]   ifcpmpciea0cfghpicfgmgmtbyteenable,
input      ifcpmpciea0cfghpicfgmgmtdebugaccess,
input   [7:0]   ifcpmpciea0cfghpicfgmgmtfunctionnumber,
input      ifcpmpciea0cfghpicfgmgmtread,
input      ifcpmpciea0cfghpicfgmgmtwrite,
input   [31:0]   ifcpmpciea0cfghpicfgmgmtwritedata,
input      ifcpmpciea0cfghpicfgmsgtransmit,
input   [31:0]   ifcpmpciea0cfghpicfgmsgtransmitdata,
input   [2:0]   ifcpmpciea0cfghpicfgmsgtransmittype,
input      ifcpmpciea0cfghpicfgpowerstatechangeack,
input      ifcpmpciea0cfghpicfgvfflrdone,
input   [7:0]   ifcpmpciea0cfghpicfgvfflrfuncnum,
input      ifcpmpciea1cfghpicfgccixedrdataratechangeack,
input      ifcpmpciea1cfghpicfgerrcorin,
input      ifcpmpciea1cfghpicfgerruncorin,
input   [31:0]   ifcpmpciea1cfghpicfgextreaddata,
input      ifcpmpciea1cfghpicfgextreaddatavalid,
input   [2:0]   ifcpmpciea1cfghpicfgfcsel,
input      ifcpmpciea1cfghpicfgfcvcsel,
input   [3:0]   ifcpmpciea1cfghpicfgflrdone,
input      ifcpmpciea1cfghpicfghotresetin,
input   [3:0]   ifcpmpciea1cfghpicfginterruptint,
input   [2:0]   ifcpmpciea1cfghpicfginterruptmsiattr,
input   [7:0]   ifcpmpciea1cfghpicfginterruptmsifunctionnumber,
input   [31:0]   ifcpmpciea1cfghpicfginterruptmsiint,
input   [31:0]   ifcpmpciea1cfghpicfginterruptmsipendingstatus,
input      ifcpmpciea1cfghpicfginterruptmsipendingstatusdataenable,
input   [1:0]   ifcpmpciea1cfghpicfginterruptmsipendingstatusfunctionnum,
input   [1:0]   ifcpmpciea1cfghpicfginterruptmsiselect,
input      ifcpmpciea1cfghpicfginterruptmsitphpresent,
input   [7:0]   ifcpmpciea1cfghpicfginterruptmsitphsttag,
input   [1:0]   ifcpmpciea1cfghpicfginterruptmsitphtype,
input   [63:0]   ifcpmpciea1cfghpicfginterruptmsixaddress,
input   [31:0]   ifcpmpciea1cfghpicfginterruptmsixdata,
input      ifcpmpciea1cfghpicfginterruptmsixint,
input   [1:0]   ifcpmpciea1cfghpicfginterruptmsixvecpending,
input   [3:0]   ifcpmpciea1cfghpicfginterruptpending,
input   [9:0]   ifcpmpciea1cfghpicfgmgmtaddr,
input   [3:0]   ifcpmpciea1cfghpicfgmgmtbyteenable,
input      ifcpmpciea1cfghpicfgmgmtdebugaccess,
input   [7:0]   ifcpmpciea1cfghpicfgmgmtfunctionnumber,
input      ifcpmpciea1cfghpicfgmgmtread,
input      ifcpmpciea1cfghpicfgmgmtwrite,
input   [31:0]   ifcpmpciea1cfghpicfgmgmtwritedata,
input      ifcpmpciea1cfghpicfgmsgtransmit,
input   [31:0]   ifcpmpciea1cfghpicfgmsgtransmitdata,
input   [2:0]   ifcpmpciea1cfghpicfgmsgtransmittype,
input      ifcpmpciea1cfghpicfgpowerstatechangeack,
input      ifcpmpciea1cfghpicfgvfflrdone,
input   [7:0]   ifcpmpciea1cfghpicfgvfflrfuncnum,

input   [511:0]   ifpcie0plccaxisaxiscctdata,
input   [15:0]   ifpcie0plccaxisaxiscctkeep,
input      ifpcie0plccaxisaxiscctlast,
input   [80:0]   ifpcie0plccaxisaxiscctuser,
input      ifpcie0plccaxisaxiscctvalid,
input   [511:0]   ifpcie0plrqaxisaxisrqtdata,
input   [15:0]   ifpcie0plrqaxisaxisrqtkeep,
input      ifpcie0plrqaxisaxisrqtlast,
input   [136:0]   ifpcie0plrqaxisaxisrqtuser,
input      ifpcie0plrqaxisaxisrqtvalid,
input   [511:0]   ifpcie1plccaxisaxiscctdata,
input   [15:0]   ifpcie1plccaxisaxiscctkeep,
input      ifpcie1plccaxisaxiscctlast,
input   [80:0]   ifpcie1plccaxisaxiscctuser,
input      ifpcie1plccaxisaxiscctvalid,
input   [511:0]   ifpcie1plrqaxisaxisrqtdata,
input   [15:0]   ifpcie1plrqaxisaxisrqtkeep,
input      ifpcie1plrqaxisaxisrqtlast,
input   [136:0]   ifpcie1plrqaxisaxisrqtuser,
input      ifpcie1plrqaxisaxisrqtvalid,
input      ifplcpmp0chicrsplcrdv,
input      ifplcpmp0chimlinkactivereq,
input      ifplcpmp0chimsactive,
input      ifplcpmp0chirdatlcrdv,
input   [120:0]   ifplcpmp0chireqflit,
input      ifplcpmp0chireqflitpend,
input      ifplcpmp0chireqflitv,
input      ifplcpmp0chislinkactiveack,
input      ifplcpmp0chisnplcrdv,
input   [50:0]   ifplcpmp0chisrspflit,
input      ifplcpmp0chisrspflitpend,
input      ifplcpmp0chisrspflitv,
input      ifplcpmp0chisyscoreq,
input   [704:0]   ifplcpmp0chiwdatflit,
input      ifplcpmp0chiwdatflitpend,
input      ifplcpmp0chiwdatflitv,
input      ifplcpmp1chicrsplcrdv,
input      ifplcpmp1chimlinkactivereq,
input      ifplcpmp1chimsactive,
input      ifplcpmp1chirdatlcrdv,
input   [120:0]   ifplcpmp1chireqflit,
input      ifplcpmp1chireqflitpend,
input      ifplcpmp1chireqflitv,
input      ifplcpmp1chislinkactiveack,
input      ifplcpmp1chisnplcrdv,
input   [50:0]   ifplcpmp1chisrspflit,
input      ifplcpmp1chisrspflitpend,
input      ifplcpmp1chisrspflitv,
input      ifplcpmp1chisyscoreq,
input   [704:0]   ifplcpmp1chiwdatflit,
input      ifplcpmp1chiwdatflitpend,
input      ifplcpmp1chiwdatflitv,
input   [1:0]   ifplextpcie0axipciecompldelivered,
input   [7:0]   ifplextpcie0axipciecompldeliveredtag0,
input   [7:0]   ifplextpcie0axipciecompldeliveredtag1,
input   [1:0]   ifplextpcie0axipciecqnpreq,
input      ifplextpcie0axipciecqnpusercreditrcvd,
input      ifplextpcie0axipciecqpipelineempty,
input      ifplextpcie0axipciepostedreqdelivered,
input      ifplextpcie0axitlrxcomplcreditreleased,
input   [1:0]   ifplextpcie0axitlrxcomplheadercreditreleasedvalue,
input   [6:0]   ifplextpcie0axitlrxcomplpayloadcreditreleasedvalue,
input      ifplextpcie0axitlrxnonpostedcreditreleased,
input   [1:0]   ifplextpcie0axitlrxnonpostedpayloadcreditreleasedvalue,
input      ifplextpcie0axitlrxpostedcreditreleased,
input   [6:0]   ifplextpcie0axitlrxpostedpayloadcreditreleasedvalue,
input   [1:0]   ifplextpcie1axipciecompldelivered,
input   [7:0]   ifplextpcie1axipciecompldeliveredtag0,
input   [7:0]   ifplextpcie1axipciecompldeliveredtag1,
input   [1:0]   ifplextpcie1axipciecqnpreq,
input      ifplextpcie1axipciecqnpusercreditrcvd,
input      ifplextpcie1axipciecqpipelineempty,
input      ifplextpcie1axipciepostedreqdelivered,
input      ifplextpcie1axitlrxcomplcreditreleased,
input   [1:0]   ifplextpcie1axitlrxcomplheadercreditreleasedvalue,
input   [6:0]   ifplextpcie1axitlrxcomplpayloadcreditreleasedvalue,
input      ifplextpcie1axitlrxnonpostedcreditreleased,
input   [1:0]   ifplextpcie1axitlrxnonpostedpayloadcreditreleasedvalue,
input      ifplextpcie1axitlrxpostedcreditreleased,
input   [6:0]   ifplextpcie1axitlrxpostedpayloadcreditreleasedvalue,
input      plchi0clk,
input      plchi1clk,
input      plcpmirq0,
input      plcpmirq1,
input      plrefclk,

// XPIPE Quad0 ports

output  altclk_m,
input [31:0] apb3prdata_m,
input  apb3pready_m,
input  apb3pslverr_m,
output [15:0] apb3paddr_m,
output  apb3clk_m,
output axisclk_m,
output  apb3penable_m,
output  apb3presetn_m,
output  apb3psel_m,
output [31:0] apb3pwdata_m,
output  apb3pwrite_m,
output  bgbypassb_m,
output  bgmonitorenb_m,
output  bgpdb_m,
output  bgrcalovrdenb_m,
output [4:0] bgrcalovrd_m,
output  scanclkb_m,
output  scancntrlin_m,
output  scanenb_m,
output [3:0] scanin_m,
output  scanrstb_m,
output  xpscanclk_m,
output  xpscanenb_m,
output [15:0] xpscanin_m,
output  xpscanmodeb_m,
output  xpscanrstb_m,
output  cssdrstb_m,
output  cssdstopclk_m,
output  edtupdateb_m,

input  ch0_rxoutclk_m,
input  ch0_txoutclk_m,
input  ch0_bufgtce_m,
input [3:0] ch0_bufgtcemask_m,
input [11:0] ch0_bufgtdiv_m,
input  ch0_bufgtrst_m,
input [3:0] ch0_bufgtrstmask_m,
input  cssdstopclkdone_m,
input  ch0_cssdstopclkdone_m,
input [31:0] ch0_dmonitorout_m,
input  ch0_eyescandataerror_m,
input  ch0_iloresetdone_m,
input [15:0] ch0_pcsrsvdout_m,
input [15:0] ch0_pinrsvdas_m,
input  ch0_phyready_m,
input  ch0_phystatus_m,
input  ch0_resetexception_m,
input [7:0] ch0_rx10gstat_m,
input [2:0] ch0_rxbufstatus_m,
input  ch0_rxbyteisaligned_m,
input  ch0_rxbyterealign_m,
input  ch0_rxcdrlock_m,
input  ch0_rxcdrphdone_m,
input  ch0_rxchanbondseq_m,
input  ch0_rxchanisaligned_m,
input  ch0_rxchanrealign_m,
input [4:0] ch0_rxchbondo_m,
input [1:0] ch0_rxclkcorcnt_m,
input  ch0_rxcominitdet_m,
input  ch0_rxcommadet_m,
input  ch0_rxcomsasdet_m,
input  ch0_rxcomwakedet_m,
input [15:0] ch0_rxctrl0_m,
input [15:0] ch0_rxctrl1_m,
input [7:0] ch0_rxctrl2_m,
input [7:0] ch0_rxctrl3_m,
input [127:0] ch0_rxdata_m,
input [7:0] ch0_rxdataextendrsvd_m,
input [1:0] ch0_rxdatavalid_m,
input  ch0_rxdccdone_m,
input  ch0_rxdlyalignerr_m,
input  ch0_rxdlyalignprog_m,
input  ch0_rxelecidle_m,
input  ch0_rxfinealigndone_m,
input [5:0] ch0_rxheader_m,
input [1:0] ch0_rxheadervalid_m,
input  ch0_rxosintdone_m,
input  ch0_rxosintstarted_m,
input  ch0_rxosintstrobedone_m,
input  ch0_rxosintstrobestarted_m,
input  ch0_rxphaligndone_m,
input  ch0_rxphalignerr_m,
input  ch0_rxphdlyresetdone_m,
input  ch0_rxphsetinitdone_m,
input  ch0_rxphshift180done_m,
input  ch0_rxpmaresetdone_m,
input  ch0_rxprbserr_m,
input  ch0_rxprbslocked_m,
input  ch0_rxresetdone_m,
input  ch0_rxsliderdy_m,
input [1:0] ch0_rxstartofseq_m,
input [2:0] ch0_rxstatus_m,
input  ch0_rxsyncdone_m,
input  ch0_rxvalid_m,
input  scancntrlout_m,
input  ch0_scancntrlout_m,
input [3:0] xpscanout_m,
input [3:0] q1_xpscanout_m,
input [3:0] q2_xpscanout_m,
input [3:0] q3_xpscanout_m,
input [3:0] scanout_m,
input [3:0] q1_scanout_m,
input [3:0] q2_scanout_m,
input [3:0] q3_scanout_m,
input [3:0] ch0_scanout_m,
input  ch0_tx10gstat_m,
input [1:0] ch0_txbufstatus_m,
input  ch0_txcomfinish_m,
input  ch0_txdccdone_m,
input  ch0_txdlyalignerr_m,
input  ch0_txdlyalignprog_m,
input  ch0_txphaligndone_m,
input  ch0_txphalignerr_m,
input  ch0_txphalignoutrsvd_m,
input  ch0_txphdlyresetdone_m,
input  ch0_txphshift180done_m,
input  ch0_txpmaresetdone_m,
input  ch0_txresetdone_m,
input  ch0_txsyncdone_m,
output  ch0_cdrbmcdrreq_m,
output  ch0_cdrfreqos_m,
output  ch0_cdrincpctrl_m,
output  ch0_cdrstepdir_m,
output  ch0_cdrstepsq_m,
output  ch0_cdrstepsx_m,
output  ch0_clkrsvd0_m,
output  ch0_clkrsvd1_m,
output  ch0_cssdrstb_m,
output  ch0_cssdstopclk_m,
output  ch0_edtupdateb_m,
output  ch0_dmonfiforeset_m,
output  ch0_dmonitorclk_m,
output  ch0_eyescanreset_m,
output  ch0_eyescantrigger_m,
output [15:0] ch0_gtrsvd_m,
output  ch0_gtrxreset_m,
output  ch0_gttxreset_m,
output  ch0_hsdppcsreset_m,
output  ch0_iloreset_m,
output  ch0_iloresetmask_m,
output [2:0] ch0_loopback_m,
output  ch0_pcierstb_m,
output [15:0] ch0_pcsrsvdin_m,
output  ch0_phyesmadaptsave_m,
output  ch0_rxcdrhold_m,
output  ch0_rxcdrovrden_m,
output  ch0_rxcdrreset_m,
output [4:0] ch0_rxchbondi_m,
output  ch0_rxdapicodeovrden_m,
output  ch0_rxdapicodereset_m,
output  ch0_rxdlyalignreq_m,
output  ch0_rxeqtraining_m,
output  ch0_rxgearboxslip_m,
output  ch0_rxlatclk_m,
output  ch0_rxlpmen_m,
output  ch0_rxmldchaindone_m,
output  ch0_rxmldchainreq_m,
output  ch0_rxmlfinealignreq_m,
output  ch0_rxoobreset_m,
output [4:0] ch0_rxpcsresetmask_m,
output [1:0] ch0_rxpd_m,
output  ch0_rxphalignreq_m,
output [1:0] ch0_rxphalignresetmask_m,
output  ch0_rxphdlypd_m,
output  ch0_rxphdlyreset_m,
output  ch0_rxphsetinitreq_m,
output  ch0_rxphshift180_m,
output [6:0] ch0_rxpmaresetmask_m,
output  ch0_rxpolarity_m,
output  ch0_rxprbscntreset_m,
output [3:0] ch0_rxprbssel_m,
output  ch0_rxprogdivreset_m,
output [7:0] ch0_rxrate_m,
output [1:0] ch0_rxresetmode_m,
output  ch0_rxslide_m,
output  ch0_rxsyncallin_m,
output  ch0_rxtermination_m,
output  ch0_rxuserrdy_m,
output  ch0_rxusrclk_m,
output [19:0] ch0_tstin_m,
output  ch0_txcominit_m,
input ch0_txphsetinitdone_m,
input ch1_txphsetinitdone_m,
input ch2_txphsetinitdone_m,
input ch3_txphsetinitdone_m,
input ch4_txphsetinitdone_m,
input ch5_txphsetinitdone_m,
input ch6_txphsetinitdone_m,
input ch7_txphsetinitdone_m,
input ch8_txphsetinitdone_m,
input ch9_txphsetinitdone_m,
input ch10_txphsetinitdone_m,
input ch11_txphsetinitdone_m,
input ch12_txphsetinitdone_m,
input ch13_txphsetinitdone_m,
input ch14_txphsetinitdone_m,
input ch15_txphsetinitdone_m,

output ch0_cfokovrdfinish_m,
output ch1_cfokovrdfinish_m,
output ch2_cfokovrdfinish_m,
output ch3_cfokovrdfinish_m,
output ch4_cfokovrdfinish_m,
output ch5_cfokovrdfinish_m,
output ch6_cfokovrdfinish_m,
output ch7_cfokovrdfinish_m,
output ch8_cfokovrdfinish_m,
output ch9_cfokovrdfinish_m,
output ch10_cfokovrdfinish_m,
output ch11_cfokovrdfinish_m,
output ch12_cfokovrdfinish_m,
output ch13_cfokovrdfinish_m,
output ch14_cfokovrdfinish_m,
output ch15_cfokovrdfinish_m,

output ch0_cfokovrdstart_m,
output ch1_cfokovrdstart_m,
output ch2_cfokovrdstart_m,
output ch3_cfokovrdstart_m,
output ch4_cfokovrdstart_m,
output ch5_cfokovrdstart_m,
output ch6_cfokovrdstart_m,
output ch7_cfokovrdstart_m,
output ch8_cfokovrdstart_m,
output ch9_cfokovrdstart_m,
output ch10_cfokovrdstart_m,
output ch11_cfokovrdstart_m,
output ch12_cfokovrdstart_m,
output ch13_cfokovrdstart_m,
output ch14_cfokovrdstart_m,
output ch15_cfokovrdstart_m,

output ch0_cfokovrdpulse_m,
output ch1_cfokovrdpulse_m,
output ch2_cfokovrdpulse_m,
output ch3_cfokovrdpulse_m,
output ch4_cfokovrdpulse_m,
output ch5_cfokovrdpulse_m,
output ch6_cfokovrdpulse_m,
output ch7_cfokovrdpulse_m,
output ch8_cfokovrdpulse_m,
output ch9_cfokovrdpulse_m,
output ch10_cfokovrdpulse_m,
output ch11_cfokovrdpulse_m,
output ch12_cfokovrdpulse_m,
output ch13_cfokovrdpulse_m,
output ch14_cfokovrdpulse_m,
output ch15_cfokovrdpulse_m,

input ch0_cfokovrdrdy0_m,
input ch1_cfokovrdrdy0_m,
input ch2_cfokovrdrdy0_m,
input ch3_cfokovrdrdy0_m,
input ch4_cfokovrdrdy0_m,
input ch5_cfokovrdrdy0_m,
input ch6_cfokovrdrdy0_m,
input ch7_cfokovrdrdy0_m,
input ch8_cfokovrdrdy0_m,
input ch9_cfokovrdrdy0_m,
input ch10_cfokovrdrdy0_m,
input ch11_cfokovrdrdy0_m,
input ch12_cfokovrdrdy0_m,
input ch13_cfokovrdrdy0_m,
input ch14_cfokovrdrdy0_m,
input ch15_cfokovrdrdy0_m,

input ch0_cfokovrdrdy1_m,
input ch1_cfokovrdrdy1_m,
input ch2_cfokovrdrdy1_m,
input ch3_cfokovrdrdy1_m,
input ch4_cfokovrdrdy1_m,
input ch5_cfokovrdrdy1_m,
input ch6_cfokovrdrdy1_m,
input ch7_cfokovrdrdy1_m,
input ch8_cfokovrdrdy1_m,
input ch9_cfokovrdrdy1_m,
input ch10_cfokovrdrdy1_m,
input ch11_cfokovrdrdy1_m,
input ch12_cfokovrdrdy1_m,
input ch13_cfokovrdrdy1_m,
input ch14_cfokovrdrdy1_m,
input ch15_cfokovrdrdy1_m,
output  ch0_txcomsas_m,
output  ch0_txcomwake_m,
output [15:0] ch0_txctrl0_m,
output [15:0] ch0_txctrl1_m,
output [7:0] ch0_txctrl2_m,
output  ch0_txdapicodeovrden_m,
output  ch0_txdapicodereset_m,
output [127:0] ch0_txdata_m,
output [7:0] ch0_txdataextendrsvd_m,
output [1:0] ch0_txdeemph_m,
output  ch0_txdetectrx_m,
output [4:0] ch0_txdiffctrl_m,
output  ch0_txdlyalignreq_m,
output  ch0_txelecidle_m,
output [5:0] ch0_txheader_m,
output  ch0_txinhibit_m,
output  ch0_txlatclk_m,
output [6:0] ch0_txmaincursor_m,
output [2:0] ch0_txmargin_m,
output  ch0_txmldchaindone_m,
output  ch0_txmldchainreq_m,
output  ch0_txoneszeros_m,
output  ch0_txpausedelayalign_m,
output  ch0_txpcsresetmask_m,
output [1:0] ch0_txpd_m,
output  ch0_txphalignreq_m,
output [1:0] ch0_txphalignresetmask_m,
output  ch0_txphdlypd_m,
output  ch0_txphdlyreset_m,
output  ch0_txphdlytstclk_m,
output  ch0_txphsetinitreq_m,
output  ch0_txphshift180_m,
output  ch0_txpicodeovrden_m,
output  ch0_txpicodereset_m,
output  ch0_txpippmen_m,
output [4:0] ch0_txpippmstepsize_m,
output  ch0_txpisopd_m,
output [2:0] ch0_txpmaresetmask_m,
output  ch0_txpolarity_m,
output [4:0] ch0_txpostcursor_m,
output  ch0_txprbsforceerr_m,
output [3:0] ch0_txprbssel_m,
output [4:0] ch0_txprecursor_m,
output  ch0_txprogdivreset_m,
output [7:0] ch0_txrate_m,
output [1:0] ch0_txresetmode_m,
output [6:0] ch0_txsequence_m,
output  ch0_txswing_m,
output  ch0_txsyncallin_m,
output  ch0_txuserrdy_m,
output  ch0_txusrclk_m,
output  ch0_scanclkb_m,
output  ch0_scancntrlin_m,
output  ch0_scanenb_m,
output [3:0] ch0_scanin_m,
output  ch0_scanrstb_m,

input  ch1_bufgtce_m,
input [3:0] ch1_bufgtcemask_m,
input [11:0] ch1_bufgtdiv_m,
input  ch1_bufgtrst_m,
input [3:0] ch1_bufgtrstmask_m,
input  ch1_cssdstopclkdone_m,
input [31:0] ch1_dmonitorout_m,
input  ch1_eyescandataerror_m,
input  ch1_iloresetdone_m,
input [15:0] ch1_pcsrsvdout_m,
input [15:0] ch1_pinrsvdas_m,
input  ch1_phyready_m,
input  ch1_phystatus_m,
input  ch1_resetexception_m,
input [7:0] ch1_rx10gstat_m,
input [2:0] ch1_rxbufstatus_m,
input  ch1_rxbyteisaligned_m,
input  ch1_rxbyterealign_m,
input  ch1_rxcdrlock_m,
input  ch1_rxcdrphdone_m,
input  ch1_rxchanbondseq_m,
input  ch1_rxchanisaligned_m,
input  ch1_rxchanrealign_m,
input [4:0] ch1_rxchbondo_m,
input [1:0] ch1_rxclkcorcnt_m,
input  ch1_rxcominitdet_m,
input  ch1_rxcommadet_m,
input  ch1_rxcomsasdet_m,
input  ch1_rxcomwakedet_m,
input [15:0] ch1_rxctrl0_m,
input [15:0] ch1_rxctrl1_m,
input [7:0] ch1_rxctrl2_m,
input [7:0] ch1_rxctrl3_m,
input [127:0] ch1_rxdata_m,
input [7:0] ch1_rxdataextendrsvd_m,
input [1:0] ch1_rxdatavalid_m,
input  ch1_rxdccdone_m,
input  ch1_rxdlyalignerr_m,
input  ch1_rxdlyalignprog_m,
input  ch1_rxelecidle_m,
input  ch1_rxfinealigndone_m,
input [5:0] ch1_rxheader_m,
input [1:0] ch1_rxheadervalid_m,
input  ch1_rxosintdone_m,
input  ch1_rxosintstarted_m,
input  ch1_rxosintstrobedone_m,
input  ch1_rxosintstrobestarted_m,
input  ch1_rxphaligndone_m,
input  ch1_rxphalignerr_m,
input  ch1_rxphdlyresetdone_m,
input  ch1_rxphsetinitdone_m,
input  ch1_rxphshift180done_m,
input  ch1_rxpmaresetdone_m,
input  ch1_rxprbserr_m,
input  ch1_rxprbslocked_m,
input  ch1_rxresetdone_m,
input  ch1_rxsliderdy_m,
input [1:0] ch1_rxstartofseq_m,
input [2:0] ch1_rxstatus_m,
input  ch1_rxsyncdone_m,
input  ch1_rxvalid_m,
input  ch1_scancntrlout_m,
input [3:0] ch1_scanout_m,
input  ch1_tx10gstat_m,
input [1:0] ch1_txbufstatus_m,
input  ch1_txcomfinish_m,
input  ch1_txdccdone_m,
input  ch1_txdlyalignerr_m,
input  ch1_txdlyalignprog_m,
input  ch1_txphaligndone_m,
input  ch1_txphalignerr_m,
input  ch1_txphalignoutrsvd_m,
input  ch1_txphdlyresetdone_m,
input  ch1_txphshift180done_m,
input  ch1_txpmaresetdone_m,
input  ch1_txresetdone_m,
input  ch1_txsyncdone_m,
output  ch1_cdrbmcdrreq_m,
output  ch1_cdrfreqos_m,
output  ch1_cdrincpctrl_m,
output  ch1_cdrstepdir_m,
output  ch1_cdrstepsq_m,
output  ch1_cdrstepsx_m,
output  ch1_clkrsvd0_m,
output  ch1_clkrsvd1_m,
output  ch1_cssdrstb_m,
output  ch1_cssdstopclk_m,
output  ch1_edtupdateb_m,
output  ch1_dmonfiforeset_m,
output  ch1_dmonitorclk_m,
output  ch1_eyescanreset_m,
output  ch1_eyescantrigger_m,
output [15:0] ch1_gtrsvd_m,
output  ch1_gtrxreset_m,
output  ch1_gttxreset_m,
output  ch1_hsdppcsreset_m,
output  ch1_iloreset_m,
output  ch1_iloresetmask_m,
output [2:0] ch1_loopback_m,
output  ch1_pcierstb_m,
output [15:0] ch1_pcsrsvdin_m,
output  ch1_phyesmadaptsave_m,
output  ch1_rxcdrhold_m,
output  ch1_rxcdrovrden_m,
output  ch1_rxcdrreset_m,
output [4:0] ch1_rxchbondi_m,
output  ch1_rxdapicodeovrden_m,
output  ch1_rxdapicodereset_m,
output  ch1_rxdlyalignreq_m,
output  ch1_rxeqtraining_m,
output  ch1_rxgearboxslip_m,
output  ch1_rxlatclk_m,
output  ch1_rxlpmen_m,
output  ch1_rxmldchaindone_m,
output  ch1_rxmldchainreq_m,
output  ch1_rxmlfinealignreq_m,
output  ch1_rxoobreset_m,
output [4:0] ch1_rxpcsresetmask_m,
output [1:0] ch1_rxpd_m,
output  ch1_rxphalignreq_m,
output [1:0] ch1_rxphalignresetmask_m,
output  ch1_rxphdlypd_m,
output  ch1_rxphdlyreset_m,
output  ch1_rxphsetinitreq_m,
output  ch1_rxphshift180_m,
output [6:0] ch1_rxpmaresetmask_m,
output  ch1_rxpolarity_m,
output  ch1_rxprbscntreset_m,
output [3:0] ch1_rxprbssel_m,
output  ch1_rxprogdivreset_m,
output [7:0] ch1_rxrate_m,
output [1:0] ch1_rxresetmode_m,
output  ch1_rxslide_m,
output  ch1_rxsyncallin_m,
output  ch1_rxtermination_m,
output  ch1_rxuserrdy_m,
output  ch1_rxusrclk_m,
output [19:0] ch1_tstin_m,
output  ch1_txcominit_m,
output  ch1_txcomsas_m,
output  ch1_txcomwake_m,
output [15:0] ch1_txctrl0_m,
output [15:0] ch1_txctrl1_m,
output [7:0] ch1_txctrl2_m,
output  ch1_txdapicodeovrden_m,
output  ch1_txdapicodereset_m,
output [127:0] ch1_txdata_m,
output [7:0] ch1_txdataextendrsvd_m,
output [1:0] ch1_txdeemph_m,
output  ch1_txdetectrx_m,
output [4:0] ch1_txdiffctrl_m,
output  ch1_txdlyalignreq_m,
output  ch1_txelecidle_m,
output [5:0] ch1_txheader_m,
output  ch1_txinhibit_m,
output  ch1_txlatclk_m,
output [6:0] ch1_txmaincursor_m,
output [2:0] ch1_txmargin_m,
output  ch1_txmldchaindone_m,
output  ch1_txmldchainreq_m,
output  ch1_txoneszeros_m,
output  ch1_txpausedelayalign_m,
output  ch1_txpcsresetmask_m,
output [1:0] ch1_txpd_m,
output  ch1_txphalignreq_m,
output [1:0] ch1_txphalignresetmask_m,
output  ch1_txphdlypd_m,
output  ch1_txphdlyreset_m,
output  ch1_txphdlytstclk_m,
output  ch1_txphsetinitreq_m,
output  ch1_txphshift180_m,
output  ch1_txpicodeovrden_m,
output  ch1_txpicodereset_m,
output  ch1_txpippmen_m,
output [4:0] ch1_txpippmstepsize_m,
output  ch1_txpisopd_m,
output [2:0] ch1_txpmaresetmask_m,
output  ch1_txpolarity_m,
output [4:0] ch1_txpostcursor_m,
output  ch1_txprbsforceerr_m,
output [3:0] ch1_txprbssel_m,
output [4:0] ch1_txprecursor_m,
output  ch1_txprogdivreset_m,
output [7:0] ch1_txrate_m,
output [1:0] ch1_txresetmode_m,
output [6:0] ch1_txsequence_m,
output  ch1_txswing_m,
output  ch1_txsyncallin_m,
output  ch1_txuserrdy_m,
output  ch1_txusrclk_m,
output  ch1_scanclkb_m,
output  ch1_scancntrlin_m,
output  ch1_scanenb_m,
output [3:0] ch1_scanin_m,
output  ch1_scanrstb_m,

input  ch2_bufgtce_m,
input [3:0] ch2_bufgtcemask_m,
input [11:0] ch2_bufgtdiv_m,
input  ch2_bufgtrst_m,
input [3:0] ch2_bufgtrstmask_m,
input  ch2_cssdstopclkdone_m,
input [31:0] ch2_dmonitorout_m,
input  ch2_eyescandataerror_m,
input  ch2_iloresetdone_m,
input [15:0] ch2_pcsrsvdout_m,
input [15:0] ch2_pinrsvdas_m,
input  ch2_phyready_m,
input  ch2_phystatus_m,
input  ch2_resetexception_m,
input [7:0] ch2_rx10gstat_m,
input [2:0] ch2_rxbufstatus_m,
input  ch2_rxbyteisaligned_m,
input  ch2_rxbyterealign_m,
input  ch2_rxcdrlock_m,
input  ch2_rxcdrphdone_m,
input  ch2_rxchanbondseq_m,
input  ch2_rxchanisaligned_m,
input  ch2_rxchanrealign_m,
input [4:0] ch2_rxchbondo_m,
input [1:0] ch2_rxclkcorcnt_m,
input  ch2_rxcominitdet_m,
input  ch2_rxcommadet_m,
input  ch2_rxcomsasdet_m,
input  ch2_rxcomwakedet_m,
input [15:0] ch2_rxctrl0_m,
input [15:0] ch2_rxctrl1_m,
input [7:0] ch2_rxctrl2_m,
input [7:0] ch2_rxctrl3_m,
input [127:0] ch2_rxdata_m,
input [7:0] ch2_rxdataextendrsvd_m,
input [1:0] ch2_rxdatavalid_m,
input  ch2_rxdccdone_m,
input  ch2_rxdlyalignerr_m,
input  ch2_rxdlyalignprog_m,
input  ch2_rxelecidle_m,
input  ch2_rxfinealigndone_m,
input [5:0] ch2_rxheader_m,
input [1:0] ch2_rxheadervalid_m,
input  ch2_rxosintdone_m,
input  ch2_rxosintstarted_m,
input  ch2_rxosintstrobedone_m,
input  ch2_rxosintstrobestarted_m,
input  ch2_rxphaligndone_m,
input  ch2_rxphalignerr_m,
input  ch2_rxphdlyresetdone_m,
input  ch2_rxphsetinitdone_m,
input  ch2_rxphshift180done_m,
input  ch2_rxpmaresetdone_m,
input  ch2_rxprbserr_m,
input  ch2_rxprbslocked_m,
input  ch2_rxresetdone_m,
input  ch2_rxsliderdy_m,
input [1:0] ch2_rxstartofseq_m,
input [2:0] ch2_rxstatus_m,
input  ch2_rxsyncdone_m,
input  ch2_rxvalid_m,
input  ch2_scancntrlout_m,
input [3:0] ch2_scanout_m,
input  ch2_tx10gstat_m,
input [1:0] ch2_txbufstatus_m,
input  ch2_txcomfinish_m,
input  ch2_txdccdone_m,
input  ch2_txdlyalignerr_m,
input  ch2_txdlyalignprog_m,
input  ch2_txphaligndone_m,
input  ch2_txphalignerr_m,
input  ch2_txphalignoutrsvd_m,
input  ch2_txphdlyresetdone_m,
input  ch2_txphshift180done_m,
input  ch2_txpmaresetdone_m,
input  ch2_txresetdone_m,
input  ch2_txsyncdone_m,
output  ch2_cdrbmcdrreq_m,
output  ch2_cdrfreqos_m,
output  ch2_cdrincpctrl_m,
output  ch2_cdrstepdir_m,
output  ch2_cdrstepsq_m,
output  ch2_cdrstepsx_m,
output  ch2_clkrsvd0_m,
output  ch2_clkrsvd1_m,
output  ch2_cssdrstb_m,
output  ch2_cssdstopclk_m,
output  ch2_edtupdateb_m,
output  ch2_dmonfiforeset_m,
output  ch2_dmonitorclk_m,
output  ch2_eyescanreset_m,
output  ch2_eyescantrigger_m,
output [15:0] ch2_gtrsvd_m,
output  ch2_gtrxreset_m,
output  ch2_gttxreset_m,
output  ch2_hsdppcsreset_m,
output  ch2_iloreset_m,
output  ch2_iloresetmask_m,
output [2:0] ch2_loopback_m,
output  ch2_pcierstb_m,
output [15:0] ch2_pcsrsvdin_m,
output  ch2_phyesmadaptsave_m,
output  ch2_rxcdrhold_m,
output  ch2_rxcdrovrden_m,
output  ch2_rxcdrreset_m,
output [4:0] ch2_rxchbondi_m,
output  ch2_rxdapicodeovrden_m,
output  ch2_rxdapicodereset_m,
output  ch2_rxdlyalignreq_m,
output  ch2_rxeqtraining_m,
output  ch2_rxgearboxslip_m,
output  ch2_rxlatclk_m,
output  ch2_rxlpmen_m,
output  ch2_rxmldchaindone_m,
output  ch2_rxmldchainreq_m,
output  ch2_rxmlfinealignreq_m,
output  ch2_rxoobreset_m,
output [4:0] ch2_rxpcsresetmask_m,
output [1:0] ch2_rxpd_m,
output  ch2_rxphalignreq_m,
output [1:0] ch2_rxphalignresetmask_m,
output  ch2_rxphdlypd_m,
output  ch2_rxphdlyreset_m,
output  ch2_rxphsetinitreq_m,
output  ch2_rxphshift180_m,
output [6:0] ch2_rxpmaresetmask_m,
output  ch2_rxpolarity_m,
output  ch2_rxprbscntreset_m,
output [3:0] ch2_rxprbssel_m,
output  ch2_rxprogdivreset_m,
output [7:0] ch2_rxrate_m,
output [1:0] ch2_rxresetmode_m,
output  ch2_rxslide_m,
output  ch2_rxsyncallin_m,
output  ch2_rxtermination_m,
output  ch2_rxuserrdy_m,
output  ch2_rxusrclk_m,
output [19:0] ch2_tstin_m,
output  ch2_txcominit_m,
output  ch2_txcomsas_m,
output  ch2_txcomwake_m,
output [15:0] ch2_txctrl0_m,
output [15:0] ch2_txctrl1_m,
output [7:0] ch2_txctrl2_m,
output  ch2_txdapicodeovrden_m,
output  ch2_txdapicodereset_m,
output [127:0] ch2_txdata_m,
output [7:0] ch2_txdataextendrsvd_m,
output [1:0] ch2_txdeemph_m,
output  ch2_txdetectrx_m,
output [4:0] ch2_txdiffctrl_m,
output  ch2_txdlyalignreq_m,
output  ch2_txelecidle_m,
output [5:0] ch2_txheader_m,
output  ch2_txinhibit_m,
output  ch2_txlatclk_m,
output [6:0] ch2_txmaincursor_m,
output [2:0] ch2_txmargin_m,
output  ch2_txmldchaindone_m,
output  ch2_txmldchainreq_m,
output  ch2_txoneszeros_m,
output  ch2_txpausedelayalign_m,
output  ch2_txpcsresetmask_m,
output [1:0] ch2_txpd_m,
output  ch2_txphalignreq_m,
output [1:0] ch2_txphalignresetmask_m,
output  ch2_txphdlypd_m,
output  ch2_txphdlyreset_m,
output  ch2_txphdlytstclk_m,
output  ch2_txphsetinitreq_m,
output  ch2_txphshift180_m,
output  ch2_txpicodeovrden_m,
output  ch2_txpicodereset_m,
output  ch2_txpippmen_m,
output [4:0] ch2_txpippmstepsize_m,
output  ch2_txpisopd_m,
output [2:0] ch2_txpmaresetmask_m,
output  ch2_txpolarity_m,
output [4:0] ch2_txpostcursor_m,
output  ch2_txprbsforceerr_m,
output [3:0] ch2_txprbssel_m,
output [4:0] ch2_txprecursor_m,
output  ch2_txprogdivreset_m,
output [7:0] ch2_txrate_m,
output [1:0] ch2_txresetmode_m,
output [6:0] ch2_txsequence_m,
output  ch2_txswing_m,
output  ch2_txsyncallin_m,
output  ch2_txuserrdy_m,
output  ch2_txusrclk_m,
output  ch2_scanclkb_m,
output  ch2_scancntrlin_m,
output  ch2_scanenb_m,
output [3:0] ch2_scanin_m,
output  ch2_scanrstb_m,

input  ch3_bufgtce_m,
input [3:0] ch3_bufgtcemask_m,
input [11:0] ch3_bufgtdiv_m,
input  ch3_bufgtrst_m,
input [3:0] ch3_bufgtrstmask_m,
input  ch3_cssdstopclkdone_m,
input [31:0] ch3_dmonitorout_m,
input  ch3_eyescandataerror_m,
input  ch3_iloresetdone_m,
input [15:0] ch3_pcsrsvdout_m,
input [15:0] ch3_pinrsvdas_m,
input  ch3_phyready_m,
input  ch3_phystatus_m,
input  ch3_resetexception_m,
input [7:0] ch3_rx10gstat_m,
input [2:0] ch3_rxbufstatus_m,
input  ch3_rxbyteisaligned_m,
input  ch3_rxbyterealign_m,
input  ch3_rxcdrlock_m,
input  ch3_rxcdrphdone_m,
input  ch3_rxchanbondseq_m,
input  ch3_rxchanisaligned_m,
input  ch3_rxchanrealign_m,
input [4:0] ch3_rxchbondo_m,
input [1:0] ch3_rxclkcorcnt_m,
input  ch3_rxcominitdet_m,
input  ch3_rxcommadet_m,
input  ch3_rxcomsasdet_m,
input  ch3_rxcomwakedet_m,
input [15:0] ch3_rxctrl0_m,
input [15:0] ch3_rxctrl1_m,
input [7:0] ch3_rxctrl2_m,
input [7:0] ch3_rxctrl3_m,
input [127:0] ch3_rxdata_m,
input [7:0] ch3_rxdataextendrsvd_m,
input [1:0] ch3_rxdatavalid_m,
input  ch3_rxdccdone_m,
input  ch3_rxdlyalignerr_m,
input  ch3_rxdlyalignprog_m,
input  ch3_rxelecidle_m,
input  ch3_rxfinealigndone_m,
input [5:0] ch3_rxheader_m,
input [1:0] ch3_rxheadervalid_m,
input  ch3_rxosintdone_m,
input  ch3_rxosintstarted_m,
input  ch3_rxosintstrobedone_m,
input  ch3_rxosintstrobestarted_m,
input  ch3_rxphaligndone_m,
input  ch3_rxphalignerr_m,
input  ch3_rxphdlyresetdone_m,
input  ch3_rxphsetinitdone_m,
input  ch3_rxphshift180done_m,
input  ch3_rxpmaresetdone_m,
input  ch3_rxprbserr_m,
input  ch3_rxprbslocked_m,
input  ch3_rxresetdone_m,
input  ch3_rxsliderdy_m,
input [1:0] ch3_rxstartofseq_m,
input [2:0] ch3_rxstatus_m,
input  ch3_rxsyncdone_m,
input  ch3_rxvalid_m,
input  ch3_scancntrlout_m,
input [3:0] ch3_scanout_m,
input  ch3_tx10gstat_m,
input [1:0] ch3_txbufstatus_m,
input  ch3_txcomfinish_m,
input  ch3_txdccdone_m,
input  ch3_txdlyalignerr_m,
input  ch3_txdlyalignprog_m,
input  ch3_txphaligndone_m,
input  ch3_txphalignerr_m,
input  ch3_txphalignoutrsvd_m,
input  ch3_txphdlyresetdone_m,
input  ch3_txphshift180done_m,
input  ch3_txpmaresetdone_m,
input  ch3_txresetdone_m,
input  ch3_txsyncdone_m,
output  ch3_cdrbmcdrreq_m,
output  ch3_cdrfreqos_m,
output  ch3_cdrincpctrl_m,
output  ch3_cdrstepdir_m,
output  ch3_cdrstepsq_m,
output  ch3_cdrstepsx_m,
output  ch3_clkrsvd0_m,
output  ch3_clkrsvd1_m,
output  ch3_cssdrstb_m,
output  ch3_cssdstopclk_m,
output  ch3_edtupdateb_m,
output  ch3_dmonfiforeset_m,
output  ch3_dmonitorclk_m,
output  ch3_eyescanreset_m,
output  ch3_eyescantrigger_m,
output [15:0] ch3_gtrsvd_m,
output  ch3_gtrxreset_m,
output  ch3_gttxreset_m,
output  ch3_hsdppcsreset_m,
output  ch3_iloreset_m,
output  ch3_iloresetmask_m,
output [2:0] ch3_loopback_m,
output  ch3_pcierstb_m,
output [15:0] ch3_pcsrsvdin_m,
output  ch3_phyesmadaptsave_m,
output  ch3_rxcdrhold_m,
output  ch3_rxcdrovrden_m,
output  ch3_rxcdrreset_m,
output [4:0] ch3_rxchbondi_m,
output  ch3_rxdapicodeovrden_m,
output  ch3_rxdapicodereset_m,
output  ch3_rxdlyalignreq_m,
output  ch3_rxeqtraining_m,
output  ch3_rxgearboxslip_m,
output  ch3_rxlatclk_m,
output  ch3_rxlpmen_m,
output  ch3_rxmldchaindone_m,
output  ch3_rxmldchainreq_m,
output  ch3_rxmlfinealignreq_m,
output  ch3_rxoobreset_m,
output [4:0] ch3_rxpcsresetmask_m,
output [1:0] ch3_rxpd_m,
output  ch3_rxphalignreq_m,
output [1:0] ch3_rxphalignresetmask_m,
output  ch3_rxphdlypd_m,
output  ch3_rxphdlyreset_m,
output  ch3_rxphsetinitreq_m,
output  ch3_rxphshift180_m,
output [6:0] ch3_rxpmaresetmask_m,
output  ch3_rxpolarity_m,
output  ch3_rxprbscntreset_m,
output [3:0] ch3_rxprbssel_m,
output  ch3_rxprogdivreset_m,
output [7:0] ch3_rxrate_m,
output [1:0] ch3_rxresetmode_m,
output  ch3_rxslide_m,
output  ch3_rxsyncallin_m,
output  ch3_rxtermination_m,
output  ch3_rxuserrdy_m,
output  ch3_rxusrclk_m,
output [19:0] ch3_tstin_m,
output  ch3_txcominit_m,
output  ch3_txcomsas_m,
output  ch3_txcomwake_m,
output [15:0] ch3_txctrl0_m,
output [15:0] ch3_txctrl1_m,
output [7:0] ch3_txctrl2_m,
output  ch3_txdapicodeovrden_m,
output  ch3_txdapicodereset_m,
output [127:0] ch3_txdata_m,
output [7:0] ch3_txdataextendrsvd_m,
output [1:0] ch3_txdeemph_m,
output  ch3_txdetectrx_m,
output [4:0] ch3_txdiffctrl_m,
output  ch3_txdlyalignreq_m,
output  ch3_txelecidle_m,
output [5:0] ch3_txheader_m,
output  ch3_txinhibit_m,
output  ch3_txlatclk_m,
output [6:0] ch3_txmaincursor_m,
output [2:0] ch3_txmargin_m,
output  ch3_txmldchaindone_m,
output  ch3_txmldchainreq_m,
output  ch3_txoneszeros_m,
output  ch3_txpausedelayalign_m,
output  ch3_txpcsresetmask_m,
output [1:0] ch3_txpd_m,
output  ch3_txphalignreq_m,
output [1:0] ch3_txphalignresetmask_m,
output  ch3_txphdlypd_m,
output  ch3_txphdlyreset_m,
output  ch3_txphdlytstclk_m,
output  ch3_txphsetinitreq_m,
output  ch3_txphshift180_m,
output  ch3_txpicodeovrden_m,
output  ch3_txpicodereset_m,
output  ch3_txpippmen_m,
output [4:0] ch3_txpippmstepsize_m,
output  ch3_txpisopd_m,
output [2:0] ch3_txpmaresetmask_m,
output  ch3_txpolarity_m,
output [4:0] ch3_txpostcursor_m,
output  ch3_txprbsforceerr_m,
output [3:0] ch3_txprbssel_m,
output [4:0] ch3_txprecursor_m,
output  ch3_txprogdivreset_m,
output [7:0] ch3_txrate_m,
output [1:0] ch3_txresetmode_m,
output [6:0] ch3_txsequence_m,
output  ch3_txswing_m,
output  ch3_txsyncallin_m,
output  ch3_txuserrdy_m,
output  ch3_txusrclk_m,
output  ch3_scanclkb_m,
output  ch3_scancntrlin_m,
output  ch3_scanenb_m,
output [3:0] ch3_scanin_m,
output  ch3_scanrstb_m,

input  correcterr_m,
input [31:0] ctrlrsvdout_m,
input [15:0] debugtracetdata_m,
input  debugtracetvalid_m,
input  uncorrecterr_m,
//input  xpipe_bufgtce_m,
input [15:0] gpo_m,
input  gtpowergood_m,
input  hsclk0_lcpllfbclklost_m,
input  hsclk0_lcplllock_m,
input  hsclk0_lcpllrefclklost_m,
input  hsclk0_lcpllrefclkmonitor_m,
input [7:0] hsclk0_lcpllrsvdout_m,
input  hsclk0_rpllfbclklost_m,
input  hsclk0_rplllock_m,
input  hsclk0_rpllrefclklost_m,
input  hsclk0_rpllrefclkmonitor_m,
input [7:0] hsclk0_rpllrsvdout_m,
input  hsclk1_lcpllfbclklost_m,
input  hsclk1_lcplllock_m,
input  hsclk1_lcpllrefclklost_m,
input  hsclk1_lcpllrefclkmonitor_m,

input [7:0] hsclk1_lcpllrsvdout_m,
input  hsclk1_rpllfbclklost_m,
input  hsclk1_rplllock_m,
input  hsclk1_rpllrefclklost_m,
input  hsclk1_rpllrefclkmonitor_m,
input [7:0] hsclk1_rpllrsvdout_m,
output [15:0] ctrlrsvdin0_m,
output [13:0] ctrlrsvdin1_m,
output  debugtraceclk_m,
output  debugtracetready_m,
output [15:0] gpi_m,
output  hsclk0_lcpllclkrsvd0_m,
output  hsclk0_lcpllclkrsvd1_m,
output [7:0] hsclk0_lcpllfbdiv_m,
output  hsclk0_lcpllpd_m,
output [2:0] hsclk0_lcpllrefclksel_m,
output  hsclk0_lcpllreset_m,
output  hsclk0_lcpllresetbypassmode_m,
output [1:0] hsclk0_lcpllresetmask_m,
output [7:0] hsclk0_lcpllrsvd0_m,
output [7:0] hsclk0_lcpllrsvd1_m,
output [25:0] hsclk0_lcpllsdmdata_m,
output  hsclk0_lcpllsdmtoggle_m,
output  hsclk0_rpllclkrsvd0_m,
output  hsclk0_rpllclkrsvd1_m,
output [7:0] hsclk0_rpllfbdiv_m,
output  hsclk0_rpllpd_m,
output [2:0] hsclk0_rpllrefclksel_m,
output  hsclk0_rpllreset_m,
output  hsclk0_rpllresetbypassmode_m,
output [1:0] hsclk0_rpllresetmask_m,
output [7:0] hsclk0_rpllrsvd0_m,
output [7:0] hsclk0_rpllrsvd1_m,
output [25:0] hsclk0_rpllsdmdata_m,
output  hsclk0_rpllsdmtoggle_m,
output  hsclk1_lcpllclkrsvd0_m,
output  hsclk1_lcpllclkrsvd1_m,
output [7:0] hsclk1_lcpllfbdiv_m,
output  hsclk1_lcpllpd_m,
output [2:0] hsclk1_lcpllrefclksel_m,
output  hsclk1_lcpllreset_m,
output  hsclk1_lcpllresetbypassmode_m,
output [1:0] hsclk1_lcpllresetmask_m,
output [7:0] hsclk1_lcpllrsvd0_m,
output [7:0] hsclk1_lcpllrsvd1_m,
output [25:0] hsclk1_lcpllsdmdata_m,
output  hsclk1_lcpllsdmtoggle_m,
output  hsclk1_rpllclkrsvd0_m,
output  hsclk1_rpllclkrsvd1_m,
output [7:0] hsclk1_rpllfbdiv_m,
output  hsclk1_rpllpd_m,
output [2:0] hsclk1_rpllrefclksel_m,
output  hsclk1_rpllreset_m,
output  hsclk1_rpllresetbypassmode_m,
output [1:0] hsclk1_rpllresetmask_m,
output [7:0] hsclk1_rpllrsvd0_m,
output [7:0] hsclk1_rpllrsvd1_m,
output [25:0] hsclk1_rpllsdmdata_m,
output  hsclk1_rpllsdmtoggle_m,
output  s0_axis_tready_m,
input [31:0] s0_axis_tdata_m,
input  s0_axis_tlast_m,
input  s0_axis_tvalid_m,
output  s1_axis_tready_m,
input [31:0] s1_axis_tdata_m,
input  s1_axis_tlast_m,
input  s1_axis_tvalid_m,
output  s2_axis_tready_m,
input [31:0] s2_axis_tdata_m,
input  s2_axis_tlast_m,
input  s2_axis_tvalid_m,

input ch0_rxprogdivresetdone_m,
input ch1_rxprogdivresetdone_m,
input ch2_rxprogdivresetdone_m,
input ch3_rxprogdivresetdone_m,

input ch4_rxprogdivresetdone_m,
input ch5_rxprogdivresetdone_m,
input ch6_rxprogdivresetdone_m,
input ch7_rxprogdivresetdone_m,

input ch8_rxprogdivresetdone_m,
input ch9_rxprogdivresetdone_m,
input ch10_rxprogdivresetdone_m,
input ch11_rxprogdivresetdone_m,

input ch12_rxprogdivresetdone_m,
input ch13_rxprogdivresetdone_m,
input ch14_rxprogdivresetdone_m,
input ch15_rxprogdivresetdone_m,

input ch0_txprogdivresetdone_m,
input ch1_txprogdivresetdone_m,
input ch2_txprogdivresetdone_m,
input ch3_txprogdivresetdone_m,

input ch4_txprogdivresetdone_m,
input ch5_txprogdivresetdone_m,
input ch6_txprogdivresetdone_m,
input ch7_txprogdivresetdone_m,

input ch8_txprogdivresetdone_m,
input ch9_txprogdivresetdone_m,
input ch10_txprogdivresetdone_m,
input ch11_txprogdivresetdone_m,

input ch12_txprogdivresetdone_m,
input ch13_txprogdivresetdone_m,
input ch14_txprogdivresetdone_m,
input ch15_txprogdivresetdone_m,

input  rxmarginreqack_m,
input [3:0] rxmarginrescmd_m,
input [1:0] rxmarginreslanenum_m,
input [7:0] rxmarginrespayld_m,
input  rxmarginresreq_m,
input  m0_axis_tready_m,
input  m1_axis_tready_m,
input  m2_axis_tready_m,
input  trigackin0_m,
input  trigout0_m,
input  ubinterrupt_m,
input  ubtxuart_m,
output rxmarginclk_m,
output q1_rxmarginclk_m,
output q2_rxmarginclk_m,
output q3_rxmarginclk_m,
output  ch0_mstrxreset_m,
output  ch0_msttxreset_m,
output  ch1_mstrxreset_m,
output  ch1_msttxreset_m,
output  ch2_mstrxreset_m,
output  ch2_msttxreset_m,
output  ch3_mstrxreset_m,
output  ch3_msttxreset_m,

input  ch0_mstrxresetdone_m,
input  ch0_msttxresetdone_m,
input  ch1_mstrxresetdone_m,
input  ch1_msttxresetdone_m,
input  ch2_mstrxresetdone_m,
input  ch2_msttxresetdone_m,
input  ch3_mstrxresetdone_m,
input  ch3_msttxresetdone_m,
output  pcielinkreachtarget_m,
output [5:0] pcieltssm_m,
output  rcalenb_m,
output  refclk0_clktestsig_m,
output  refclk1_clktestsig_m,
output  refclk0_gtrefclkpd_m,
output  refclk1_gtrefclkpd_m,
input   rcalcmp_m,
input [4:0] rcalout_m,
output [3:0] rxmarginreqcmd_m,
output [1:0] rxmarginreqlanenum_m,
output [7:0] rxmarginreqpayld_m,
output  rxmarginreqreq_m,
output  rxmarginresack_m,
output [31:0] m0_axis_tdata_m,
output  m0_axis_tlast_m,
output  m0_axis_tvalid_m,
output [31:0] m1_axis_tdata_m,
output  m1_axis_tlast_m,
output  m1_axis_tvalid_m,
output [31:0] m2_axis_tdata_m,
output  m2_axis_tlast_m,
output  m2_axis_tvalid_m,
output  trigackout0_m,
output  trigin0_m,
output  ubenable_m,
output [11:0] ubintr_m,
output  ubiolmbrst_m,
output  ubmbrst_m,
output  ubrxuart_m,

// XPIPE Quad 1 Ports

output  q1_altclk_m,
input [31:0] q1_apb3prdata_m,
input  q1_apb3pready_m,
input  q1_apb3pslverr_m,
output [15:0] q1_apb3paddr_m,
output  q1_apb3clk_m,
output q1_axisclk_m,
output  q1_apb3penable_m,
output  q1_apb3presetn_m,
output  q1_apb3psel_m,
output [31:0] q1_apb3pwdata_m,
output  q1_apb3pwrite_m,
output  q1_bgbypassb_m,
output  q1_bgmonitorenb_m,
output  q1_bgpdb_m,
output  q1_bgrcalovrdenb_m,
output [4:0] q1_bgrcalovrd_m,
output  q1_scanclkb_m,
output  q1_scancntrlin_m,
output  q1_scanenb_m,
output [3:0] q1_scanin_m,
output  q1_scanrstb_m,
output  q1_xpscanclk_m,
output  q1_xpscanenb_m,
output [15:0] q1_xpscanin_m,
output  q1_xpscanmodeb_m,
output  q1_xpscanrstb_m,
output  q1_cssdrstb_m,
output  q1_cssdstopclk_m,
output  q1_edtupdateb_m,
input  ch4_txoutclk_m,
input  ch4_rxoutclk_m,
input  ch4_bufgtce_m,
input [3:0] ch4_bufgtcemask_m,
input [11:0] ch4_bufgtdiv_m,
input  ch4_bufgtrst_m,
input [3:0] ch4_bufgtrstmask_m,
input  q1_cssdstopclkdone_m,
input  ch4_cssdstopclkdone_m,
input [31:0] ch4_dmonitorout_m,
input  ch4_eyescandataerror_m,
input  ch4_iloresetdone_m,
input [15:0] ch4_pcsrsvdout_m,
input [15:0] ch4_pinrsvdas_m,
input  ch4_phyready_m,
input  ch4_phystatus_m,
input  ch4_resetexception_m,
input [7:0] ch4_rx10gstat_m,
input [2:0] ch4_rxbufstatus_m,
input  ch4_rxbyteisaligned_m,
input  ch4_rxbyterealign_m,
input  ch4_rxcdrlock_m,
input  ch4_rxcdrphdone_m,
input  ch4_rxchanbondseq_m,
input  ch4_rxchanisaligned_m,
input  ch4_rxchanrealign_m,
input [4:0] ch4_rxchbondo_m,
input [1:0] ch4_rxclkcorcnt_m,
input  ch4_rxcominitdet_m,
input  ch4_rxcommadet_m,
input  ch4_rxcomsasdet_m,
input  ch4_rxcomwakedet_m,
input [15:0] ch4_rxctrl0_m,
input [15:0] ch4_rxctrl1_m,
input [7:0] ch4_rxctrl2_m,
input [7:0] ch4_rxctrl3_m,
input [127:0] ch4_rxdata_m,
input [7:0] ch4_rxdataextendrsvd_m,
input [1:0] ch4_rxdatavalid_m,
input  ch4_rxdccdone_m,
input  ch4_rxdlyalignerr_m,
input  ch4_rxdlyalignprog_m,
input  ch4_rxelecidle_m,
input  ch4_rxfinealigndone_m,
input [5:0] ch4_rxheader_m,
input [1:0] ch4_rxheadervalid_m,
input  ch4_rxosintdone_m,
input  ch4_rxosintstarted_m,
input  ch4_rxosintstrobedone_m,
input  ch4_rxosintstrobestarted_m,
input  ch4_rxphaligndone_m,
input  ch4_rxphalignerr_m,
input  ch4_rxphdlyresetdone_m,
input  ch4_rxphsetinitdone_m,
input  ch4_rxphshift180done_m,
input  ch4_rxpmaresetdone_m,
input  ch4_rxprbserr_m,
input  ch4_rxprbslocked_m,
input  ch4_rxresetdone_m,
input  ch4_rxsliderdy_m,
input [1:0] ch4_rxstartofseq_m,
input [2:0] ch4_rxstatus_m,
input  ch4_rxsyncdone_m,
input  ch4_rxvalid_m,
input  q1_scancntrlout_m,
input  ch4_scancntrlout_m,
input [3:0] ch4_scanout_m,
input  ch4_tx10gstat_m,
input [1:0] ch4_txbufstatus_m,
input  ch4_txcomfinish_m,
input  ch4_txdccdone_m,
input  ch4_txdlyalignerr_m,
input  ch4_txdlyalignprog_m,
input  ch4_txphaligndone_m,
input  ch4_txphalignerr_m,
input  ch4_txphalignoutrsvd_m,
input  ch4_txphdlyresetdone_m,
input  ch4_txphshift180done_m,
input  ch4_txpmaresetdone_m,
input  ch4_txresetdone_m,
input  ch4_txsyncdone_m,
output  ch4_cdrbmcdrreq_m,
output  ch4_cdrfreqos_m,
output  ch4_cdrincpctrl_m,
output  ch4_cdrstepdir_m,
output  ch4_cdrstepsq_m,
output  ch4_cdrstepsx_m,
output  ch4_clkrsvd0_m,
output  ch4_clkrsvd1_m,
output  ch4_cssdrstb_m,
output  ch4_cssdstopclk_m,
output  ch4_edtupdateb_m,
output  ch4_dmonfiforeset_m,
output  ch4_dmonitorclk_m,
output  ch4_eyescanreset_m,
output  ch4_eyescantrigger_m,
output [15:0] ch4_gtrsvd_m,
output  ch4_gtrxreset_m,
output  ch4_gttxreset_m,
output  ch4_hsdppcsreset_m,
output  ch4_iloreset_m,
output  ch4_iloresetmask_m,
output [2:0] ch4_loopback_m,
output  ch4_pcierstb_m,
output [15:0] ch4_pcsrsvdin_m,
output  ch4_phyesmadaptsave_m,
output  ch4_rxcdrhold_m,
output  ch4_rxcdrovrden_m,
output  ch4_rxcdrreset_m,
output [4:0] ch4_rxchbondi_m,
output  ch4_rxdapicodeovrden_m,
output  ch4_rxdapicodereset_m,
output  ch4_rxdlyalignreq_m,
output  ch4_rxeqtraining_m,
output  ch4_rxgearboxslip_m,
output  ch4_rxlatclk_m,
output  ch4_rxlpmen_m,
output  ch4_rxmldchaindone_m,
output  ch4_rxmldchainreq_m,
output  ch4_rxmlfinealignreq_m,
output  ch4_rxoobreset_m,
output [4:0] ch4_rxpcsresetmask_m,
output [1:0] ch4_rxpd_m,
output  ch4_rxphalignreq_m,
output [1:0] ch4_rxphalignresetmask_m,
output  ch4_rxphdlypd_m,
output  ch4_rxphdlyreset_m,
output  ch4_rxphsetinitreq_m,
output  ch4_rxphshift180_m,
output [6:0] ch4_rxpmaresetmask_m,
output  ch4_rxpolarity_m,
output  ch4_rxprbscntreset_m,
output [3:0] ch4_rxprbssel_m,
output  ch4_rxprogdivreset_m,
output [7:0] ch4_rxrate_m,
output [1:0] ch4_rxresetmode_m,
output  ch4_rxslide_m,
output  ch4_rxsyncallin_m,
output  ch4_rxtermination_m,
output  ch4_rxuserrdy_m,
output  ch4_rxusrclk_m,
output [19:0] ch4_tstin_m,
output  ch4_txcominit_m,
output  ch4_txcomsas_m,
output  ch4_txcomwake_m,
output [15:0] ch4_txctrl0_m,
output [15:0] ch4_txctrl1_m,
output [7:0] ch4_txctrl2_m,
output  ch4_txdapicodeovrden_m,
output  ch4_txdapicodereset_m,
output [127:0] ch4_txdata_m,
output [7:0] ch4_txdataextendrsvd_m,
output [1:0] ch4_txdeemph_m,
output  ch4_txdetectrx_m,
output [4:0] ch4_txdiffctrl_m,
output  ch4_txdlyalignreq_m,
output  ch4_txelecidle_m,
output [5:0] ch4_txheader_m,
output  ch4_txinhibit_m,
output  ch4_txlatclk_m,
output [6:0] ch4_txmaincursor_m,
output [2:0] ch4_txmargin_m,
output  ch4_txmldchaindone_m,
output  ch4_txmldchainreq_m,
output  ch4_txoneszeros_m,
output  ch4_txpausedelayalign_m,
output  ch4_txpcsresetmask_m,
output [1:0] ch4_txpd_m,
output  ch4_txphalignreq_m,
output [1:0] ch4_txphalignresetmask_m,
output  ch4_txphdlypd_m,
output  ch4_txphdlyreset_m,
output  ch4_txphdlytstclk_m,
output  ch4_txphsetinitreq_m,
output  ch4_txphshift180_m,
output  ch4_txpicodeovrden_m,
output  ch4_txpicodereset_m,
output  ch4_txpippmen_m,
output [4:0] ch4_txpippmstepsize_m,
output  ch4_txpisopd_m,
output [2:0] ch4_txpmaresetmask_m,
output  ch4_txpolarity_m,
output [4:0] ch4_txpostcursor_m,
output  ch4_txprbsforceerr_m,
output [3:0] ch4_txprbssel_m,
output [4:0] ch4_txprecursor_m,
output  ch4_txprogdivreset_m,
output [7:0] ch4_txrate_m,
output [1:0] ch4_txresetmode_m,
output [6:0] ch4_txsequence_m,
output  ch4_txswing_m,
output  ch4_txsyncallin_m,
output  ch4_txuserrdy_m,
output  ch4_txusrclk_m,
output  ch4_scanclkb_m,
output  ch4_scancntrlin_m,
output  ch4_scanenb_m,
output [3:0] ch4_scanin_m,
output  ch4_scanrstb_m,

input  ch5_bufgtce_m,
input [3:0] ch5_bufgtcemask_m,
input [11:0] ch5_bufgtdiv_m,
input  ch5_bufgtrst_m,
input [3:0] ch5_bufgtrstmask_m,
input  ch5_cssdstopclkdone_m,
input [31:0] ch5_dmonitorout_m,
input  ch5_eyescandataerror_m,
input  ch5_iloresetdone_m,
input [15:0] ch5_pcsrsvdout_m,
input [15:0] ch5_pinrsvdas_m,
input  ch5_phyready_m,
input  ch5_phystatus_m,
input  ch5_resetexception_m,
input [7:0] ch5_rx10gstat_m,
input [2:0] ch5_rxbufstatus_m,
input  ch5_rxbyteisaligned_m,
input  ch5_rxbyterealign_m,
input  ch5_rxcdrlock_m,
input  ch5_rxcdrphdone_m,
input  ch5_rxchanbondseq_m,
input  ch5_rxchanisaligned_m,
input  ch5_rxchanrealign_m,
input [4:0] ch5_rxchbondo_m,
input [1:0] ch5_rxclkcorcnt_m,
input  ch5_rxcominitdet_m,
input  ch5_rxcommadet_m,
input  ch5_rxcomsasdet_m,
input  ch5_rxcomwakedet_m,
input [15:0] ch5_rxctrl0_m,
input [15:0] ch5_rxctrl1_m,
input [7:0] ch5_rxctrl2_m,
input [7:0] ch5_rxctrl3_m,
input [127:0] ch5_rxdata_m,
input [7:0] ch5_rxdataextendrsvd_m,
input [1:0] ch5_rxdatavalid_m,
input  ch5_rxdccdone_m,
input  ch5_rxdlyalignerr_m,
input  ch5_rxdlyalignprog_m,
input  ch5_rxelecidle_m,
input  ch5_rxfinealigndone_m,
input [5:0] ch5_rxheader_m,
input [1:0] ch5_rxheadervalid_m,
input  ch5_rxosintdone_m,
input  ch5_rxosintstarted_m,
input  ch5_rxosintstrobedone_m,
input  ch5_rxosintstrobestarted_m,
input  ch5_rxphaligndone_m,
input  ch5_rxphalignerr_m,
input  ch5_rxphdlyresetdone_m,
input  ch5_rxphsetinitdone_m,
input  ch5_rxphshift180done_m,
input  ch5_rxpmaresetdone_m,
input  ch5_rxprbserr_m,
input  ch5_rxprbslocked_m,
input  ch5_rxresetdone_m,
input  ch5_rxsliderdy_m,
input [1:0] ch5_rxstartofseq_m,
input [2:0] ch5_rxstatus_m,
input  ch5_rxsyncdone_m,
input  ch5_rxvalid_m,
input  ch5_scancntrlout_m,
input [3:0] ch5_scanout_m,
input  ch5_tx10gstat_m,
input [1:0] ch5_txbufstatus_m,
input  ch5_txcomfinish_m,
input  ch5_txdccdone_m,
input  ch5_txdlyalignerr_m,
input  ch5_txdlyalignprog_m,
input  ch5_txphaligndone_m,
input  ch5_txphalignerr_m,
input  ch5_txphalignoutrsvd_m,
input  ch5_txphdlyresetdone_m,
input  ch5_txphshift180done_m,
input  ch5_txpmaresetdone_m,
input  ch5_txresetdone_m,
input  ch5_txsyncdone_m,
output  ch5_cdrbmcdrreq_m,
output  ch5_cdrfreqos_m,
output  ch5_cdrincpctrl_m,
output  ch5_cdrstepdir_m,
output  ch5_cdrstepsq_m,
output  ch5_cdrstepsx_m,
output  ch5_clkrsvd0_m,
output  ch5_clkrsvd1_m,
output  ch5_cssdrstb_m,
output  ch5_cssdstopclk_m,
output  ch5_edtupdateb_m,
output  ch5_dmonfiforeset_m,
output  ch5_dmonitorclk_m,
output  ch5_eyescanreset_m,
output  ch5_eyescantrigger_m,
output [15:0] ch5_gtrsvd_m,
output  ch5_gtrxreset_m,
output  ch5_gttxreset_m,
output  ch5_hsdppcsreset_m,
output  ch5_iloreset_m,
output  ch5_iloresetmask_m,
output [2:0] ch5_loopback_m,
output  ch5_pcierstb_m,
output [15:0] ch5_pcsrsvdin_m,
output  ch5_phyesmadaptsave_m,
output  ch5_rxcdrhold_m,
output  ch5_rxcdrovrden_m,
output  ch5_rxcdrreset_m,
output [4:0] ch5_rxchbondi_m,
output  ch5_rxdapicodeovrden_m,
output  ch5_rxdapicodereset_m,
output  ch5_rxdlyalignreq_m,
output  ch5_rxeqtraining_m,
output  ch5_rxgearboxslip_m,
output  ch5_rxlatclk_m,
output  ch5_rxlpmen_m,
output  ch5_rxmldchaindone_m,
output  ch5_rxmldchainreq_m,
output  ch5_rxmlfinealignreq_m,
output  ch5_rxoobreset_m,
output [4:0] ch5_rxpcsresetmask_m,
output [1:0] ch5_rxpd_m,
output  ch5_rxphalignreq_m,
output [1:0] ch5_rxphalignresetmask_m,
output  ch5_rxphdlypd_m,
output  ch5_rxphdlyreset_m,
output  ch5_rxphsetinitreq_m,
output  ch5_rxphshift180_m,
output [6:0] ch5_rxpmaresetmask_m,
output  ch5_rxpolarity_m,
output  ch5_rxprbscntreset_m,
output [3:0] ch5_rxprbssel_m,
output  ch5_rxprogdivreset_m,
output [7:0] ch5_rxrate_m,
output [1:0] ch5_rxresetmode_m,
output  ch5_rxslide_m,
output  ch5_rxsyncallin_m,
output  ch5_rxtermination_m,
output  ch5_rxuserrdy_m,
output  ch5_rxusrclk_m,
output [19:0] ch5_tstin_m,
output  ch5_txcominit_m,
output  ch5_txcomsas_m,
output  ch5_txcomwake_m,
output [15:0] ch5_txctrl0_m,
output [15:0] ch5_txctrl1_m,
output [7:0] ch5_txctrl2_m,
output  ch5_txdapicodeovrden_m,
output  ch5_txdapicodereset_m,
output [127:0] ch5_txdata_m,
output [7:0] ch5_txdataextendrsvd_m,
output [1:0] ch5_txdeemph_m,
output  ch5_txdetectrx_m,
output [4:0] ch5_txdiffctrl_m,
output  ch5_txdlyalignreq_m,
output  ch5_txelecidle_m,
output [5:0] ch5_txheader_m,
output  ch5_txinhibit_m,
output  ch5_txlatclk_m,
output [6:0] ch5_txmaincursor_m,
output [2:0] ch5_txmargin_m,
output  ch5_txmldchaindone_m,
output  ch5_txmldchainreq_m,
output  ch5_txoneszeros_m,
output  ch5_txpausedelayalign_m,
output  ch5_txpcsresetmask_m,
output [1:0] ch5_txpd_m,
output  ch5_txphalignreq_m,
output [1:0] ch5_txphalignresetmask_m,
output  ch5_txphdlypd_m,
output  ch5_txphdlyreset_m,
output  ch5_txphdlytstclk_m,
output  ch5_txphsetinitreq_m,
output  ch5_txphshift180_m,
output  ch5_txpicodeovrden_m,
output  ch5_txpicodereset_m,
output  ch5_txpippmen_m,
output [4:0] ch5_txpippmstepsize_m,
output  ch5_txpisopd_m,
output [2:0] ch5_txpmaresetmask_m,
output  ch5_txpolarity_m,
output [4:0] ch5_txpostcursor_m,
output  ch5_txprbsforceerr_m,
output [3:0] ch5_txprbssel_m,
output [4:0] ch5_txprecursor_m,
output  ch5_txprogdivreset_m,
output [7:0] ch5_txrate_m,
output [1:0] ch5_txresetmode_m,
output [6:0] ch5_txsequence_m,
output  ch5_txswing_m,
output  ch5_txsyncallin_m,
output  ch5_txuserrdy_m,
output  ch5_txusrclk_m,
output  ch5_scanclkb_m,
output  ch5_scancntrlin_m,
output  ch5_scanenb_m,
output [3:0] ch5_scanin_m,
output  ch5_scanrstb_m,

input  ch6_bufgtce_m,
input [3:0] ch6_bufgtcemask_m,
input [11:0] ch6_bufgtdiv_m,
input  ch6_bufgtrst_m,
input [3:0] ch6_bufgtrstmask_m,
input  ch6_cssdstopclkdone_m,
input [31:0] ch6_dmonitorout_m,
input  ch6_eyescandataerror_m,
input  ch6_iloresetdone_m,
input [15:0] ch6_pcsrsvdout_m,
input [15:0] ch6_pinrsvdas_m,
input  ch6_phyready_m,
input  ch6_phystatus_m,
input  ch6_resetexception_m,
input [7:0] ch6_rx10gstat_m,
input [2:0] ch6_rxbufstatus_m,
input  ch6_rxbyteisaligned_m,
input  ch6_rxbyterealign_m,
input  ch6_rxcdrlock_m,
input  ch6_rxcdrphdone_m,
input  ch6_rxchanbondseq_m,
input  ch6_rxchanisaligned_m,
input  ch6_rxchanrealign_m,
input [4:0] ch6_rxchbondo_m,
input [1:0] ch6_rxclkcorcnt_m,
input  ch6_rxcominitdet_m,
input  ch6_rxcommadet_m,
input  ch6_rxcomsasdet_m,
input  ch6_rxcomwakedet_m,
input [15:0] ch6_rxctrl0_m,
input [15:0] ch6_rxctrl1_m,
input [7:0] ch6_rxctrl2_m,
input [7:0] ch6_rxctrl3_m,
input [127:0] ch6_rxdata_m,
input [7:0] ch6_rxdataextendrsvd_m,
input [1:0] ch6_rxdatavalid_m,
input  ch6_rxdccdone_m,
input  ch6_rxdlyalignerr_m,
input  ch6_rxdlyalignprog_m,
input  ch6_rxelecidle_m,
input  ch6_rxfinealigndone_m,
input [5:0] ch6_rxheader_m,
input [1:0] ch6_rxheadervalid_m,
input  ch6_rxosintdone_m,
input  ch6_rxosintstarted_m,
input  ch6_rxosintstrobedone_m,
input  ch6_rxosintstrobestarted_m,
input  ch6_rxphaligndone_m,
input  ch6_rxphalignerr_m,
input  ch6_rxphdlyresetdone_m,
input  ch6_rxphsetinitdone_m,
input  ch6_rxphshift180done_m,
input  ch6_rxpmaresetdone_m,
input  ch6_rxprbserr_m,
input  ch6_rxprbslocked_m,
input  ch6_rxresetdone_m,
input  ch6_rxsliderdy_m,
input [1:0] ch6_rxstartofseq_m,
input [2:0] ch6_rxstatus_m,
input  ch6_rxsyncdone_m,
input  ch6_rxvalid_m,
input  ch6_scancntrlout_m,
input [3:0] ch6_scanout_m,
input  ch6_tx10gstat_m,
input [1:0] ch6_txbufstatus_m,
input  ch6_txcomfinish_m,
input  ch6_txdccdone_m,
input  ch6_txdlyalignerr_m,
input  ch6_txdlyalignprog_m,
input  ch6_txphaligndone_m,
input  ch6_txphalignerr_m,
input  ch6_txphalignoutrsvd_m,
input  ch6_txphdlyresetdone_m,
input  ch6_txphshift180done_m,
input  ch6_txpmaresetdone_m,
input  ch6_txresetdone_m,
input  ch6_txsyncdone_m,
output  ch6_cdrbmcdrreq_m,
output  ch6_cdrfreqos_m,
output  ch6_cdrincpctrl_m,
output  ch6_cdrstepdir_m,
output  ch6_cdrstepsq_m,
output  ch6_cdrstepsx_m,
output  ch6_clkrsvd0_m,
output  ch6_clkrsvd1_m,
output  ch6_cssdrstb_m,
output  ch6_cssdstopclk_m,
output  ch6_edtupdateb_m,
output  ch6_dmonfiforeset_m,
output  ch6_dmonitorclk_m,
output  ch6_eyescanreset_m,
output  ch6_eyescantrigger_m,
output [15:0] ch6_gtrsvd_m,
output  ch6_gtrxreset_m,
output  ch6_gttxreset_m,
output  ch6_hsdppcsreset_m,
output  ch6_iloreset_m,
output  ch6_iloresetmask_m,
output [2:0] ch6_loopback_m,
output  ch6_pcierstb_m,
output [15:0] ch6_pcsrsvdin_m,
output  ch6_phyesmadaptsave_m,
output  ch6_rxcdrhold_m,
output  ch6_rxcdrovrden_m,
output  ch6_rxcdrreset_m,
output [4:0] ch6_rxchbondi_m,
output  ch6_rxdapicodeovrden_m,
output  ch6_rxdapicodereset_m,
output  ch6_rxdlyalignreq_m,
output  ch6_rxeqtraining_m,
output  ch6_rxgearboxslip_m,
output  ch6_rxlatclk_m,
output  ch6_rxlpmen_m,
output  ch6_rxmldchaindone_m,
output  ch6_rxmldchainreq_m,
output  ch6_rxmlfinealignreq_m,
output  ch6_rxoobreset_m,
output [4:0] ch6_rxpcsresetmask_m,
output [1:0] ch6_rxpd_m,
output  ch6_rxphalignreq_m,
output [1:0] ch6_rxphalignresetmask_m,
output  ch6_rxphdlypd_m,
output  ch6_rxphdlyreset_m,
output  ch6_rxphsetinitreq_m,
output  ch6_rxphshift180_m,
output [6:0] ch6_rxpmaresetmask_m,
output  ch6_rxpolarity_m,
output  ch6_rxprbscntreset_m,
output [3:0] ch6_rxprbssel_m,
output  ch6_rxprogdivreset_m,
output [7:0] ch6_rxrate_m,
output [1:0] ch6_rxresetmode_m,
output  ch6_rxslide_m,
output  ch6_rxsyncallin_m,
output  ch6_rxtermination_m,
output  ch6_rxuserrdy_m,
output  ch6_rxusrclk_m,
output [19:0] ch6_tstin_m,
output  ch6_txcominit_m,
output  ch6_txcomsas_m,
output  ch6_txcomwake_m,
output [15:0] ch6_txctrl0_m,
output [15:0] ch6_txctrl1_m,
output [7:0] ch6_txctrl2_m,
output  ch6_txdapicodeovrden_m,
output  ch6_txdapicodereset_m,
output [127:0] ch6_txdata_m,
output [7:0] ch6_txdataextendrsvd_m,
output [1:0] ch6_txdeemph_m,
output  ch6_txdetectrx_m,
output [4:0] ch6_txdiffctrl_m,
output  ch6_txdlyalignreq_m,
output  ch6_txelecidle_m,
output [5:0] ch6_txheader_m,
output  ch6_txinhibit_m,
output  ch6_txlatclk_m,
output [6:0] ch6_txmaincursor_m,
output [2:0] ch6_txmargin_m,
output  ch6_txmldchaindone_m,
output  ch6_txmldchainreq_m,
output  ch6_txoneszeros_m,
output  ch6_txpausedelayalign_m,
output  ch6_txpcsresetmask_m,
output [1:0] ch6_txpd_m,
output  ch6_txphalignreq_m,
output [1:0] ch6_txphalignresetmask_m,
output  ch6_txphdlypd_m,
output  ch6_txphdlyreset_m,
output  ch6_txphdlytstclk_m,
output  ch6_txphsetinitreq_m,
output  ch6_txphshift180_m,
output  ch6_txpicodeovrden_m,
output  ch6_txpicodereset_m,
output  ch6_txpippmen_m,
output [4:0] ch6_txpippmstepsize_m,
output  ch6_txpisopd_m,
output [2:0] ch6_txpmaresetmask_m,
output  ch6_txpolarity_m,
output [4:0] ch6_txpostcursor_m,
output  ch6_txprbsforceerr_m,
output [3:0] ch6_txprbssel_m,
output [4:0] ch6_txprecursor_m,
output  ch6_txprogdivreset_m,
output [7:0] ch6_txrate_m,
output [1:0] ch6_txresetmode_m,
output [6:0] ch6_txsequence_m,
output  ch6_txswing_m,
output  ch6_txsyncallin_m,
output  ch6_txuserrdy_m,
output  ch6_txusrclk_m,
output  ch6_scanclkb_m,
output  ch6_scancntrlin_m,
output  ch6_scanenb_m,
output [3:0] ch6_scanin_m,
output  ch6_scanrstb_m,

input  ch7_bufgtce_m,
input [3:0] ch7_bufgtcemask_m,
input [11:0] ch7_bufgtdiv_m,
input  ch7_bufgtrst_m,
input [3:0] ch7_bufgtrstmask_m,
input  ch7_cssdstopclkdone_m,
input [31:0] ch7_dmonitorout_m,
input  ch7_eyescandataerror_m,
input  ch7_iloresetdone_m,
input [15:0] ch7_pcsrsvdout_m,
input [15:0] ch7_pinrsvdas_m,
input  ch7_phyready_m,
input  ch7_phystatus_m,
input  ch7_resetexception_m,
input [7:0] ch7_rx10gstat_m,
input [2:0] ch7_rxbufstatus_m,
input  ch7_rxbyteisaligned_m,
input  ch7_rxbyterealign_m,
input  ch7_rxcdrlock_m,
input  ch7_rxcdrphdone_m,
input  ch7_rxchanbondseq_m,
input  ch7_rxchanisaligned_m,
input  ch7_rxchanrealign_m,
input [4:0] ch7_rxchbondo_m,
input [1:0] ch7_rxclkcorcnt_m,
input  ch7_rxcominitdet_m,
input  ch7_rxcommadet_m,
input  ch7_rxcomsasdet_m,
input  ch7_rxcomwakedet_m,
input [15:0] ch7_rxctrl0_m,
input [15:0] ch7_rxctrl1_m,
input [7:0] ch7_rxctrl2_m,
input [7:0] ch7_rxctrl3_m,
input [127:0] ch7_rxdata_m,
input [7:0] ch7_rxdataextendrsvd_m,
input [1:0] ch7_rxdatavalid_m,
input  ch7_rxdccdone_m,
input  ch7_rxdlyalignerr_m,
input  ch7_rxdlyalignprog_m,
input  ch7_rxelecidle_m,
input  ch7_rxfinealigndone_m,
input [5:0] ch7_rxheader_m,
input [1:0] ch7_rxheadervalid_m,
input  ch7_rxosintdone_m,
input  ch7_rxosintstarted_m,
input  ch7_rxosintstrobedone_m,
input  ch7_rxosintstrobestarted_m,
input  ch7_rxphaligndone_m,
input  ch7_rxphalignerr_m,
input  ch7_rxphdlyresetdone_m,
input  ch7_rxphsetinitdone_m,
input  ch7_rxphshift180done_m,
input  ch7_rxpmaresetdone_m,
input  ch7_rxprbserr_m,
input  ch7_rxprbslocked_m,
input  ch7_rxresetdone_m,
input  ch7_rxsliderdy_m,
input [1:0] ch7_rxstartofseq_m,
input [2:0] ch7_rxstatus_m,
input  ch7_rxsyncdone_m,
input  ch7_rxvalid_m,
input  ch7_scancntrlout_m,
input [3:0] ch7_scanout_m,
input  ch7_tx10gstat_m,
input [1:0] ch7_txbufstatus_m,
input  ch7_txcomfinish_m,
input  ch7_txdccdone_m,
input  ch7_txdlyalignerr_m,
input  ch7_txdlyalignprog_m,
input  ch7_txphaligndone_m,
input  ch7_txphalignerr_m,
input  ch7_txphalignoutrsvd_m,
input  ch7_txphdlyresetdone_m,
input  ch7_txphshift180done_m,
input  ch7_txpmaresetdone_m,
input  ch7_txresetdone_m,
input  ch7_txsyncdone_m,
output  ch7_cdrbmcdrreq_m,
output  ch7_cdrfreqos_m,
output  ch7_cdrincpctrl_m,
output  ch7_cdrstepdir_m,
output  ch7_cdrstepsq_m,
output  ch7_cdrstepsx_m,
output  ch7_clkrsvd0_m,
output  ch7_clkrsvd1_m,
output  ch7_cssdrstb_m,
output  ch7_cssdstopclk_m,
output  ch7_edtupdateb_m,
output  ch7_dmonfiforeset_m,
output  ch7_dmonitorclk_m,
output  ch7_eyescanreset_m,
output  ch7_eyescantrigger_m,
output [15:0] ch7_gtrsvd_m,
output  ch7_gtrxreset_m,
output  ch7_gttxreset_m,
output  ch7_hsdppcsreset_m,
output  ch7_iloreset_m,
output  ch7_iloresetmask_m,
output [2:0] ch7_loopback_m,
output  ch7_pcierstb_m,
output [15:0] ch7_pcsrsvdin_m,
output  ch7_phyesmadaptsave_m,
output  ch7_rxcdrhold_m,
output  ch7_rxcdrovrden_m,
output  ch7_rxcdrreset_m,
output [4:0] ch7_rxchbondi_m,
output  ch7_rxdapicodeovrden_m,
output  ch7_rxdapicodereset_m,
output  ch7_rxdlyalignreq_m,
output  ch7_rxeqtraining_m,
output  ch7_rxgearboxslip_m,
output  ch7_rxlatclk_m,
output  ch7_rxlpmen_m,
output  ch7_rxmldchaindone_m,
output  ch7_rxmldchainreq_m,
output  ch7_rxmlfinealignreq_m,
output  ch7_rxoobreset_m,
output [4:0] ch7_rxpcsresetmask_m,
output [1:0] ch7_rxpd_m,
output  ch7_rxphalignreq_m,
output [1:0] ch7_rxphalignresetmask_m,
output  ch7_rxphdlypd_m,
output  ch7_rxphdlyreset_m,
output  ch7_rxphsetinitreq_m,
output  ch7_rxphshift180_m,
output [6:0] ch7_rxpmaresetmask_m,
output  ch7_rxpolarity_m,
output  ch7_rxprbscntreset_m,
output [3:0] ch7_rxprbssel_m,
output  ch7_rxprogdivreset_m,
output [7:0] ch7_rxrate_m,
output [1:0] ch7_rxresetmode_m,
output  ch7_rxslide_m,
output  ch7_rxsyncallin_m,
output  ch7_rxtermination_m,
output  ch7_rxuserrdy_m,
output  ch7_rxusrclk_m,
output [19:0] ch7_tstin_m,
output  ch7_txcominit_m,
output  ch7_txcomsas_m,
output  ch7_txcomwake_m,
output [15:0] ch7_txctrl0_m,
output [15:0] ch7_txctrl1_m,
output [7:0] ch7_txctrl2_m,
output  ch7_txdapicodeovrden_m,
output  ch7_txdapicodereset_m,
output [127:0] ch7_txdata_m,
output [7:0] ch7_txdataextendrsvd_m,
output [1:0] ch7_txdeemph_m,
output  ch7_txdetectrx_m,
output [4:0] ch7_txdiffctrl_m,
output  ch7_txdlyalignreq_m,
output  ch7_txelecidle_m,
output [5:0] ch7_txheader_m,
output  ch7_txinhibit_m,
output  ch7_txlatclk_m,
output [6:0] ch7_txmaincursor_m,
output [2:0] ch7_txmargin_m,
output  ch7_txmldchaindone_m,
output  ch7_txmldchainreq_m,
output  ch7_txoneszeros_m,
output  ch7_txpausedelayalign_m,
output  ch7_txpcsresetmask_m,
output [1:0] ch7_txpd_m,
output  ch7_txphalignreq_m,
output [1:0] ch7_txphalignresetmask_m,
output  ch7_txphdlypd_m,
output  ch7_txphdlyreset_m,
output  ch7_txphdlytstclk_m,
output  ch7_txphsetinitreq_m,
output  ch7_txphshift180_m,
output  ch7_txpicodeovrden_m,
output  ch7_txpicodereset_m,
output  ch7_txpippmen_m,
output [4:0] ch7_txpippmstepsize_m,
output  ch7_txpisopd_m,
output [2:0] ch7_txpmaresetmask_m,
output  ch7_txpolarity_m,
output [4:0] ch7_txpostcursor_m,
output  ch7_txprbsforceerr_m,
output [3:0] ch7_txprbssel_m,
output [4:0] ch7_txprecursor_m,
output  ch7_txprogdivreset_m,
output [7:0] ch7_txrate_m,
output [1:0] ch7_txresetmode_m,
output [6:0] ch7_txsequence_m,
output  ch7_txswing_m,
output  ch7_txsyncallin_m,
output  ch7_txuserrdy_m,
output  ch7_txusrclk_m,
output  ch7_scanclkb_m,
output  ch7_scancntrlin_m,
output  ch7_scanenb_m,
output [3:0] ch7_scanin_m,
output  ch7_scanrstb_m,

input  q1_correcterr_m,
input [31:0] q1_ctrlrsvdout_m,
input [15:0] q1_debugtracetdata_m,
input  q1_debugtracetvalid_m,
input  q1_uncorrecterr_m,
//input  q1_xpipe_bufgtce_m,
input [15:0] q1_gpo_m,
input  q1_gtpowergood_m,
input  q1_hsclk0_lcpllfbclklost_m,
input  q1_hsclk0_lcplllock_m,
input  q1_hsclk0_lcpllrefclklost_m,
input  q1_hsclk0_lcpllrefclkmonitor_m,
input [7:0] q1_hsclk0_lcpllrsvdout_m,
input  q1_hsclk0_rpllfbclklost_m,
input  q1_hsclk0_rplllock_m,
input  q1_hsclk0_rpllrefclklost_m,
input  q1_hsclk0_rpllrefclkmonitor_m,
input [7:0] q1_hsclk0_rpllrsvdout_m,
input  q1_hsclk1_lcpllfbclklost_m,
input  q1_hsclk1_lcplllock_m,
input  q1_hsclk1_lcpllrefclklost_m,
input  q1_hsclk1_lcpllrefclkmonitor_m,

input [7:0] q1_hsclk1_lcpllrsvdout_m,
input  q1_hsclk1_rpllfbclklost_m,
input  q1_hsclk1_rplllock_m,
input  q1_hsclk1_rpllrefclklost_m,
input  q1_hsclk1_rpllrefclkmonitor_m,
input [7:0] q1_hsclk1_rpllrsvdout_m,
output [15:0] q1_ctrlrsvdin0_m,
output [13:0] q1_ctrlrsvdin1_m,

output  q1_debugtraceclk_m,
output  q1_debugtracetready_m,
output [15:0] q1_gpi_m,
output  q1_hsclk0_lcpllclkrsvd0_m,
output  q1_hsclk0_lcpllclkrsvd1_m,
output [7:0] q1_hsclk0_lcpllfbdiv_m,
output  q1_hsclk0_lcpllpd_m,
output [2:0] q1_hsclk0_lcpllrefclksel_m,
output  q1_hsclk0_lcpllreset_m,
output  q1_hsclk0_lcpllresetbypassmode_m,
output [1:0] q1_hsclk0_lcpllresetmask_m,
output [7:0] q1_hsclk0_lcpllrsvd0_m,
output [7:0] q1_hsclk0_lcpllrsvd1_m,
output [25:0] q1_hsclk0_lcpllsdmdata_m,
output  q1_hsclk0_lcpllsdmtoggle_m,
output  q1_hsclk0_rpllclkrsvd0_m,
output  q1_hsclk0_rpllclkrsvd1_m,
output [7:0] q1_hsclk0_rpllfbdiv_m,
output  q1_hsclk0_rpllpd_m,
output [2:0] q1_hsclk0_rpllrefclksel_m,
output  q1_hsclk0_rpllreset_m,
output  q1_hsclk0_rpllresetbypassmode_m,
output [1:0] q1_hsclk0_rpllresetmask_m,
output [7:0] q1_hsclk0_rpllrsvd0_m,
output [7:0] q1_hsclk0_rpllrsvd1_m,
output [25:0] q1_hsclk0_rpllsdmdata_m,
output  q1_hsclk0_rpllsdmtoggle_m,
output  q1_hsclk1_lcpllclkrsvd0_m,
output  q1_hsclk1_lcpllclkrsvd1_m,
output [7:0] q1_hsclk1_lcpllfbdiv_m,
output  q1_hsclk1_lcpllpd_m,
output [2:0] q1_hsclk1_lcpllrefclksel_m,
output  q1_hsclk1_lcpllreset_m,
output  q1_hsclk1_lcpllresetbypassmode_m,
output [1:0] q1_hsclk1_lcpllresetmask_m,
output [7:0] q1_hsclk1_lcpllrsvd0_m,
output [7:0] q1_hsclk1_lcpllrsvd1_m,
output [25:0] q1_hsclk1_lcpllsdmdata_m,
output  q1_hsclk1_lcpllsdmtoggle_m,
output  q1_hsclk1_rpllclkrsvd0_m,
output  q1_hsclk1_rpllclkrsvd1_m,
output [7:0] q1_hsclk1_rpllfbdiv_m,
output  q1_hsclk1_rpllpd_m,
output [2:0] q1_hsclk1_rpllrefclksel_m,
output  q1_hsclk1_rpllreset_m,
output  q1_hsclk1_rpllresetbypassmode_m,
output [1:0] q1_hsclk1_rpllresetmask_m,
output [7:0] q1_hsclk1_rpllrsvd0_m,
output [7:0] q1_hsclk1_rpllrsvd1_m,
output [25:0] q1_hsclk1_rpllsdmdata_m,
output  q1_hsclk1_rpllsdmtoggle_m,
output  s3_axis_tready_m,
input [31:0] s3_axis_tdata_m,
input  s3_axis_tlast_m,
input  s3_axis_tvalid_m,
output  s4_axis_tready_m,
input [31:0] s4_axis_tdata_m,
input  s4_axis_tlast_m,
input  s4_axis_tvalid_m,
output  s5_axis_tready_m,
input [31:0] s5_axis_tdata_m,
input  s5_axis_tlast_m,
input  s5_axis_tvalid_m,
input  q1_rxmarginreqack_m,
input [3:0] q1_rxmarginrescmd_m,
input [1:0] q1_rxmarginreslanenum_m,
input [7:0] q1_rxmarginrespayld_m,
input  q1_rxmarginresreq_m,
input  m3_axis_tready_m,
input  m4_axis_tready_m,
input  m5_axis_tready_m,
input  q1_trigackin0_m,
input  q1_trigout0_m,
input  q1_ubinterrupt_m,
input  q1_ubtxuart_m,
output  ch4_mstrxreset_m,
output  ch4_msttxreset_m,
output  ch5_mstrxreset_m,
output  ch5_msttxreset_m,
output  ch6_mstrxreset_m,
output  ch6_msttxreset_m,
output  ch7_mstrxreset_m,
output  ch7_msttxreset_m,

input  ch4_mstrxresetdone_m,
input  ch4_msttxresetdone_m,
input  ch5_mstrxresetdone_m,
input  ch5_msttxresetdone_m,
input  ch6_mstrxresetdone_m,
input  ch6_msttxresetdone_m,
input  ch7_mstrxresetdone_m,
input  ch7_msttxresetdone_m,
output  q1_pcielinkreachtarget_m,
output [5:0] q1_pcieltssm_m,
output  q1_rcalenb_m,
output  q1_refclk0_clktestsig_m,
output  q1_refclk1_clktestsig_m,
output  q1_refclk0_gtrefclkpd_m,
output  q1_refclk1_gtrefclkpd_m,
input   q1_rcalcmp_m,
input [4:0] q1_rcalout_m,
output [3:0] q1_rxmarginreqcmd_m,
output [1:0] q1_rxmarginreqlanenum_m,
output [7:0] q1_rxmarginreqpayld_m,
output  q1_rxmarginreqreq_m,
output  q1_rxmarginresack_m,
output [31:0] m3_axis_tdata_m,
output  m3_axis_tlast_m,
output  m3_axis_tvalid_m,
output [31:0] m4_axis_tdata_m,
output  m4_axis_tlast_m,
output  m4_axis_tvalid_m,
output [31:0] m5_axis_tdata_m,
output  m5_axis_tlast_m,
output  m5_axis_tvalid_m,
output  q1_trigackout0_m,
output  q1_trigin0_m,
output  q1_ubenable_m,
output [11:0] q1_ubintr_m,
output  q1_ubiolmbrst_m,
output  q1_ubmbrst_m,
output  q1_ubrxuart_m,

// Quad 2

output  q2_altclk_m,
input [31:0] q2_apb3prdata_m,
input  q2_apb3pready_m,
input  q2_apb3pslverr_m,
output [15:0] q2_apb3paddr_m,
output  q2_apb3clk_m,
output q2_axisclk_m,
output  q2_apb3penable_m,
output  q2_apb3presetn_m,
output  q2_apb3psel_m,
output [31:0] q2_apb3pwdata_m,
output  q2_apb3pwrite_m,
output  q2_bgbypassb_m,
output  q2_bgmonitorenb_m,
output  q2_bgpdb_m,
output  q2_bgrcalovrdenb_m,
output [4:0] q2_bgrcalovrd_m,
output  q2_scanclkb_m,
output  q2_scancntrlin_m,
output  q2_scanenb_m,
output [3:0] q2_scanin_m,
output  q2_scanrstb_m,
output  q2_xpscanclk_m,
output  q2_xpscanenb_m,
output [15:0] q2_xpscanin_m,
output  q2_xpscanmodeb_m,
output  q2_xpscanrstb_m,
output  q2_cssdrstb_m,
output  q2_cssdstopclk_m,
output  q2_edtupdateb_m,
input  ch8_txoutclk_m,
input  ch8_rxoutclk_m,
input  ch8_bufgtce_m,
input [3:0] ch8_bufgtcemask_m,
input [11:0] ch8_bufgtdiv_m,
input  ch8_bufgtrst_m,
input [3:0] ch8_bufgtrstmask_m,
input  q2_cssdstopclkdone_m,
input  ch8_cssdstopclkdone_m,
input [31:0] ch8_dmonitorout_m,
input  ch8_eyescandataerror_m,
input  ch8_iloresetdone_m,
input [15:0] ch8_pcsrsvdout_m,
input [15:0] ch8_pinrsvdas_m,
input  ch8_phyready_m,
input  ch8_phystatus_m,
input  ch8_resetexception_m,
input [7:0] ch8_rx10gstat_m,
input [2:0] ch8_rxbufstatus_m,
input  ch8_rxbyteisaligned_m,
input  ch8_rxbyterealign_m,
input  ch8_rxcdrlock_m,
input  ch8_rxcdrphdone_m,
input  ch8_rxchanbondseq_m,
input  ch8_rxchanisaligned_m,
input  ch8_rxchanrealign_m,
input [4:0] ch8_rxchbondo_m,
input [1:0] ch8_rxclkcorcnt_m,
input  ch8_rxcominitdet_m,
input  ch8_rxcommadet_m,
input  ch8_rxcomsasdet_m,
input  ch8_rxcomwakedet_m,
input [15:0] ch8_rxctrl0_m,
input [15:0] ch8_rxctrl1_m,
input [7:0] ch8_rxctrl2_m,
input [7:0] ch8_rxctrl3_m,
input [127:0] ch8_rxdata_m,
input [7:0] ch8_rxdataextendrsvd_m,
input [1:0] ch8_rxdatavalid_m,
input  ch8_rxdccdone_m,
input  ch8_rxdlyalignerr_m,
input  ch8_rxdlyalignprog_m,
input  ch8_rxelecidle_m,
input  ch8_rxfinealigndone_m,
input [5:0] ch8_rxheader_m,
input [1:0] ch8_rxheadervalid_m,
input  ch8_rxosintdone_m,
input  ch8_rxosintstarted_m,
input  ch8_rxosintstrobedone_m,
input  ch8_rxosintstrobestarted_m,
input  ch8_rxphaligndone_m,
input  ch8_rxphalignerr_m,
input  ch8_rxphdlyresetdone_m,
input  ch8_rxphsetinitdone_m,
input  ch8_rxphshift180done_m,
input  ch8_rxpmaresetdone_m,
input  ch8_rxprbserr_m,
input  ch8_rxprbslocked_m,
input  ch8_rxresetdone_m,
input  ch8_rxsliderdy_m,
input [1:0] ch8_rxstartofseq_m,
input [2:0] ch8_rxstatus_m,
input  ch8_rxsyncdone_m,
input  ch8_rxvalid_m,
input  q2_scancntrlout_m,
input  ch8_scancntrlout_m,
input [3:0] ch8_scanout_m,
input  ch8_tx10gstat_m,
input [1:0] ch8_txbufstatus_m,
input  ch8_txcomfinish_m,
input  ch8_txdccdone_m,
input  ch8_txdlyalignerr_m,
input  ch8_txdlyalignprog_m,
input  ch8_txphaligndone_m,
input  ch8_txphalignerr_m,
input  ch8_txphalignoutrsvd_m,
input  ch8_txphdlyresetdone_m,
input  ch8_txphshift180done_m,
input  ch8_txpmaresetdone_m,
input  ch8_txresetdone_m,
input  ch8_txsyncdone_m,
output  ch8_cdrbmcdrreq_m,
output  ch8_cdrfreqos_m,
output  ch8_cdrincpctrl_m,
output  ch8_cdrstepdir_m,
output  ch8_cdrstepsq_m,
output  ch8_cdrstepsx_m,
output  ch8_clkrsvd0_m,
output  ch8_clkrsvd1_m,
output  ch8_cssdrstb_m,
output  ch8_cssdstopclk_m,
output  ch8_edtupdateb_m,
output  ch8_dmonfiforeset_m,
output  ch8_dmonitorclk_m,
output  ch8_eyescanreset_m,
output  ch8_eyescantrigger_m,
output [15:0] ch8_gtrsvd_m,
output  ch8_gtrxreset_m,
output  ch8_gttxreset_m,
output  ch8_hsdppcsreset_m,
output  ch8_iloreset_m,
output  ch8_iloresetmask_m,
output [2:0] ch8_loopback_m,
output  ch8_pcierstb_m,
output [15:0] ch8_pcsrsvdin_m,
output  ch8_phyesmadaptsave_m,
output  ch8_rxcdrhold_m,
output  ch8_rxcdrovrden_m,
output  ch8_rxcdrreset_m,
output [4:0] ch8_rxchbondi_m,
output  ch8_rxdapicodeovrden_m,
output  ch8_rxdapicodereset_m,
output  ch8_rxdlyalignreq_m,
output  ch8_rxeqtraining_m,
output  ch8_rxgearboxslip_m,
output  ch8_rxlatclk_m,
output  ch8_rxlpmen_m,
output  ch8_rxmldchaindone_m,
output  ch8_rxmldchainreq_m,
output  ch8_rxmlfinealignreq_m,
output  ch8_rxoobreset_m,
output [4:0] ch8_rxpcsresetmask_m,
output [1:0] ch8_rxpd_m,
output  ch8_rxphalignreq_m,
output [1:0] ch8_rxphalignresetmask_m,
output  ch8_rxphdlypd_m,
output  ch8_rxphdlyreset_m,
output  ch8_rxphsetinitreq_m,
output  ch8_rxphshift180_m,
output [6:0] ch8_rxpmaresetmask_m,
output  ch8_rxpolarity_m,
output  ch8_rxprbscntreset_m,
output [3:0] ch8_rxprbssel_m,
output  ch8_rxprogdivreset_m,
output [7:0] ch8_rxrate_m,
output [1:0] ch8_rxresetmode_m,
output  ch8_rxslide_m,
output  ch8_rxsyncallin_m,
output  ch8_rxtermination_m,
output  ch8_rxuserrdy_m,
output  ch8_rxusrclk_m,
output [19:0] ch8_tstin_m,
output  ch8_txcominit_m,
output  ch8_txcomsas_m,
output  ch8_txcomwake_m,
output [15:0] ch8_txctrl0_m,
output [15:0] ch8_txctrl1_m,
output [7:0] ch8_txctrl2_m,
output  ch8_txdapicodeovrden_m,
output  ch8_txdapicodereset_m,
output [127:0] ch8_txdata_m,
output [7:0] ch8_txdataextendrsvd_m,
output [1:0] ch8_txdeemph_m,
output  ch8_txdetectrx_m,
output [4:0] ch8_txdiffctrl_m,
output  ch8_txdlyalignreq_m,
output  ch8_txelecidle_m,
output [5:0] ch8_txheader_m,
output  ch8_txinhibit_m,
output  ch8_txlatclk_m,
output [6:0] ch8_txmaincursor_m,
output [2:0] ch8_txmargin_m,
output  ch8_txmldchaindone_m,
output  ch8_txmldchainreq_m,
output  ch8_txoneszeros_m,
output  ch8_txpausedelayalign_m,
output  ch8_txpcsresetmask_m,
output [1:0] ch8_txpd_m,
output  ch8_txphalignreq_m,
output [1:0] ch8_txphalignresetmask_m,
output  ch8_txphdlypd_m,
output  ch8_txphdlyreset_m,
output  ch8_txphdlytstclk_m,
output  ch8_txphsetinitreq_m,
output  ch8_txphshift180_m,
output  ch8_txpicodeovrden_m,
output  ch8_txpicodereset_m,
output  ch8_txpippmen_m,
output [4:0] ch8_txpippmstepsize_m,
output  ch8_txpisopd_m,
output [2:0] ch8_txpmaresetmask_m,
output  ch8_txpolarity_m,
output [4:0] ch8_txpostcursor_m,
output  ch8_txprbsforceerr_m,
output [3:0] ch8_txprbssel_m,
output [4:0] ch8_txprecursor_m,
output  ch8_txprogdivreset_m,
output [7:0] ch8_txrate_m,
output [1:0] ch8_txresetmode_m,
output [6:0] ch8_txsequence_m,
output  ch8_txswing_m,
output  ch8_txsyncallin_m,
output  ch8_txuserrdy_m,
output  ch8_txusrclk_m,
output  ch8_scanclkb_m,
output  ch8_scancntrlin_m,
output  ch8_scanenb_m,
output [3:0] ch8_scanin_m,
output  ch8_scanrstb_m,

input  ch9_bufgtce_m,
input [3:0] ch9_bufgtcemask_m,
input [11:0] ch9_bufgtdiv_m,
input  ch9_bufgtrst_m,
input [3:0] ch9_bufgtrstmask_m,
input  ch9_cssdstopclkdone_m,
input [31:0] ch9_dmonitorout_m,
input  ch9_eyescandataerror_m,
input  ch9_iloresetdone_m,
input [15:0] ch9_pcsrsvdout_m,
input [15:0] ch9_pinrsvdas_m,
input  ch9_phyready_m,
input  ch9_phystatus_m,
input  ch9_resetexception_m,
input [7:0] ch9_rx10gstat_m,
input [2:0] ch9_rxbufstatus_m,
input  ch9_rxbyteisaligned_m,
input  ch9_rxbyterealign_m,
input  ch9_rxcdrlock_m,
input  ch9_rxcdrphdone_m,
input  ch9_rxchanbondseq_m,
input  ch9_rxchanisaligned_m,
input  ch9_rxchanrealign_m,
input [4:0] ch9_rxchbondo_m,
input [1:0] ch9_rxclkcorcnt_m,
input  ch9_rxcominitdet_m,
input  ch9_rxcommadet_m,
input  ch9_rxcomsasdet_m,
input  ch9_rxcomwakedet_m,
input [15:0] ch9_rxctrl0_m,
input [15:0] ch9_rxctrl1_m,
input [7:0] ch9_rxctrl2_m,
input [7:0] ch9_rxctrl3_m,
input [127:0] ch9_rxdata_m,
input [7:0] ch9_rxdataextendrsvd_m,
input [1:0] ch9_rxdatavalid_m,
input  ch9_rxdccdone_m,
input  ch9_rxdlyalignerr_m,
input  ch9_rxdlyalignprog_m,
input  ch9_rxelecidle_m,
input  ch9_rxfinealigndone_m,
input [5:0] ch9_rxheader_m,
input [1:0] ch9_rxheadervalid_m,
input  ch9_rxosintdone_m,
input  ch9_rxosintstarted_m,
input  ch9_rxosintstrobedone_m,
input  ch9_rxosintstrobestarted_m,
input  ch9_rxphaligndone_m,
input  ch9_rxphalignerr_m,
input  ch9_rxphdlyresetdone_m,
input  ch9_rxphsetinitdone_m,
input  ch9_rxphshift180done_m,
input  ch9_rxpmaresetdone_m,
input  ch9_rxprbserr_m,
input  ch9_rxprbslocked_m,
input  ch9_rxresetdone_m,
input  ch9_rxsliderdy_m,
input [1:0] ch9_rxstartofseq_m,
input [2:0] ch9_rxstatus_m,
input  ch9_rxsyncdone_m,
input  ch9_rxvalid_m,
input  ch9_scancntrlout_m,
input [3:0] ch9_scanout_m,
input  ch9_tx10gstat_m,
input [1:0] ch9_txbufstatus_m,
input  ch9_txcomfinish_m,
input  ch9_txdccdone_m,
input  ch9_txdlyalignerr_m,
input  ch9_txdlyalignprog_m,
input  ch9_txphaligndone_m,
input  ch9_txphalignerr_m,
input  ch9_txphalignoutrsvd_m,
input  ch9_txphdlyresetdone_m,
input  ch9_txphshift180done_m,
input  ch9_txpmaresetdone_m,
input  ch9_txresetdone_m,
input  ch9_txsyncdone_m,
output  ch9_cdrbmcdrreq_m,
output  ch9_cdrfreqos_m,
output  ch9_cdrincpctrl_m,
output  ch9_cdrstepdir_m,
output  ch9_cdrstepsq_m,
output  ch9_cdrstepsx_m,
output  ch9_clkrsvd0_m,
output  ch9_clkrsvd1_m,
output  ch9_cssdrstb_m,
output  ch9_cssdstopclk_m,
output  ch9_edtupdateb_m,
output  ch9_dmonfiforeset_m,
output  ch9_dmonitorclk_m,
output  ch9_eyescanreset_m,
output  ch9_eyescantrigger_m,
output [15:0] ch9_gtrsvd_m,
output  ch9_gtrxreset_m,
output  ch9_gttxreset_m,
output  ch9_hsdppcsreset_m,
output  ch9_iloreset_m,
output  ch9_iloresetmask_m,
output [2:0] ch9_loopback_m,
output  ch9_pcierstb_m,
output [15:0] ch9_pcsrsvdin_m,
output  ch9_phyesmadaptsave_m,
output  ch9_rxcdrhold_m,
output  ch9_rxcdrovrden_m,
output  ch9_rxcdrreset_m,
output [4:0] ch9_rxchbondi_m,
output  ch9_rxdapicodeovrden_m,
output  ch9_rxdapicodereset_m,
output  ch9_rxdlyalignreq_m,
output  ch9_rxeqtraining_m,
output  ch9_rxgearboxslip_m,
output  ch9_rxlatclk_m,
output  ch9_rxlpmen_m,
output  ch9_rxmldchaindone_m,
output  ch9_rxmldchainreq_m,
output  ch9_rxmlfinealignreq_m,
output  ch9_rxoobreset_m,
output [4:0] ch9_rxpcsresetmask_m,
output [1:0] ch9_rxpd_m,
output  ch9_rxphalignreq_m,
output [1:0] ch9_rxphalignresetmask_m,
output  ch9_rxphdlypd_m,
output  ch9_rxphdlyreset_m,
output  ch9_rxphsetinitreq_m,
output  ch9_rxphshift180_m,
output [6:0] ch9_rxpmaresetmask_m,
output  ch9_rxpolarity_m,
output  ch9_rxprbscntreset_m,
output [3:0] ch9_rxprbssel_m,
output  ch9_rxprogdivreset_m,
output [7:0] ch9_rxrate_m,
output [1:0] ch9_rxresetmode_m,
output  ch9_rxslide_m,
output  ch9_rxsyncallin_m,
output  ch9_rxtermination_m,
output  ch9_rxuserrdy_m,
output  ch9_rxusrclk_m,
output [19:0] ch9_tstin_m,
output  ch9_txcominit_m,
output  ch9_txcomsas_m,
output  ch9_txcomwake_m,
output [15:0] ch9_txctrl0_m,
output [15:0] ch9_txctrl1_m,
output [7:0] ch9_txctrl2_m,
output  ch9_txdapicodeovrden_m,
output  ch9_txdapicodereset_m,
output [127:0] ch9_txdata_m,
output [7:0] ch9_txdataextendrsvd_m,
output [1:0] ch9_txdeemph_m,
output  ch9_txdetectrx_m,
output [4:0] ch9_txdiffctrl_m,
output  ch9_txdlyalignreq_m,
output  ch9_txelecidle_m,
output [5:0] ch9_txheader_m,
output  ch9_txinhibit_m,
output  ch9_txlatclk_m,
output [6:0] ch9_txmaincursor_m,
output [2:0] ch9_txmargin_m,
output  ch9_txmldchaindone_m,
output  ch9_txmldchainreq_m,
output  ch9_txoneszeros_m,
output  ch9_txpausedelayalign_m,
output  ch9_txpcsresetmask_m,
output [1:0] ch9_txpd_m,
output  ch9_txphalignreq_m,
output [1:0] ch9_txphalignresetmask_m,
output  ch9_txphdlypd_m,
output  ch9_txphdlyreset_m,
output  ch9_txphdlytstclk_m,
output  ch9_txphsetinitreq_m,
output  ch9_txphshift180_m,
output  ch9_txpicodeovrden_m,
output  ch9_txpicodereset_m,
output  ch9_txpippmen_m,
output [4:0] ch9_txpippmstepsize_m,
output  ch9_txpisopd_m,
output [2:0] ch9_txpmaresetmask_m,
output  ch9_txpolarity_m,
output [4:0] ch9_txpostcursor_m,
output  ch9_txprbsforceerr_m,
output [3:0] ch9_txprbssel_m,
output [4:0] ch9_txprecursor_m,
output  ch9_txprogdivreset_m,
output [7:0] ch9_txrate_m,
output [1:0] ch9_txresetmode_m,
output [6:0] ch9_txsequence_m,
output  ch9_txswing_m,
output  ch9_txsyncallin_m,
output  ch9_txuserrdy_m,
output  ch9_txusrclk_m,
output  ch9_scanclkb_m,
output  ch9_scancntrlin_m,
output  ch9_scanenb_m,
output [3:0] ch9_scanin_m,
output  ch9_scanrstb_m,

input  ch10_bufgtce_m,
input [3:0] ch10_bufgtcemask_m,
input [11:0] ch10_bufgtdiv_m,
input  ch10_bufgtrst_m,
input [3:0] ch10_bufgtrstmask_m,
input  ch10_cssdstopclkdone_m,
input [31:0] ch10_dmonitorout_m,
input  ch10_eyescandataerror_m,
input  ch10_iloresetdone_m,
input [15:0] ch10_pcsrsvdout_m,
input [15:0] ch10_pinrsvdas_m,
input  ch10_phyready_m,
input  ch10_phystatus_m,
input  ch10_resetexception_m,
input [7:0] ch10_rx10gstat_m,
input [2:0] ch10_rxbufstatus_m,
input  ch10_rxbyteisaligned_m,
input  ch10_rxbyterealign_m,
input  ch10_rxcdrlock_m,
input  ch10_rxcdrphdone_m,
input  ch10_rxchanbondseq_m,
input  ch10_rxchanisaligned_m,
input  ch10_rxchanrealign_m,
input [4:0] ch10_rxchbondo_m,
input [1:0] ch10_rxclkcorcnt_m,
input  ch10_rxcominitdet_m,
input  ch10_rxcommadet_m,
input  ch10_rxcomsasdet_m,
input  ch10_rxcomwakedet_m,
input [15:0] ch10_rxctrl0_m,
input [15:0] ch10_rxctrl1_m,
input [7:0] ch10_rxctrl2_m,
input [7:0] ch10_rxctrl3_m,
input [127:0] ch10_rxdata_m,
input [7:0] ch10_rxdataextendrsvd_m,
input [1:0] ch10_rxdatavalid_m,
input  ch10_rxdccdone_m,
input  ch10_rxdlyalignerr_m,
input  ch10_rxdlyalignprog_m,
input  ch10_rxelecidle_m,
input  ch10_rxfinealigndone_m,
input [5:0] ch10_rxheader_m,
input [1:0] ch10_rxheadervalid_m,
input  ch10_rxosintdone_m,
input  ch10_rxosintstarted_m,
input  ch10_rxosintstrobedone_m,
input  ch10_rxosintstrobestarted_m,
input  ch10_rxphaligndone_m,
input  ch10_rxphalignerr_m,
input  ch10_rxphdlyresetdone_m,
input  ch10_rxphsetinitdone_m,
input  ch10_rxphshift180done_m,
input  ch10_rxpmaresetdone_m,
input  ch10_rxprbserr_m,
input  ch10_rxprbslocked_m,
input  ch10_rxresetdone_m,
input  ch10_rxsliderdy_m,
input [1:0] ch10_rxstartofseq_m,
input [2:0] ch10_rxstatus_m,
input  ch10_rxsyncdone_m,
input  ch10_rxvalid_m,
input  ch10_scancntrlout_m,
input [3:0] ch10_scanout_m,
input  ch10_tx10gstat_m,
input [1:0] ch10_txbufstatus_m,
input  ch10_txcomfinish_m,
input  ch10_txdccdone_m,
input  ch10_txdlyalignerr_m,
input  ch10_txdlyalignprog_m,
input  ch10_txphaligndone_m,
input  ch10_txphalignerr_m,
input  ch10_txphalignoutrsvd_m,
input  ch10_txphdlyresetdone_m,
input  ch10_txphshift180done_m,
input  ch10_txpmaresetdone_m,
input  ch10_txresetdone_m,
input  ch10_txsyncdone_m,
output  ch10_cdrbmcdrreq_m,
output  ch10_cdrfreqos_m,
output  ch10_cdrincpctrl_m,
output  ch10_cdrstepdir_m,
output  ch10_cdrstepsq_m,
output  ch10_cdrstepsx_m,
output  ch10_clkrsvd0_m,
output  ch10_clkrsvd1_m,
output  ch10_cssdrstb_m,
output  ch10_cssdstopclk_m,
output  ch10_edtupdateb_m,
output  ch10_dmonfiforeset_m,
output  ch10_dmonitorclk_m,
output  ch10_eyescanreset_m,
output  ch10_eyescantrigger_m,
output [15:0] ch10_gtrsvd_m,
output  ch10_gtrxreset_m,
output  ch10_gttxreset_m,
output  ch10_hsdppcsreset_m,
output  ch10_iloreset_m,
output  ch10_iloresetmask_m,
output [2:0] ch10_loopback_m,
output  ch10_pcierstb_m,
output [15:0] ch10_pcsrsvdin_m,
output  ch10_phyesmadaptsave_m,
output  ch10_rxcdrhold_m,
output  ch10_rxcdrovrden_m,
output  ch10_rxcdrreset_m,
output [4:0] ch10_rxchbondi_m,
output  ch10_rxdapicodeovrden_m,
output  ch10_rxdapicodereset_m,
output  ch10_rxdlyalignreq_m,
output  ch10_rxeqtraining_m,
output  ch10_rxgearboxslip_m,
output  ch10_rxlatclk_m,
output  ch10_rxlpmen_m,
output  ch10_rxmldchaindone_m,
output  ch10_rxmldchainreq_m,
output  ch10_rxmlfinealignreq_m,
output  ch10_rxoobreset_m,
output [4:0] ch10_rxpcsresetmask_m,
output [1:0] ch10_rxpd_m,
output  ch10_rxphalignreq_m,
output [1:0] ch10_rxphalignresetmask_m,
output  ch10_rxphdlypd_m,
output  ch10_rxphdlyreset_m,
output  ch10_rxphsetinitreq_m,
output  ch10_rxphshift180_m,
output [6:0] ch10_rxpmaresetmask_m,
output  ch10_rxpolarity_m,
output  ch10_rxprbscntreset_m,
output [3:0] ch10_rxprbssel_m,
output  ch10_rxprogdivreset_m,
output [7:0] ch10_rxrate_m,
output [1:0] ch10_rxresetmode_m,
output  ch10_rxslide_m,
output  ch10_rxsyncallin_m,
output  ch10_rxtermination_m,
output  ch10_rxuserrdy_m,
output  ch10_rxusrclk_m,
output [19:0] ch10_tstin_m,
output  ch10_txcominit_m,
output  ch10_txcomsas_m,
output  ch10_txcomwake_m,
output [15:0] ch10_txctrl0_m,
output [15:0] ch10_txctrl1_m,
output [7:0] ch10_txctrl2_m,
output  ch10_txdapicodeovrden_m,
output  ch10_txdapicodereset_m,
output [127:0] ch10_txdata_m,
output [7:0] ch10_txdataextendrsvd_m,
output [1:0] ch10_txdeemph_m,
output  ch10_txdetectrx_m,
output [4:0] ch10_txdiffctrl_m,
output  ch10_txdlyalignreq_m,
output  ch10_txelecidle_m,
output [5:0] ch10_txheader_m,
output  ch10_txinhibit_m,
output  ch10_txlatclk_m,
output [6:0] ch10_txmaincursor_m,
output [2:0] ch10_txmargin_m,
output  ch10_txmldchaindone_m,
output  ch10_txmldchainreq_m,
output  ch10_txoneszeros_m,
output  ch10_txpausedelayalign_m,
output  ch10_txpcsresetmask_m,
output [1:0] ch10_txpd_m,
output  ch10_txphalignreq_m,
output [1:0] ch10_txphalignresetmask_m,
output  ch10_txphdlypd_m,
output  ch10_txphdlyreset_m,
output  ch10_txphdlytstclk_m,
output  ch10_txphsetinitreq_m,
output  ch10_txphshift180_m,
output  ch10_txpicodeovrden_m,
output  ch10_txpicodereset_m,
output  ch10_txpippmen_m,
output [4:0] ch10_txpippmstepsize_m,
output  ch10_txpisopd_m,
output [2:0] ch10_txpmaresetmask_m,
output  ch10_txpolarity_m,
output [4:0] ch10_txpostcursor_m,
output  ch10_txprbsforceerr_m,
output [3:0] ch10_txprbssel_m,
output [4:0] ch10_txprecursor_m,
output  ch10_txprogdivreset_m,
output [7:0] ch10_txrate_m,
output [1:0] ch10_txresetmode_m,
output [6:0] ch10_txsequence_m,
output  ch10_txswing_m,
output  ch10_txsyncallin_m,
output  ch10_txuserrdy_m,
output  ch10_txusrclk_m,
output  ch10_scanclkb_m,
output  ch10_scancntrlin_m,
output  ch10_scanenb_m,
output [3:0] ch10_scanin_m,
output  ch10_scanrstb_m,

input  ch11_bufgtce_m,
input [3:0] ch11_bufgtcemask_m,
input [11:0] ch11_bufgtdiv_m,
input  ch11_bufgtrst_m,
input [3:0] ch11_bufgtrstmask_m,
input  ch11_cssdstopclkdone_m,
input [31:0] ch11_dmonitorout_m,
input  ch11_eyescandataerror_m,
input  ch11_iloresetdone_m,
input [15:0] ch11_pcsrsvdout_m,
input [15:0] ch11_pinrsvdas_m,
input  ch11_phyready_m,
input  ch11_phystatus_m,
input  ch11_resetexception_m,
input [7:0] ch11_rx10gstat_m,
input [2:0] ch11_rxbufstatus_m,
input  ch11_rxbyteisaligned_m,
input  ch11_rxbyterealign_m,
input  ch11_rxcdrlock_m,
input  ch11_rxcdrphdone_m,
input  ch11_rxchanbondseq_m,
input  ch11_rxchanisaligned_m,
input  ch11_rxchanrealign_m,
input [4:0] ch11_rxchbondo_m,
input [1:0] ch11_rxclkcorcnt_m,
input  ch11_rxcominitdet_m,
input  ch11_rxcommadet_m,
input  ch11_rxcomsasdet_m,
input  ch11_rxcomwakedet_m,
input [15:0] ch11_rxctrl0_m,
input [15:0] ch11_rxctrl1_m,
input [7:0] ch11_rxctrl2_m,
input [7:0] ch11_rxctrl3_m,
input [127:0] ch11_rxdata_m,
input [7:0] ch11_rxdataextendrsvd_m,
input [1:0] ch11_rxdatavalid_m,
input  ch11_rxdccdone_m,
input  ch11_rxdlyalignerr_m,
input  ch11_rxdlyalignprog_m,
input  ch11_rxelecidle_m,
input  ch11_rxfinealigndone_m,
input [5:0] ch11_rxheader_m,
input [1:0] ch11_rxheadervalid_m,
input  ch11_rxosintdone_m,
input  ch11_rxosintstarted_m,
input  ch11_rxosintstrobedone_m,
input  ch11_rxosintstrobestarted_m,
input  ch11_rxphaligndone_m,
input  ch11_rxphalignerr_m,
input  ch11_rxphdlyresetdone_m,
input  ch11_rxphsetinitdone_m,
input  ch11_rxphshift180done_m,
input  ch11_rxpmaresetdone_m,
input  ch11_rxprbserr_m,
input  ch11_rxprbslocked_m,
input  ch11_rxresetdone_m,
input  ch11_rxsliderdy_m,
input [1:0] ch11_rxstartofseq_m,
input [2:0] ch11_rxstatus_m,
input  ch11_rxsyncdone_m,
input  ch11_rxvalid_m,
input  ch11_scancntrlout_m,
input [3:0] ch11_scanout_m,
input  ch11_tx10gstat_m,
input [1:0] ch11_txbufstatus_m,
input  ch11_txcomfinish_m,
input  ch11_txdccdone_m,
input  ch11_txdlyalignerr_m,
input  ch11_txdlyalignprog_m,
input  ch11_txphaligndone_m,
input  ch11_txphalignerr_m,
input  ch11_txphalignoutrsvd_m,
input  ch11_txphdlyresetdone_m,
input  ch11_txphshift180done_m,
input  ch11_txpmaresetdone_m,
input  ch11_txresetdone_m,
input  ch11_txsyncdone_m,
output  ch11_cdrbmcdrreq_m,
output  ch11_cdrfreqos_m,
output  ch11_cdrincpctrl_m,
output  ch11_cdrstepdir_m,
output  ch11_cdrstepsq_m,
output  ch11_cdrstepsx_m,
output  ch11_clkrsvd0_m,
output  ch11_clkrsvd1_m,
output  ch11_cssdrstb_m,
output  ch11_cssdstopclk_m,
output  ch11_edtupdateb_m,
output  ch11_dmonfiforeset_m,
output  ch11_dmonitorclk_m,
output  ch11_eyescanreset_m,
output  ch11_eyescantrigger_m,
output [15:0] ch11_gtrsvd_m,
output  ch11_gtrxreset_m,
output  ch11_gttxreset_m,
output  ch11_hsdppcsreset_m,
output  ch11_iloreset_m,
output  ch11_iloresetmask_m,
output [2:0] ch11_loopback_m,
output  ch11_pcierstb_m,
output [15:0] ch11_pcsrsvdin_m,
output  ch11_phyesmadaptsave_m,
output  ch11_rxcdrhold_m,
output  ch11_rxcdrovrden_m,
output  ch11_rxcdrreset_m,
output [4:0] ch11_rxchbondi_m,
output  ch11_rxdapicodeovrden_m,
output  ch11_rxdapicodereset_m,
output  ch11_rxdlyalignreq_m,
output  ch11_rxeqtraining_m,
output  ch11_rxgearboxslip_m,
output  ch11_rxlatclk_m,
output  ch11_rxlpmen_m,
output  ch11_rxmldchaindone_m,
output  ch11_rxmldchainreq_m,
output  ch11_rxmlfinealignreq_m,
output  ch11_rxoobreset_m,
output [4:0] ch11_rxpcsresetmask_m,
output [1:0] ch11_rxpd_m,
output  ch11_rxphalignreq_m,
output [1:0] ch11_rxphalignresetmask_m,
output  ch11_rxphdlypd_m,
output  ch11_rxphdlyreset_m,
output  ch11_rxphsetinitreq_m,
output  ch11_rxphshift180_m,
output [6:0] ch11_rxpmaresetmask_m,
output  ch11_rxpolarity_m,
output  ch11_rxprbscntreset_m,
output [3:0] ch11_rxprbssel_m,
output  ch11_rxprogdivreset_m,
output [7:0] ch11_rxrate_m,
output [1:0] ch11_rxresetmode_m,
output  ch11_rxslide_m,
output  ch11_rxsyncallin_m,
output  ch11_rxtermination_m,
output  ch11_rxuserrdy_m,
output  ch11_rxusrclk_m,
output [19:0] ch11_tstin_m,
output  ch11_txcominit_m,
output  ch11_txcomsas_m,
output  ch11_txcomwake_m,
output [15:0] ch11_txctrl0_m,
output [15:0] ch11_txctrl1_m,
output [7:0] ch11_txctrl2_m,
output  ch11_txdapicodeovrden_m,
output  ch11_txdapicodereset_m,
output [127:0] ch11_txdata_m,
output [7:0] ch11_txdataextendrsvd_m,
output [1:0] ch11_txdeemph_m,
output  ch11_txdetectrx_m,
output [4:0] ch11_txdiffctrl_m,
output  ch11_txdlyalignreq_m,
output  ch11_txelecidle_m,
output [5:0] ch11_txheader_m,
output  ch11_txinhibit_m,
output  ch11_txlatclk_m,
output [6:0] ch11_txmaincursor_m,
output [2:0] ch11_txmargin_m,
output  ch11_txmldchaindone_m,
output  ch11_txmldchainreq_m,
output  ch11_txoneszeros_m,
output  ch11_txpausedelayalign_m,
output  ch11_txpcsresetmask_m,
output [1:0] ch11_txpd_m,
output  ch11_txphalignreq_m,
output [1:0] ch11_txphalignresetmask_m,
output  ch11_txphdlypd_m,
output  ch11_txphdlyreset_m,
output  ch11_txphdlytstclk_m,
output  ch11_txphsetinitreq_m,
output  ch11_txphshift180_m,
output  ch11_txpicodeovrden_m,
output  ch11_txpicodereset_m,
output  ch11_txpippmen_m,
output [4:0] ch11_txpippmstepsize_m,
output  ch11_txpisopd_m,
output [2:0] ch11_txpmaresetmask_m,
output  ch11_txpolarity_m,
output [4:0] ch11_txpostcursor_m,
output  ch11_txprbsforceerr_m,
output [3:0] ch11_txprbssel_m,
output [4:0] ch11_txprecursor_m,
output  ch11_txprogdivreset_m,
output [7:0] ch11_txrate_m,
output [1:0] ch11_txresetmode_m,
output [6:0] ch11_txsequence_m,
output  ch11_txswing_m,
output  ch11_txsyncallin_m,
output  ch11_txuserrdy_m,
output  ch11_txusrclk_m,
output  ch11_scanclkb_m,
output  ch11_scancntrlin_m,
output  ch11_scanenb_m,
output [3:0] ch11_scanin_m,
output  ch11_scanrstb_m,

input  q2_correcterr_m,
input [31:0] q2_ctrlrsvdout_m,
input [15:0] q2_debugtracetdata_m,
input  q2_debugtracetvalid_m,
input  q2_uncorrecterr_m,
//input  q2_xpipe_bufgtce_m,
input [15:0] q2_gpo_m,
input  q2_gtpowergood_m,
input  q2_hsclk0_lcpllfbclklost_m,
input  q2_hsclk0_lcplllock_m,
input  q2_hsclk0_lcpllrefclklost_m,
input  q2_hsclk0_lcpllrefclkmonitor_m,
input [7:0] q2_hsclk0_lcpllrsvdout_m,
input  q2_hsclk0_rpllfbclklost_m,
input  q2_hsclk0_rplllock_m,
input  q2_hsclk0_rpllrefclklost_m,
input  q2_hsclk0_rpllrefclkmonitor_m,
input [7:0] q2_hsclk0_rpllrsvdout_m,
input  q2_hsclk1_lcpllfbclklost_m,
input  q2_hsclk1_lcplllock_m,
input  q2_hsclk1_lcpllrefclklost_m,
input  q2_hsclk1_lcpllrefclkmonitor_m,

input [7:0] q2_hsclk1_lcpllrsvdout_m,
input  q2_hsclk1_rpllfbclklost_m,
input  q2_hsclk1_rplllock_m,
input  q2_hsclk1_rpllrefclklost_m,
input  q2_hsclk1_rpllrefclkmonitor_m,
input [7:0] q2_hsclk1_rpllrsvdout_m,

output [15:0] q2_ctrlrsvdin0_m,
output [13:0] q2_ctrlrsvdin1_m,

output  q2_debugtraceclk_m,
output  q2_debugtracetready_m,
output [15:0] q2_gpi_m,
output  q2_hsclk0_lcpllclkrsvd0_m,
output  q2_hsclk0_lcpllclkrsvd1_m,
output [7:0] q2_hsclk0_lcpllfbdiv_m,
output  q2_hsclk0_lcpllpd_m,
output [2:0] q2_hsclk0_lcpllrefclksel_m,
output  q2_hsclk0_lcpllreset_m,
output  q2_hsclk0_lcpllresetbypassmode_m,
output [1:0] q2_hsclk0_lcpllresetmask_m,
output [7:0] q2_hsclk0_lcpllrsvd0_m,
output [7:0] q2_hsclk0_lcpllrsvd1_m,
output [25:0] q2_hsclk0_lcpllsdmdata_m,
output  q2_hsclk0_lcpllsdmtoggle_m,
output  q2_hsclk0_rpllclkrsvd0_m,
output  q2_hsclk0_rpllclkrsvd1_m,
output [7:0] q2_hsclk0_rpllfbdiv_m,
output  q2_hsclk0_rpllpd_m,
output [2:0] q2_hsclk0_rpllrefclksel_m,
output  q2_hsclk0_rpllreset_m,
output  q2_hsclk0_rpllresetbypassmode_m,
output [1:0] q2_hsclk0_rpllresetmask_m,
output [7:0] q2_hsclk0_rpllrsvd0_m,
output [7:0] q2_hsclk0_rpllrsvd1_m,
output [25:0] q2_hsclk0_rpllsdmdata_m,
output  q2_hsclk0_rpllsdmtoggle_m,
output  q2_hsclk1_lcpllclkrsvd0_m,
output  q2_hsclk1_lcpllclkrsvd1_m,
output [7:0] q2_hsclk1_lcpllfbdiv_m,
output  q2_hsclk1_lcpllpd_m,
output [2:0] q2_hsclk1_lcpllrefclksel_m,
output  q2_hsclk1_lcpllreset_m,
output  q2_hsclk1_lcpllresetbypassmode_m,
output [1:0] q2_hsclk1_lcpllresetmask_m,
output [7:0] q2_hsclk1_lcpllrsvd0_m,
output [7:0] q2_hsclk1_lcpllrsvd1_m,
output [25:0] q2_hsclk1_lcpllsdmdata_m,
output  q2_hsclk1_lcpllsdmtoggle_m,
output  q2_hsclk1_rpllclkrsvd0_m,
output  q2_hsclk1_rpllclkrsvd1_m,
output [7:0] q2_hsclk1_rpllfbdiv_m,
output  q2_hsclk1_rpllpd_m,
output [2:0] q2_hsclk1_rpllrefclksel_m,
output  q2_hsclk1_rpllreset_m,
output  q2_hsclk1_rpllresetbypassmode_m,
output [1:0] q2_hsclk1_rpllresetmask_m,
output [7:0] q2_hsclk1_rpllrsvd0_m,
output [7:0] q2_hsclk1_rpllrsvd1_m,
output [25:0] q2_hsclk1_rpllsdmdata_m,
output  q2_hsclk1_rpllsdmtoggle_m,
output  s6_axis_tready_m,
input [31:0] s6_axis_tdata_m,
input  s6_axis_tlast_m,
input  s6_axis_tvalid_m,
output  s7_axis_tready_m,
input [31:0] s7_axis_tdata_m,
input  s7_axis_tlast_m,
input  s7_axis_tvalid_m,
output  s8_axis_tready_m,
input [31:0] s8_axis_tdata_m,
input  s8_axis_tlast_m,
input  s8_axis_tvalid_m,
input  q2_rxmarginreqack_m,
input [3:0] q2_rxmarginrescmd_m,
input [1:0] q2_rxmarginreslanenum_m,
input [7:0] q2_rxmarginrespayld_m,
input  q2_rxmarginresreq_m,
input  m6_axis_tready_m,
input  m7_axis_tready_m,
input  m8_axis_tready_m,
input  q2_trigackin0_m,
input  q2_trigout0_m,
input  q2_ubinterrupt_m,
input  q2_ubtxuart_m,
output  ch8_mstrxreset_m,
output  ch8_msttxreset_m,
output  ch9_mstrxreset_m,
output  ch9_msttxreset_m,
output  ch10_mstrxreset_m,
output  ch10_msttxreset_m,
output  ch11_mstrxreset_m,
output  ch11_msttxreset_m,

input   ch8_mstrxresetdone_m,
input   ch8_msttxresetdone_m,
input   ch9_mstrxresetdone_m,
input   ch9_msttxresetdone_m,
input  ch10_mstrxresetdone_m,
input  ch10_msttxresetdone_m,
input  ch11_mstrxresetdone_m,
input  ch11_msttxresetdone_m,
output  q2_pcielinkreachtarget_m,
output [5:0] q2_pcieltssm_m,
output  q2_rcalenb_m,
output  q2_refclk0_clktestsig_m,
output  q2_refclk1_clktestsig_m,
output  q2_refclk0_gtrefclkpd_m,
output  q2_refclk1_gtrefclkpd_m,
input   q2_rcalcmp_m,
input [4:0] q2_rcalout_m,
output [3:0] q2_rxmarginreqcmd_m,
output [1:0] q2_rxmarginreqlanenum_m,
output [7:0] q2_rxmarginreqpayld_m,
output  q2_rxmarginreqreq_m,
output  q2_rxmarginresack_m,
output [31:0] m6_axis_tdata_m,
output  m6_axis_tlast_m,
output  m6_axis_tvalid_m,
output [31:0] m7_axis_tdata_m,
output  m7_axis_tlast_m,
output  m7_axis_tvalid_m,
output [31:0] m8_axis_tdata_m,
output  m8_axis_tlast_m,
output  m8_axis_tvalid_m,
output  q2_trigackout0_m,
output  q2_trigin0_m,
output  q2_ubenable_m,
output [11:0] q2_ubintr_m,
output  q2_ubiolmbrst_m,
output  q2_ubmbrst_m,
output  q2_ubrxuart_m,

// Quad 3

output  q3_altclk_m,
input [31:0] q3_apb3prdata_m,
input  q3_apb3pready_m,
input  q3_apb3pslverr_m,
output [15:0] q3_apb3paddr_m,
output  q3_apb3clk_m,
output q3_axisclk_m,
output  q3_apb3penable_m,
output  q3_apb3presetn_m,
output  q3_apb3psel_m,
output [31:0] q3_apb3pwdata_m,
output  q3_apb3pwrite_m,
output  q3_bgbypassb_m,
output  q3_bgmonitorenb_m,
output  q3_bgpdb_m,
output  q3_bgrcalovrdenb_m,
output [4:0] q3_bgrcalovrd_m,
output  q3_scanclkb_m,
output  q3_scancntrlin_m,
output  q3_scanenb_m,
output [3:0] q3_scanin_m,
output  q3_scanrstb_m,
output  q3_xpscanclk_m,
output  q3_xpscanenb_m,
output [15:0] q3_xpscanin_m,
output  q3_xpscanmodeb_m,
output  q3_xpscanrstb_m,
output  q3_cssdrstb_m,
output  q3_cssdstopclk_m,
output  q3_edtupdateb_m,
input  ch12_txoutclk_m,
input  ch12_rxoutclk_m,
input  ch12_bufgtce_m,
input [3:0] ch12_bufgtcemask_m,
input [11:0] ch12_bufgtdiv_m,
input  ch12_bufgtrst_m,
input [3:0] ch12_bufgtrstmask_m,
input  q3_cssdstopclkdone_m,
input  ch12_cssdstopclkdone_m,
input [31:0] ch12_dmonitorout_m,
input  ch12_eyescandataerror_m,
input  ch12_iloresetdone_m,
input [15:0] ch12_pcsrsvdout_m,
input [15:0] ch12_pinrsvdas_m,
input  ch12_phyready_m,
input  ch12_phystatus_m,
input  ch12_resetexception_m,
input [7:0] ch12_rx10gstat_m,
input [2:0] ch12_rxbufstatus_m,
input  ch12_rxbyteisaligned_m,
input  ch12_rxbyterealign_m,
input  ch12_rxcdrlock_m,
input  ch12_rxcdrphdone_m,
input  ch12_rxchanbondseq_m,
input  ch12_rxchanisaligned_m,
input  ch12_rxchanrealign_m,
input [4:0] ch12_rxchbondo_m,
input [1:0] ch12_rxclkcorcnt_m,
input  ch12_rxcominitdet_m,
input  ch12_rxcommadet_m,
input  ch12_rxcomsasdet_m,
input  ch12_rxcomwakedet_m,
input [15:0] ch12_rxctrl0_m,
input [15:0] ch12_rxctrl1_m,
input [7:0] ch12_rxctrl2_m,
input [7:0] ch12_rxctrl3_m,
input [127:0] ch12_rxdata_m,
input [7:0] ch12_rxdataextendrsvd_m,
input [1:0] ch12_rxdatavalid_m,
input  ch12_rxdccdone_m,
input  ch12_rxdlyalignerr_m,
input  ch12_rxdlyalignprog_m,
input  ch12_rxelecidle_m,
input  ch12_rxfinealigndone_m,
input [5:0] ch12_rxheader_m,
input [1:0] ch12_rxheadervalid_m,
input  ch12_rxosintdone_m,
input  ch12_rxosintstarted_m,
input  ch12_rxosintstrobedone_m,
input  ch12_rxosintstrobestarted_m,
input  ch12_rxphaligndone_m,
input  ch12_rxphalignerr_m,
input  ch12_rxphdlyresetdone_m,
input  ch12_rxphsetinitdone_m,
input  ch12_rxphshift180done_m,
input  ch12_rxpmaresetdone_m,
input  ch12_rxprbserr_m,
input  ch12_rxprbslocked_m,
input  ch12_rxresetdone_m,
input  ch12_rxsliderdy_m,
input [1:0] ch12_rxstartofseq_m,
input [2:0] ch12_rxstatus_m,
input  ch12_rxsyncdone_m,
input  ch12_rxvalid_m,
input  q3_scancntrlout_m,
input  ch12_scancntrlout_m,
input [3:0] ch12_scanout_m,
input  ch12_tx10gstat_m,
input [1:0] ch12_txbufstatus_m,
input  ch12_txcomfinish_m,
input  ch12_txdccdone_m,
input  ch12_txdlyalignerr_m,
input  ch12_txdlyalignprog_m,
input  ch12_txphaligndone_m,
input  ch12_txphalignerr_m,
input  ch12_txphalignoutrsvd_m,
input  ch12_txphdlyresetdone_m,
input  ch12_txphshift180done_m,
input  ch12_txpmaresetdone_m,
input  ch12_txresetdone_m,
input  ch12_txsyncdone_m,
output  ch12_cdrbmcdrreq_m,
output  ch12_cdrfreqos_m,
output  ch12_cdrincpctrl_m,
output  ch12_cdrstepdir_m,
output  ch12_cdrstepsq_m,
output  ch12_cdrstepsx_m,
output  ch12_clkrsvd0_m,
output  ch12_clkrsvd1_m,
output  ch12_cssdrstb_m,
output  ch12_cssdstopclk_m,
output  ch12_edtupdateb_m,
output  ch12_dmonfiforeset_m,
output  ch12_dmonitorclk_m,
output  ch12_eyescanreset_m,
output  ch12_eyescantrigger_m,
output [15:0] ch12_gtrsvd_m,
output  ch12_gtrxreset_m,
output  ch12_gttxreset_m,
output  ch12_hsdppcsreset_m,
output  ch12_iloreset_m,
output  ch12_iloresetmask_m,
output [2:0] ch12_loopback_m,
output  ch12_pcierstb_m,
output [15:0] ch12_pcsrsvdin_m,
output  ch12_phyesmadaptsave_m,
output  ch12_rxcdrhold_m,
output  ch12_rxcdrovrden_m,
output  ch12_rxcdrreset_m,
output [4:0] ch12_rxchbondi_m,
output  ch12_rxdapicodeovrden_m,
output  ch12_rxdapicodereset_m,
output  ch12_rxdlyalignreq_m,
output  ch12_rxeqtraining_m,
output  ch12_rxgearboxslip_m,
output  ch12_rxlatclk_m,
output  ch12_rxlpmen_m,
output  ch12_rxmldchaindone_m,
output  ch12_rxmldchainreq_m,
output  ch12_rxmlfinealignreq_m,
output  ch12_rxoobreset_m,
output [4:0] ch12_rxpcsresetmask_m,
output [1:0] ch12_rxpd_m,
output  ch12_rxphalignreq_m,
output [1:0] ch12_rxphalignresetmask_m,
output  ch12_rxphdlypd_m,
output  ch12_rxphdlyreset_m,
output  ch12_rxphsetinitreq_m,
output  ch12_rxphshift180_m,
output [6:0] ch12_rxpmaresetmask_m,
output  ch12_rxpolarity_m,
output  ch12_rxprbscntreset_m,
output [3:0] ch12_rxprbssel_m,
output  ch12_rxprogdivreset_m,
output [7:0] ch12_rxrate_m,
output [1:0] ch12_rxresetmode_m,
output  ch12_rxslide_m,
output  ch12_rxsyncallin_m,
output  ch12_rxtermination_m,
output  ch12_rxuserrdy_m,
output  ch12_rxusrclk_m,
output [19:0] ch12_tstin_m,
output  ch12_txcominit_m,
output  ch12_txcomsas_m,
output  ch12_txcomwake_m,
output [15:0] ch12_txctrl0_m,
output [15:0] ch12_txctrl1_m,
output [7:0] ch12_txctrl2_m,
output  ch12_txdapicodeovrden_m,
output  ch12_txdapicodereset_m,
output [127:0] ch12_txdata_m,
output [7:0] ch12_txdataextendrsvd_m,
output [1:0] ch12_txdeemph_m,
output  ch12_txdetectrx_m,
output [4:0] ch12_txdiffctrl_m,
output  ch12_txdlyalignreq_m,
output  ch12_txelecidle_m,
output [5:0] ch12_txheader_m,
output  ch12_txinhibit_m,
output  ch12_txlatclk_m,
output [6:0] ch12_txmaincursor_m,
output [2:0] ch12_txmargin_m,
output  ch12_txmldchaindone_m,
output  ch12_txmldchainreq_m,
output  ch12_txoneszeros_m,
output  ch12_txpausedelayalign_m,
output  ch12_txpcsresetmask_m,
output [1:0] ch12_txpd_m,
output  ch12_txphalignreq_m,
output [1:0] ch12_txphalignresetmask_m,
output  ch12_txphdlypd_m,
output  ch12_txphdlyreset_m,
output  ch12_txphdlytstclk_m,
output  ch12_txphsetinitreq_m,
output  ch12_txphshift180_m,
output  ch12_txpicodeovrden_m,
output  ch12_txpicodereset_m,
output  ch12_txpippmen_m,
output [4:0] ch12_txpippmstepsize_m,
output  ch12_txpisopd_m,
output [2:0] ch12_txpmaresetmask_m,
output  ch12_txpolarity_m,
output [4:0] ch12_txpostcursor_m,
output  ch12_txprbsforceerr_m,
output [3:0] ch12_txprbssel_m,
output [4:0] ch12_txprecursor_m,
output  ch12_txprogdivreset_m,
output [7:0] ch12_txrate_m,
output [1:0] ch12_txresetmode_m,
output [6:0] ch12_txsequence_m,
output  ch12_txswing_m,
output  ch12_txsyncallin_m,
output  ch12_txuserrdy_m,
output  ch12_txusrclk_m,
output  ch12_scanclkb_m,
output  ch12_scancntrlin_m,
output  ch12_scanenb_m,
output [3:0] ch12_scanin_m,
output  ch12_scanrstb_m,


input  ch13_bufgtce_m,
input [3:0] ch13_bufgtcemask_m,
input [11:0] ch13_bufgtdiv_m,
input  ch13_bufgtrst_m,
input [3:0] ch13_bufgtrstmask_m,
input  ch13_cssdstopclkdone_m,
input [31:0] ch13_dmonitorout_m,
input  ch13_eyescandataerror_m,
input  ch13_iloresetdone_m,
input [15:0] ch13_pcsrsvdout_m,
input [15:0] ch13_pinrsvdas_m,
input  ch13_phyready_m,
input  ch13_phystatus_m,
input  ch13_resetexception_m,
input [7:0] ch13_rx10gstat_m,
input [2:0] ch13_rxbufstatus_m,
input  ch13_rxbyteisaligned_m,
input  ch13_rxbyterealign_m,
input  ch13_rxcdrlock_m,
input  ch13_rxcdrphdone_m,
input  ch13_rxchanbondseq_m,
input  ch13_rxchanisaligned_m,
input  ch13_rxchanrealign_m,
input [4:0] ch13_rxchbondo_m,
input [1:0] ch13_rxclkcorcnt_m,
input  ch13_rxcominitdet_m,
input  ch13_rxcommadet_m,
input  ch13_rxcomsasdet_m,
input  ch13_rxcomwakedet_m,
input [15:0] ch13_rxctrl0_m,
input [15:0] ch13_rxctrl1_m,
input [7:0] ch13_rxctrl2_m,
input [7:0] ch13_rxctrl3_m,
input [127:0] ch13_rxdata_m,
input [7:0] ch13_rxdataextendrsvd_m,
input [1:0] ch13_rxdatavalid_m,
input  ch13_rxdccdone_m,
input  ch13_rxdlyalignerr_m,
input  ch13_rxdlyalignprog_m,
input  ch13_rxelecidle_m,
input  ch13_rxfinealigndone_m,
input [5:0] ch13_rxheader_m,
input [1:0] ch13_rxheadervalid_m,
input  ch13_rxosintdone_m,
input  ch13_rxosintstarted_m,
input  ch13_rxosintstrobedone_m,
input  ch13_rxosintstrobestarted_m,
input  ch13_rxphaligndone_m,
input  ch13_rxphalignerr_m,
input  ch13_rxphdlyresetdone_m,
input  ch13_rxphsetinitdone_m,
input  ch13_rxphshift180done_m,
input  ch13_rxpmaresetdone_m,
input  ch13_rxprbserr_m,
input  ch13_rxprbslocked_m,
input  ch13_rxresetdone_m,
input  ch13_rxsliderdy_m,
input [1:0] ch13_rxstartofseq_m,
input [2:0] ch13_rxstatus_m,
input  ch13_rxsyncdone_m,
input  ch13_rxvalid_m,
input  ch13_scancntrlout_m,
input [3:0] ch13_scanout_m,
input  ch13_tx10gstat_m,
input [1:0] ch13_txbufstatus_m,
input  ch13_txcomfinish_m,
input  ch13_txdccdone_m,
input  ch13_txdlyalignerr_m,
input  ch13_txdlyalignprog_m,
input  ch13_txphaligndone_m,
input  ch13_txphalignerr_m,
input  ch13_txphalignoutrsvd_m,
input  ch13_txphdlyresetdone_m,
input  ch13_txphshift180done_m,
input  ch13_txpmaresetdone_m,
input  ch13_txresetdone_m,
input  ch13_txsyncdone_m,
output  ch13_cdrbmcdrreq_m,
output  ch13_cdrfreqos_m,
output  ch13_cdrincpctrl_m,
output  ch13_cdrstepdir_m,
output  ch13_cdrstepsq_m,
output  ch13_cdrstepsx_m,
output  ch13_clkrsvd0_m,
output  ch13_clkrsvd1_m,
output  ch13_cssdrstb_m,
output  ch13_cssdstopclk_m,
output  ch13_edtupdateb_m,
output  ch13_dmonfiforeset_m,
output  ch13_dmonitorclk_m,
output  ch13_eyescanreset_m,
output  ch13_eyescantrigger_m,
output [15:0] ch13_gtrsvd_m,
output  ch13_gtrxreset_m,
output  ch13_gttxreset_m,
output  ch13_hsdppcsreset_m,
output  ch13_iloreset_m,
output  ch13_iloresetmask_m,
output [2:0] ch13_loopback_m,
output  ch13_pcierstb_m,
output [15:0] ch13_pcsrsvdin_m,
output  ch13_phyesmadaptsave_m,
output  ch13_rxcdrhold_m,
output  ch13_rxcdrovrden_m,
output  ch13_rxcdrreset_m,
output [4:0] ch13_rxchbondi_m,
output  ch13_rxdapicodeovrden_m,
output  ch13_rxdapicodereset_m,
output  ch13_rxdlyalignreq_m,
output  ch13_rxeqtraining_m,
output  ch13_rxgearboxslip_m,
output  ch13_rxlatclk_m,
output  ch13_rxlpmen_m,
output  ch13_rxmldchaindone_m,
output  ch13_rxmldchainreq_m,
output  ch13_rxmlfinealignreq_m,
output  ch13_rxoobreset_m,
output [4:0] ch13_rxpcsresetmask_m,
output [1:0] ch13_rxpd_m,
output  ch13_rxphalignreq_m,
output [1:0] ch13_rxphalignresetmask_m,
output  ch13_rxphdlypd_m,
output  ch13_rxphdlyreset_m,
output  ch13_rxphsetinitreq_m,
output  ch13_rxphshift180_m,
output [6:0] ch13_rxpmaresetmask_m,
output  ch13_rxpolarity_m,
output  ch13_rxprbscntreset_m,
output [3:0] ch13_rxprbssel_m,
output  ch13_rxprogdivreset_m,
output [7:0] ch13_rxrate_m,
output [1:0] ch13_rxresetmode_m,
output  ch13_rxslide_m,
output  ch13_rxsyncallin_m,
output  ch13_rxtermination_m,
output  ch13_rxuserrdy_m,
output  ch13_rxusrclk_m,
output [19:0] ch13_tstin_m,
output  ch13_txcominit_m,
output  ch13_txcomsas_m,
output  ch13_txcomwake_m,
output [15:0] ch13_txctrl0_m,
output [15:0] ch13_txctrl1_m,
output [7:0] ch13_txctrl2_m,
output  ch13_txdapicodeovrden_m,
output  ch13_txdapicodereset_m,
output [127:0] ch13_txdata_m,
output [7:0] ch13_txdataextendrsvd_m,
output [1:0] ch13_txdeemph_m,
output  ch13_txdetectrx_m,
output [4:0] ch13_txdiffctrl_m,
output  ch13_txdlyalignreq_m,
output  ch13_txelecidle_m,
output [5:0] ch13_txheader_m,
output  ch13_txinhibit_m,
output  ch13_txlatclk_m,
output [6:0] ch13_txmaincursor_m,
output [2:0] ch13_txmargin_m,
output  ch13_txmldchaindone_m,
output  ch13_txmldchainreq_m,
output  ch13_txoneszeros_m,
output  ch13_txpausedelayalign_m,
output  ch13_txpcsresetmask_m,
output [1:0] ch13_txpd_m,
output  ch13_txphalignreq_m,
output [1:0] ch13_txphalignresetmask_m,
output  ch13_txphdlypd_m,
output  ch13_txphdlyreset_m,
output  ch13_txphdlytstclk_m,
output  ch13_txphsetinitreq_m,
output  ch13_txphshift180_m,
output  ch13_txpicodeovrden_m,
output  ch13_txpicodereset_m,
output  ch13_txpippmen_m,
output [4:0] ch13_txpippmstepsize_m,
output  ch13_txpisopd_m,
output [2:0] ch13_txpmaresetmask_m,
output  ch13_txpolarity_m,
output [4:0] ch13_txpostcursor_m,
output  ch13_txprbsforceerr_m,
output [3:0] ch13_txprbssel_m,
output [4:0] ch13_txprecursor_m,
output  ch13_txprogdivreset_m,
output [7:0] ch13_txrate_m,
output [1:0] ch13_txresetmode_m,
output [6:0] ch13_txsequence_m,
output  ch13_txswing_m,
output  ch13_txsyncallin_m,
output  ch13_txuserrdy_m,
output  ch13_txusrclk_m,
output  ch13_scanclkb_m,
output  ch13_scancntrlin_m,
output  ch13_scanenb_m,
output [3:0] ch13_scanin_m,
output  ch13_scanrstb_m,


input  ch14_bufgtce_m,
input [3:0] ch14_bufgtcemask_m,
input [11:0] ch14_bufgtdiv_m,
input  ch14_bufgtrst_m,
input [3:0] ch14_bufgtrstmask_m,
input  ch14_cssdstopclkdone_m,
input [31:0] ch14_dmonitorout_m,
input  ch14_eyescandataerror_m,
input  ch14_iloresetdone_m,
input [15:0] ch14_pcsrsvdout_m,
input [15:0] ch14_pinrsvdas_m,
input  ch14_phyready_m,
input  ch14_phystatus_m,
input  ch14_resetexception_m,
input [7:0] ch14_rx10gstat_m,
input [2:0] ch14_rxbufstatus_m,
input  ch14_rxbyteisaligned_m,
input  ch14_rxbyterealign_m,
input  ch14_rxcdrlock_m,
input  ch14_rxcdrphdone_m,
input  ch14_rxchanbondseq_m,
input  ch14_rxchanisaligned_m,
input  ch14_rxchanrealign_m,
input [4:0] ch14_rxchbondo_m,
input [1:0] ch14_rxclkcorcnt_m,
input  ch14_rxcominitdet_m,
input  ch14_rxcommadet_m,
input  ch14_rxcomsasdet_m,
input  ch14_rxcomwakedet_m,
input [15:0] ch14_rxctrl0_m,
input [15:0] ch14_rxctrl1_m,
input [7:0] ch14_rxctrl2_m,
input [7:0] ch14_rxctrl3_m,
input [127:0] ch14_rxdata_m,
input [7:0] ch14_rxdataextendrsvd_m,
input [1:0] ch14_rxdatavalid_m,
input  ch14_rxdccdone_m,
input  ch14_rxdlyalignerr_m,
input  ch14_rxdlyalignprog_m,
input  ch14_rxelecidle_m,
input  ch14_rxfinealigndone_m,
input [5:0] ch14_rxheader_m,
input [1:0] ch14_rxheadervalid_m,
input  ch14_rxosintdone_m,
input  ch14_rxosintstarted_m,
input  ch14_rxosintstrobedone_m,
input  ch14_rxosintstrobestarted_m,
input  ch14_rxphaligndone_m,
input  ch14_rxphalignerr_m,
input  ch14_rxphdlyresetdone_m,
input  ch14_rxphsetinitdone_m,
input  ch14_rxphshift180done_m,
input  ch14_rxpmaresetdone_m,
input  ch14_rxprbserr_m,
input  ch14_rxprbslocked_m,
input  ch14_rxresetdone_m,
input  ch14_rxsliderdy_m,
input [1:0] ch14_rxstartofseq_m,
input [2:0] ch14_rxstatus_m,
input  ch14_rxsyncdone_m,
input  ch14_rxvalid_m,
input  ch14_scancntrlout_m,
input [3:0] ch14_scanout_m,
input  ch14_tx10gstat_m,
input [1:0] ch14_txbufstatus_m,
input  ch14_txcomfinish_m,
input  ch14_txdccdone_m,
input  ch14_txdlyalignerr_m,
input  ch14_txdlyalignprog_m,
input  ch14_txphaligndone_m,
input  ch14_txphalignerr_m,
input  ch14_txphalignoutrsvd_m,
input  ch14_txphdlyresetdone_m,
input  ch14_txphshift180done_m,
input  ch14_txpmaresetdone_m,
input  ch14_txresetdone_m,
input  ch14_txsyncdone_m,
output  ch14_cdrbmcdrreq_m,
output  ch14_cdrfreqos_m,
output  ch14_cdrincpctrl_m,
output  ch14_cdrstepdir_m,
output  ch14_cdrstepsq_m,
output  ch14_cdrstepsx_m,
output  ch14_clkrsvd0_m,
output  ch14_clkrsvd1_m,
output  ch14_cssdrstb_m,
output  ch14_cssdstopclk_m,
output  ch14_edtupdateb_m,
output  ch14_dmonfiforeset_m,
output  ch14_dmonitorclk_m,
output  ch14_eyescanreset_m,
output  ch14_eyescantrigger_m,
output [15:0] ch14_gtrsvd_m,
output  ch14_gtrxreset_m,
output  ch14_gttxreset_m,
output  ch14_hsdppcsreset_m,
output  ch14_iloreset_m,
output  ch14_iloresetmask_m,
output [2:0] ch14_loopback_m,
output  ch14_pcierstb_m,
output [15:0] ch14_pcsrsvdin_m,
output  ch14_phyesmadaptsave_m,
output  ch14_rxcdrhold_m,
output  ch14_rxcdrovrden_m,
output  ch14_rxcdrreset_m,
output [4:0] ch14_rxchbondi_m,
output  ch14_rxdapicodeovrden_m,
output  ch14_rxdapicodereset_m,
output  ch14_rxdlyalignreq_m,
output  ch14_rxeqtraining_m,
output  ch14_rxgearboxslip_m,
output  ch14_rxlatclk_m,
output  ch14_rxlpmen_m,
output  ch14_rxmldchaindone_m,
output  ch14_rxmldchainreq_m,
output  ch14_rxmlfinealignreq_m,
output  ch14_rxoobreset_m,
output [4:0] ch14_rxpcsresetmask_m,
output [1:0] ch14_rxpd_m,
output  ch14_rxphalignreq_m,
output [1:0] ch14_rxphalignresetmask_m,
output  ch14_rxphdlypd_m,
output  ch14_rxphdlyreset_m,
output  ch14_rxphsetinitreq_m,
output  ch14_rxphshift180_m,
output [6:0] ch14_rxpmaresetmask_m,
output  ch14_rxpolarity_m,
output  ch14_rxprbscntreset_m,
output [3:0] ch14_rxprbssel_m,
output  ch14_rxprogdivreset_m,
output [7:0] ch14_rxrate_m,
output [1:0] ch14_rxresetmode_m,
output  ch14_rxslide_m,
output  ch14_rxsyncallin_m,
output  ch14_rxtermination_m,
output  ch14_rxuserrdy_m,
output  ch14_rxusrclk_m,
output [19:0] ch14_tstin_m,
output  ch14_txcominit_m,
output  ch14_txcomsas_m,
output  ch14_txcomwake_m,
output [15:0] ch14_txctrl0_m,
output [15:0] ch14_txctrl1_m,
output [7:0] ch14_txctrl2_m,
output  ch14_txdapicodeovrden_m,
output  ch14_txdapicodereset_m,
output [127:0] ch14_txdata_m,
output [7:0] ch14_txdataextendrsvd_m,
output [1:0] ch14_txdeemph_m,
output  ch14_txdetectrx_m,
output [4:0] ch14_txdiffctrl_m,
output  ch14_txdlyalignreq_m,
output  ch14_txelecidle_m,
output [5:0] ch14_txheader_m,
output  ch14_txinhibit_m,
output  ch14_txlatclk_m,
output [6:0] ch14_txmaincursor_m,
output [2:0] ch14_txmargin_m,
output  ch14_txmldchaindone_m,
output  ch14_txmldchainreq_m,
output  ch14_txoneszeros_m,
output  ch14_txpausedelayalign_m,
output  ch14_txpcsresetmask_m,
output [1:0] ch14_txpd_m,
output  ch14_txphalignreq_m,
output [1:0] ch14_txphalignresetmask_m,
output  ch14_txphdlypd_m,
output  ch14_txphdlyreset_m,
output  ch14_txphdlytstclk_m,
output  ch14_txphsetinitreq_m,
output  ch14_txphshift180_m,
output  ch14_txpicodeovrden_m,
output  ch14_txpicodereset_m,
output  ch14_txpippmen_m,
output [4:0] ch14_txpippmstepsize_m,
output  ch14_txpisopd_m,
output [2:0] ch14_txpmaresetmask_m,
output  ch14_txpolarity_m,
output [4:0] ch14_txpostcursor_m,
output  ch14_txprbsforceerr_m,
output [3:0] ch14_txprbssel_m,
output [4:0] ch14_txprecursor_m,
output  ch14_txprogdivreset_m,
output [7:0] ch14_txrate_m,
output [1:0] ch14_txresetmode_m,
output [6:0] ch14_txsequence_m,
output  ch14_txswing_m,
output  ch14_txsyncallin_m,
output  ch14_txuserrdy_m,
output  ch14_txusrclk_m,
output  ch14_scanclkb_m,
output  ch14_scancntrlin_m,
output  ch14_scanenb_m,
output [3:0] ch14_scanin_m,
output  ch14_scanrstb_m,


input  ch15_bufgtce_m,
input [3:0] ch15_bufgtcemask_m,
input [11:0] ch15_bufgtdiv_m,
input  ch15_bufgtrst_m,
input [3:0] ch15_bufgtrstmask_m,
input  ch15_cssdstopclkdone_m,
input [31:0] ch15_dmonitorout_m,
input  ch15_eyescandataerror_m,
input  ch15_iloresetdone_m,
input [15:0] ch15_pcsrsvdout_m,
input [15:0] ch15_pinrsvdas_m,
input  ch15_phyready_m,
input  ch15_phystatus_m,
input  ch15_resetexception_m,
input [7:0] ch15_rx10gstat_m,
input [2:0] ch15_rxbufstatus_m,
input  ch15_rxbyteisaligned_m,
input  ch15_rxbyterealign_m,
input  ch15_rxcdrlock_m,
input  ch15_rxcdrphdone_m,
input  ch15_rxchanbondseq_m,
input  ch15_rxchanisaligned_m,
input  ch15_rxchanrealign_m,
input [4:0] ch15_rxchbondo_m,
input [1:0] ch15_rxclkcorcnt_m,
input  ch15_rxcominitdet_m,
input  ch15_rxcommadet_m,
input  ch15_rxcomsasdet_m,
input  ch15_rxcomwakedet_m,
input [15:0] ch15_rxctrl0_m,
input [15:0] ch15_rxctrl1_m,
input [7:0] ch15_rxctrl2_m,
input [7:0] ch15_rxctrl3_m,
input [127:0] ch15_rxdata_m,
input [7:0] ch15_rxdataextendrsvd_m,
input [1:0] ch15_rxdatavalid_m,
input  ch15_rxdccdone_m,
input  ch15_rxdlyalignerr_m,
input  ch15_rxdlyalignprog_m,
input  ch15_rxelecidle_m,
input  ch15_rxfinealigndone_m,
input [5:0] ch15_rxheader_m,
input [1:0] ch15_rxheadervalid_m,
input  ch15_rxosintdone_m,
input  ch15_rxosintstarted_m,
input  ch15_rxosintstrobedone_m,
input  ch15_rxosintstrobestarted_m,
input  ch15_rxphaligndone_m,
input  ch15_rxphalignerr_m,
input  ch15_rxphdlyresetdone_m,
input  ch15_rxphsetinitdone_m,
input  ch15_rxphshift180done_m,
input  ch15_rxpmaresetdone_m,
input  ch15_rxprbserr_m,
input  ch15_rxprbslocked_m,
input  ch15_rxresetdone_m,
input  ch15_rxsliderdy_m,
input [1:0] ch15_rxstartofseq_m,
input [2:0] ch15_rxstatus_m,
input  ch15_rxsyncdone_m,
input  ch15_rxvalid_m,
input  ch15_scancntrlout_m,
input [3:0] ch15_scanout_m,
input  ch15_tx10gstat_m,
input [1:0] ch15_txbufstatus_m,
input  ch15_txcomfinish_m,
input  ch15_txdccdone_m,
input  ch15_txdlyalignerr_m,
input  ch15_txdlyalignprog_m,
input  ch15_txphaligndone_m,
input  ch15_txphalignerr_m,
input  ch15_txphalignoutrsvd_m,
input  ch15_txphdlyresetdone_m,
input  ch15_txphshift180done_m,
input  ch15_txpmaresetdone_m,
input  ch15_txresetdone_m,
input  ch15_txsyncdone_m,
output  ch15_cdrbmcdrreq_m,
output  ch15_cdrfreqos_m,
output  ch15_cdrincpctrl_m,
output  ch15_cdrstepdir_m,
output  ch15_cdrstepsq_m,
output  ch15_cdrstepsx_m,
output  ch15_clkrsvd0_m,
output  ch15_clkrsvd1_m,
output  ch15_cssdrstb_m,
output  ch15_cssdstopclk_m,
output  ch15_edtupdateb_m,
output  ch15_dmonfiforeset_m,
output  ch15_dmonitorclk_m,
output  ch15_eyescanreset_m,
output  ch15_eyescantrigger_m,
output [15:0] ch15_gtrsvd_m,
output  ch15_gtrxreset_m,
output  ch15_gttxreset_m,
output  ch15_hsdppcsreset_m,
output  ch15_iloreset_m,
output  ch15_iloresetmask_m,
output [2:0] ch15_loopback_m,
output  ch15_pcierstb_m,
output [15:0] ch15_pcsrsvdin_m,
output  ch15_phyesmadaptsave_m,
output  ch15_rxcdrhold_m,
output  ch15_rxcdrovrden_m,
output  ch15_rxcdrreset_m,
output [4:0] ch15_rxchbondi_m,
output  ch15_rxdapicodeovrden_m,
output  ch15_rxdapicodereset_m,
output  ch15_rxdlyalignreq_m,
output  ch15_rxeqtraining_m,
output  ch15_rxgearboxslip_m,
output  ch15_rxlatclk_m,
output  ch15_rxlpmen_m,
output  ch15_rxmldchaindone_m,
output  ch15_rxmldchainreq_m,
output  ch15_rxmlfinealignreq_m,
output  ch15_rxoobreset_m,
output [4:0] ch15_rxpcsresetmask_m,
output [1:0] ch15_rxpd_m,
output  ch15_rxphalignreq_m,
output [1:0] ch15_rxphalignresetmask_m,
output  ch15_rxphdlypd_m,
output  ch15_rxphdlyreset_m,
output  ch15_rxphsetinitreq_m,
output  ch15_rxphshift180_m,
output [6:0] ch15_rxpmaresetmask_m,
output  ch15_rxpolarity_m,
output  ch15_rxprbscntreset_m,
output [3:0] ch15_rxprbssel_m,
output  ch15_rxprogdivreset_m,
output [7:0] ch15_rxrate_m,
output [1:0] ch15_rxresetmode_m,
output  ch15_rxslide_m,
output  ch15_rxsyncallin_m,
output  ch15_rxtermination_m,
output  ch15_rxuserrdy_m,
output  ch15_rxusrclk_m,
output [19:0] ch15_tstin_m,
output  ch15_txcominit_m,
output  ch15_txcomsas_m,
output  ch15_txcomwake_m,
output [15:0] ch15_txctrl0_m,
output [15:0] ch15_txctrl1_m,
output [7:0] ch15_txctrl2_m,
output  ch15_txdapicodeovrden_m,
output  ch15_txdapicodereset_m,
output [127:0] ch15_txdata_m,
output [7:0] ch15_txdataextendrsvd_m,
output [1:0] ch15_txdeemph_m,
output  ch15_txdetectrx_m,
output [4:0] ch15_txdiffctrl_m,
output  ch15_txdlyalignreq_m,
output  ch15_txelecidle_m,
output [5:0] ch15_txheader_m,
output  ch15_txinhibit_m,
output  ch15_txlatclk_m,
output [6:0] ch15_txmaincursor_m,
output [2:0] ch15_txmargin_m,
output  ch15_txmldchaindone_m,
output  ch15_txmldchainreq_m,
output  ch15_txoneszeros_m,
output  ch15_txpausedelayalign_m,
output  ch15_txpcsresetmask_m,
output [1:0] ch15_txpd_m,
output  ch15_txphalignreq_m,
output [1:0] ch15_txphalignresetmask_m,
output  ch15_txphdlypd_m,
output  ch15_txphdlyreset_m,
output  ch15_txphdlytstclk_m,
output  ch15_txphsetinitreq_m,
output  ch15_txphshift180_m,
output  ch15_txpicodeovrden_m,
output  ch15_txpicodereset_m,
output  ch15_txpippmen_m,
output [4:0] ch15_txpippmstepsize_m,
output  ch15_txpisopd_m,
output [2:0] ch15_txpmaresetmask_m,
output  ch15_txpolarity_m,
output [4:0] ch15_txpostcursor_m,
output  ch15_txprbsforceerr_m,
output [3:0] ch15_txprbssel_m,
output [4:0] ch15_txprecursor_m,
output  ch15_txprogdivreset_m,
output [7:0] ch15_txrate_m,
output [1:0] ch15_txresetmode_m,
output [6:0] ch15_txsequence_m,
output  ch15_txswing_m,
output  ch15_txsyncallin_m,
output  ch15_txuserrdy_m,
output  ch15_txusrclk_m,
output  ch15_scanclkb_m,
output  ch15_scancntrlin_m,
output  ch15_scanenb_m,
output [3:0] ch15_scanin_m,
output  ch15_scanrstb_m,

input  q3_correcterr_m,
input [31:0] q3_ctrlrsvdout_m,
input [15:0] q3_debugtracetdata_m,
input  q3_debugtracetvalid_m,
input  q3_uncorrecterr_m,
//input  q3_xpipe_bufgtce_m,
input [15:0] q3_gpo_m,
input  q3_gtpowergood_m,
input  q3_hsclk0_lcpllfbclklost_m,
input  q3_hsclk0_lcplllock_m,
input  q3_hsclk0_lcpllrefclklost_m,
input  q3_hsclk0_lcpllrefclkmonitor_m,
input [7:0] q3_hsclk0_lcpllrsvdout_m,
input  q3_hsclk0_rpllfbclklost_m,
input  q3_hsclk0_rplllock_m,
input  q3_hsclk0_rpllrefclklost_m,
input  q3_hsclk0_rpllrefclkmonitor_m,
input [7:0] q3_hsclk0_rpllrsvdout_m,
input  q3_hsclk1_lcpllfbclklost_m,
input  q3_hsclk1_lcplllock_m,
input  q3_hsclk1_lcpllrefclklost_m,
input  q3_hsclk1_lcpllrefclkmonitor_m,

input [7:0] q3_hsclk1_lcpllrsvdout_m,
input  q3_hsclk1_rpllfbclklost_m,
input  q3_hsclk1_rplllock_m,
input  q3_hsclk1_rpllrefclklost_m,
input  q3_hsclk1_rpllrefclkmonitor_m,
input [7:0] q3_hsclk1_rpllrsvdout_m,

output [15:0] q3_ctrlrsvdin0_m,
output [13:0] q3_ctrlrsvdin1_m,

output  q3_debugtraceclk_m,
output  q3_debugtracetready_m,
output [15:0] q3_gpi_m,
output  q3_hsclk0_lcpllclkrsvd0_m,
output  q3_hsclk0_lcpllclkrsvd1_m,
output [7:0] q3_hsclk0_lcpllfbdiv_m,
output  q3_hsclk0_lcpllpd_m,
output [2:0] q3_hsclk0_lcpllrefclksel_m,
output  q3_hsclk0_lcpllreset_m,
output  q3_hsclk0_lcpllresetbypassmode_m,
output [1:0] q3_hsclk0_lcpllresetmask_m,
output [7:0] q3_hsclk0_lcpllrsvd0_m,
output [7:0] q3_hsclk0_lcpllrsvd1_m,
output [25:0] q3_hsclk0_lcpllsdmdata_m,
output  q3_hsclk0_lcpllsdmtoggle_m,
output  q3_hsclk0_rpllclkrsvd0_m,
output  q3_hsclk0_rpllclkrsvd1_m,
output [7:0] q3_hsclk0_rpllfbdiv_m,
output  q3_hsclk0_rpllpd_m,
output [2:0] q3_hsclk0_rpllrefclksel_m,
output  q3_hsclk0_rpllreset_m,
output  q3_hsclk0_rpllresetbypassmode_m,
output [1:0] q3_hsclk0_rpllresetmask_m,
output [7:0] q3_hsclk0_rpllrsvd0_m,
output [7:0] q3_hsclk0_rpllrsvd1_m,
output [25:0] q3_hsclk0_rpllsdmdata_m,
output  q3_hsclk0_rpllsdmtoggle_m,
output  q3_hsclk1_lcpllclkrsvd0_m,
output  q3_hsclk1_lcpllclkrsvd1_m,
output [7:0] q3_hsclk1_lcpllfbdiv_m,
output  q3_hsclk1_lcpllpd_m,
output [2:0] q3_hsclk1_lcpllrefclksel_m,
output  q3_hsclk1_lcpllreset_m,
output  q3_hsclk1_lcpllresetbypassmode_m,
output [1:0] q3_hsclk1_lcpllresetmask_m,
output [7:0] q3_hsclk1_lcpllrsvd0_m,
output [7:0] q3_hsclk1_lcpllrsvd1_m,
output [25:0] q3_hsclk1_lcpllsdmdata_m,
output  q3_hsclk1_lcpllsdmtoggle_m,
output  q3_hsclk1_rpllclkrsvd0_m,
output  q3_hsclk1_rpllclkrsvd1_m,
output [7:0] q3_hsclk1_rpllfbdiv_m,
output  q3_hsclk1_rpllpd_m,
output [2:0] q3_hsclk1_rpllrefclksel_m,
output  q3_hsclk1_rpllreset_m,
output  q3_hsclk1_rpllresetbypassmode_m,
output [1:0] q3_hsclk1_rpllresetmask_m,
output [7:0] q3_hsclk1_rpllrsvd0_m,
output [7:0] q3_hsclk1_rpllrsvd1_m,
output [25:0] q3_hsclk1_rpllsdmdata_m,
output  q3_hsclk1_rpllsdmtoggle_m,
output  s9_axis_tready_m,
input [31:0] s9_axis_tdata_m,
input  s9_axis_tlast_m,
input  s9_axis_tvalid_m,
output  s10_axis_tready_m,
input [31:0] s10_axis_tdata_m,
input  s10_axis_tlast_m,
input  s10_axis_tvalid_m,
output  s11_axis_tready_m,
input [31:0] s11_axis_tdata_m,
input  s11_axis_tlast_m,
input  s11_axis_tvalid_m,
input  q3_rxmarginreqack_m,
input [3:0] q3_rxmarginrescmd_m,
input [1:0] q3_rxmarginreslanenum_m,
input [7:0] q3_rxmarginrespayld_m,
input  q3_rxmarginresreq_m,
input  m9_axis_tready_m,
input  m10_axis_tready_m,
input  m11_axis_tready_m,
input  q3_trigackin0_m,
input  q3_trigout0_m,
input  q3_ubinterrupt_m,
input  q3_ubtxuart_m,
output  ch12_mstrxreset_m,
output  ch12_msttxreset_m,
output  ch13_mstrxreset_m,
output  ch13_msttxreset_m,
output  ch14_mstrxreset_m,
output  ch14_msttxreset_m,
output  ch15_mstrxreset_m,
output  ch15_msttxreset_m,

input  ch12_mstrxresetdone_m,
input  ch12_msttxresetdone_m,
input  ch13_mstrxresetdone_m,
input  ch13_msttxresetdone_m,
input  ch14_mstrxresetdone_m,
input  ch14_msttxresetdone_m,
input  ch15_mstrxresetdone_m,
input  ch15_msttxresetdone_m,
output  q3_pcielinkreachtarget_m,
output [5:0] q3_pcieltssm_m,
output  q3_rcalenb_m,
output  q3_refclk0_clktestsig_m,
output  q3_refclk1_clktestsig_m,
output  q3_refclk0_gtrefclkpd_m,
output  q3_refclk1_gtrefclkpd_m,
input   q3_rcalcmp_m,
input [4:0] q3_rcalout_m,
output [3:0] q3_rxmarginreqcmd_m,
output [1:0] q3_rxmarginreqlanenum_m,
output [7:0] q3_rxmarginreqpayld_m,
output  q3_rxmarginreqreq_m,
output  q3_rxmarginresack_m,
output [31:0] m9_axis_tdata_m,
output  m9_axis_tlast_m,
output  m9_axis_tvalid_m,
output [31:0] m10_axis_tdata_m,
output  m10_axis_tlast_m,
output  m10_axis_tvalid_m,
output [31:0] m11_axis_tdata_m,
output  m11_axis_tlast_m,
output  m11_axis_tvalid_m,
output  q3_trigackout0_m,
output  q3_trigin0_m,
output  q3_ubenable_m,
output [11:0] q3_ubintr_m,
output  q3_ubiolmbrst_m,
output  q3_ubmbrst_m,
output  q3_ubrxuart_m


//<: if {$PLATFORM == "xcvu440"} { :>
//  ,
//### SPP - start additional ports
//  input wire  [C_SPP_PSPMC_FROM_CORE_WIDTH-1:0] ps_pmc_from_core,
//  output wire [C_SPP_PSPMC_TO_CORE_WIDTH-1:0] ps_pmc_to_core,
//  output [127:0] dbg0,
//  output [15:0]  dbg0_ext,
//  output [127:0] dbg1,
//  output [15:0]  dbg1_ext,
//  output [127:0] dbg2,
//  output [15:0]  dbg2_ext,
//  output [127:0] dbg3,
//  output [15:0]  dbg3_ext,
//  output [127:0] dbg4,
//  output [15:0]  dbg4_ext,
//  input  [31:0]  dbg_sel

//### SPP - end additional ports
//<: } :>
  ) ;


wire [5:0] pmc_pl_ref_clk ;
wire s_axi_gp0_rclk_temp ;
wire s_axi_gp0_wclk_temp ;
wire s_axi_gp2_rclk_temp ;
wire s_axi_gp2_wclk_temp ;
wire s_axi_gp4_rclk_temp ;
wire s_axi_gp4_wclk_temp ;

wire [3:0] usr_capture_i;
wire [3:0] usr_drck_i;
wire [3:0] usr_reset_i;
wire [3:0] usr_runtest_i;
wire [3:0] usr_sel_i;
wire [3:0] usr_shift_i;
wire [3:0] usr_tck_i;
wire [3:0] usr_tdi_i;
wire [3:0] usr_tms_i;
wire [3:0] usr_update_i;
wire [3:0] usr_tdo_i;

wire [7:0] pl_ps_irq0_i ;
wire [7:0] pl_ps_irq1_i ;
wire [7:0] pl_ps_irq0_null = 8'h0 ;
wire [7:0] pl_ps_irq1_null = 8'h0 ;

//assign pl_clk0 = pmc_pl_ref_clk[0] ;
//assign pl_clk1 = pmc_pl_ref_clk[1] ;
//assign pl_clk2 = pmc_pl_ref_clk[2] ;
//assign pl_clk3 = pmc_pl_ref_clk[3] ;

   wire  s_axi_gp2_arready_t ; 
   wire  s_axi_gp2_awready_t ; 
   wire  [5:0] s_axi_gp2_bid_t ; 
   wire  [1:0] s_axi_gp2_bresp_t ; 
   wire  s_axi_gp2_bvalid_t ; 
   wire  [3:0] s_axi_gp2_racount_t ; 
   wire  [7:0] s_axi_gp2_rcount_t ; 
   wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_rdata_t ; 
   wire  [5:0] s_axi_gp2_rid_t ; 
   wire  s_axi_gp2_rlast_t ; 
   wire  [1:0] s_axi_gp2_rresp_t ; 
   wire  s_axi_gp2_rvalid_t ; 
   wire  [3:0] s_axi_gp2_wacount_t ; 
   wire  [7:0] s_axi_gp2_wcount_t ; 
   wire  s_axi_gp2_wready_t ; 
   wire  [48:0] s_axi_gp2_araddr_t ; 
   wire  [1:0] s_axi_gp2_arburst_t ; 
   wire  [3:0] s_axi_gp2_arcache_t ; 
   wire  [5:0] s_axi_gp2_arid_t ; 
   wire  [7:0] s_axi_gp2_arlen_t ; 
   wire  s_axi_gp2_arlock_t ; 
   wire  [2:0] s_axi_gp2_arprot_t ; 
   wire  [3:0] s_axi_gp2_arqos_t ; 
   wire  [2:0] s_axi_gp2_arsize_t ; 
   wire  [17:0] s_axi_gp2_aruser_t ; 
   wire  s_axi_gp2_arvalid_t ; 
   wire  [48:0] s_axi_gp2_awaddr_t ; 
   wire  [1:0] s_axi_gp2_awburst_t ; 
   wire  [3:0] s_axi_gp2_awcache_t ; 
   wire  [5:0] s_axi_gp2_awid_t ; 
   wire  [7:0] s_axi_gp2_awlen_t ; 
   wire  s_axi_gp2_awlock_t ; 
   wire  [2:0] s_axi_gp2_awprot_t ; 
   wire  [3:0] s_axi_gp2_awqos_t ; 
   wire  [2:0] s_axi_gp2_awsize_t ; 
   wire  [17:0] s_axi_gp2_awuser_t ; 
   wire  s_axi_gp2_awvalid_t ; 
   wire  s_axi_gp2_bready_t ; 
   wire  s_axi_gp2_rclk_t ; 
   wire  s_axi_gp2_rready_t ; 
   wire  s_axi_gp2_wclk_t ; 
   wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_wdata_t ; 
   wire  s_axi_gp2_wlast_t ; 
   wire  [15:0] s_axi_gp2_wstrb_t ; 
   wire  s_axi_gp2_wvalid_t ; 
   wire  s_axi_gp2_aclk_t ; 

wire cpmdpllpcie0userclk_loc;
wire cpmdpllpcie1userclk_loc;


wire   [511:0]   ifextplpcie0unifiedcqaxisaxiscqtdata;
wire   [15:0]   ifextplpcie0unifiedcqaxisaxiscqtkeep;
wire   [228:0]   ifextplpcie0unifiedcqaxisaxiscqtuser;
wire      ifextplpcie0unifiedcqaxisaxisport0cqtlast;
wire      ifextplpcie0unifiedcqaxisaxisport0rctlast;
wire      ifextplpcie0unifiedcqaxisaxisport1cqtlast;
wire      ifextplpcie0unifiedcqaxisaxisport1rctlast;
wire      ifextplpcie0unifiedcqaxispcieaxisport0cqvld;
wire      ifextplpcie0unifiedcqaxispcieaxisport0rcvld;
wire      ifextplpcie0unifiedcqaxispcieaxisport1cqvld;
wire      ifextplpcie0unifiedcqaxispcieaxisport1rcvld;
wire   [511:0]   ifextplpcie1unifiedcqaxisaxiscqtdata;
wire   [15:0]   ifextplpcie1unifiedcqaxisaxiscqtkeep;
wire   [228:0]   ifextplpcie1unifiedcqaxisaxiscqtuser;
wire      ifextplpcie1unifiedcqaxisaxisport0cqtlast;
wire      ifextplpcie1unifiedcqaxisaxisport0rctlast;
wire      ifextplpcie1unifiedcqaxisaxisport1cqtlast;
wire      ifextplpcie1unifiedcqaxisaxisport1rctlast;
wire      ifextplpcie1unifiedcqaxispcieaxisport0cqvld;
wire      ifextplpcie1unifiedcqaxispcieaxisport0rcvld;
wire      ifextplpcie1unifiedcqaxispcieaxisport1cqvld;
wire      ifextplpcie1unifiedcqaxispcieaxisport1rcvld;
wire     ifextplpcie0unifiedcqaxispcieaxisport0cqcrdt;
wire     ifextplpcie0unifiedcqaxispcieaxisport0rccrdt;
wire     ifextplpcie0unifiedcqaxispcieaxisport1cqcrdt;
wire     ifextplpcie0unifiedcqaxispcieaxisport1rccrdt;
wire     ifextplpcie1unifiedcqaxispcieaxisport0cqcrdt;
wire     ifextplpcie1unifiedcqaxispcieaxisport0rccrdt;
wire     ifextplpcie1unifiedcqaxispcieaxisport1cqcrdt;
wire     ifextplpcie1unifiedcqaxispcieaxisport1rccrdt;
wire ifcpmpcieadplldpll0cpmlocked;
wire ifcpmpcieadpllcpmdpll0rstn;
wire ifcpmpcieadplldpll1cpmlocked;
wire ifcpmpcieadpllcpmdpll1rstn;

   // CPM - PS Wires

   wire  perst0n;
   wire  perst1n;
   wire [63:0] ifcpmpsaxi0araddr;
   wire [1:0] ifcpmpsaxi0arburst;
   wire [3:0] ifcpmpsaxi0arcache;
   wire [15:0] ifcpmpsaxi0arid;
   wire [7:0] ifcpmpsaxi0arlen;
   wire [0:0] ifcpmpsaxi0arlock;
   wire [2:0] ifcpmpsaxi0arprot;
   wire [3:0] ifcpmpsaxi0arqos;
   wire [3:0] ifcpmpsaxi0arregion;
   wire [2:0] ifcpmpsaxi0arsize;
   wire [31:0] ifcpmpsaxi0aruser;
   wire  ifcpmpsaxi0arvalid;
   wire [63:0] ifcpmpsaxi0awaddr;
   wire [1:0] ifcpmpsaxi0awburst;
   wire [3:0] ifcpmpsaxi0awcache;
   wire [15:0] ifcpmpsaxi0awid;
   wire [7:0] ifcpmpsaxi0awlen;
   wire [0:0] ifcpmpsaxi0awlock;
   wire [2:0] ifcpmpsaxi0awprot;
   wire [3:0] ifcpmpsaxi0awqos;
   wire [3:0] ifcpmpsaxi0awregion;
   wire [2:0] ifcpmpsaxi0awsize;
   wire [31:0] ifcpmpsaxi0awuser;
   wire  ifcpmpsaxi0awvalid;
   wire  ifcpmpsaxi0bready;
   wire  ifcpmpsaxi0rready;
   wire [127:0] ifcpmpsaxi0wdata;
   wire [15:0] ifcpmpsaxi0wid;
   wire [0:0] ifcpmpsaxi0wlast;
   wire [15:0] ifcpmpsaxi0wstrb;
   wire [17:0] ifcpmpsaxi0wuser;
   wire  ifcpmpsaxi0wvalid;
   wire [63:0] ifcpmpsaxi1araddr;
   wire [1:0] ifcpmpsaxi1arburst;
   wire [3:0] ifcpmpsaxi1arcache;
   wire [15:0] ifcpmpsaxi1arid;
   wire [7:0] ifcpmpsaxi1arlen;
   wire [0:0] ifcpmpsaxi1arlock;
   wire [2:0] ifcpmpsaxi1arprot;
   wire [3:0] ifcpmpsaxi1arqos;
   wire [3:0] ifcpmpsaxi1arregion;
   wire [2:0] ifcpmpsaxi1arsize;
   wire [17:0] ifcpmpsaxi1aruser;
   wire  ifcpmpsaxi1arvalid;
   wire [63:0] ifcpmpsaxi1awaddr;
   wire [1:0] ifcpmpsaxi1awburst;
   wire [3:0] ifcpmpsaxi1awcache;
   wire [15:0] ifcpmpsaxi1awid;
   wire [7:0] ifcpmpsaxi1awlen;
   wire [0:0] ifcpmpsaxi1awlock;
   wire [2:0] ifcpmpsaxi1awprot;
   wire [3:0] ifcpmpsaxi1awqos;
   wire [3:0] ifcpmpsaxi1awregion;
   wire [2:0] ifcpmpsaxi1awsize;
   wire [17:0] ifcpmpsaxi1awuser;
   wire  ifcpmpsaxi1awvalid;
   wire  ifcpmpsaxi1bready;
   wire  ifcpmpsaxi1rready;
   wire [127:0] ifcpmpsaxi1wdata;
   wire [15:0] ifcpmpsaxi1wid;
   wire [0:0] ifcpmpsaxi1wlast;
   wire [15:0] ifcpmpsaxi1wstrb;
   wire [16:0] ifcpmpsaxi1wuser;
   wire  ifcpmpsaxi1wvalid;
   wire [63:0] ifpscpmcfgaxiaraddr;
   wire [1:0] ifpscpmcfgaxiarburst;
   wire [3:0] ifpscpmcfgaxiarcache;
   wire [15:0] ifpscpmcfgaxiarid;
   wire [7:0] ifpscpmcfgaxiarlen;
   wire [0:0] ifpscpmcfgaxiarlock;
   wire [2:0] ifpscpmcfgaxiarprot;
   wire [3:0] ifpscpmcfgaxiarqos;
   wire [3:0] ifpscpmcfgaxiarregion;
   wire [2:0] ifpscpmcfgaxiarsize;
   wire [15:0] ifpscpmcfgaxiaruser;
   wire  ifpscpmcfgaxiarvalid;
   wire [63:0] ifpscpmcfgaxiawaddr;
   wire [1:0] ifpscpmcfgaxiawburst;
   wire [3:0] ifpscpmcfgaxiawcache;
   wire [15:0] ifpscpmcfgaxiawid;
   wire [7:0] ifpscpmcfgaxiawlen;
   wire [0:0] ifpscpmcfgaxiawlock;
   wire [2:0] ifpscpmcfgaxiawprot;
   wire [3:0] ifpscpmcfgaxiawqos;
   wire [3:0] ifpscpmcfgaxiawregion;
   wire [2:0] ifpscpmcfgaxiawsize;
   wire [15:0] ifpscpmcfgaxiawuser;
   wire  ifpscpmcfgaxiawvalid;
   wire  ifpscpmcfgaxibready;
   wire  ifpscpmcfgaxirready;
   wire [31:0] ifpscpmcfgaxiwdata;
   wire [15:0] ifpscpmcfgaxiwid;
   wire [0:0] ifpscpmcfgaxiwlast;
   wire [3:0] ifpscpmcfgaxiwstrb;
   wire [5:0] ifpscpmcfgaxiwuser;
   wire  ifpscpmcfgaxiwvalid;   
   wire  ifpscpmcfgaxiarready;
   wire  ifpscpmcfgaxiawready;
   wire [15:0] ifpscpmcfgaxibid;
   wire [1:0] ifpscpmcfgaxibresp;
   wire [0:0] ifpscpmcfgaxibuser;
   wire  ifpscpmcfgaxibvalid;
   wire [31:0] ifpscpmcfgaxirdata;
   wire [15:0] ifpscpmcfgaxirid;
   wire [0:0] ifpscpmcfgaxirlast;
   wire [1:0] ifpscpmcfgaxirresp;
   wire [5:0] ifpscpmcfgaxiruser;
   wire  ifpscpmcfgaxirvalid;
   wire  ifpscpmcfgaxiwready; 
   wire  ifpscpmpcieaxiarready;
   wire  ifpscpmpcieaxiawready;
   wire [15:0] ifpscpmpcieaxibid;
   wire [1:0] ifpscpmpcieaxibresp;
   wire [15:0] ifpscpmpcieaxibuser;
   wire  ifpscpmpcieaxibvalid;
   wire [127:0] ifpscpmpcieaxirdata;
   wire [15:0] ifpscpmpcieaxirid;
   wire [0:0] ifpscpmpcieaxirlast;
   wire [1:0] ifpscpmpcieaxirresp;
   wire [16:0] ifpscpmpcieaxiruser;
   wire  ifpscpmpcieaxirvalid;
   wire  ifpscpmpcieaxiwready;   
   wire [63:0] ifpscpmpcieaxiaraddr;
   wire [1:0] ifpscpmpcieaxiarburst;
   wire [3:0] ifpscpmpcieaxiarcache;
   wire [15:0] ifpscpmpcieaxiarid;
   wire [7:0] ifpscpmpcieaxiarlen;
   wire [0:0] ifpscpmpcieaxiarlock;
   wire [2:0] ifpscpmpcieaxiarprot;
   wire [3:0] ifpscpmpcieaxiarqos;
   wire [3:0] ifpscpmpcieaxiarregion;
   wire [2:0] ifpscpmpcieaxiarsize;
   wire [17:0] ifpscpmpcieaxiaruser;
   wire  ifpscpmpcieaxiarvalid;
   wire [63:0] ifpscpmpcieaxiawaddr;
   wire [1:0] ifpscpmpcieaxiawburst;
   wire [3:0] ifpscpmpcieaxiawcache;
   wire [15:0] ifpscpmpcieaxiawid;
   wire [7:0] ifpscpmpcieaxiawlen;
   wire [0:0] ifpscpmpcieaxiawlock;
   wire [2:0] ifpscpmpcieaxiawprot;
   wire [3:0] ifpscpmpcieaxiawqos;
   wire [3:0] ifpscpmpcieaxiawregion;
   wire [2:0] ifpscpmpcieaxiawsize;
   wire [17:0] ifpscpmpcieaxiawuser;
   wire  ifpscpmpcieaxiawvalid;
   wire  ifpscpmpcieaxibready;
   wire  ifpscpmpcieaxirready;
   wire [127:0] ifpscpmpcieaxiwdata;
   wire [15:0] ifpscpmpcieaxiwid;
   wire [0:0] ifpscpmpcieaxiwlast;
   wire [15:0] ifpscpmpcieaxiwstrb;
   wire [16:0] ifpscpmpcieaxiwuser;
   wire  ifpscpmpcieaxiwvalid;  

   wire  ifpscpmpcsrpcrapben;
   wire  ifpscpmpcsrpcrdisnpiclk;
   wire  ifpscpmpcsrpcrfabricen;
   wire  ifpscpmpcsrpcrgatereg;
   wire  ifpscpmpcsrpcrholdstate;
   wire  ifpscpmpcsrpcrinitstate;
   wire  ifpscpmpcsrpcrmemclr;
   wire [3:0] ifpscpmpcsrpcrodisable;
   wire  ifpscpmpcsrpcrpcomplete;
   wire  ifpscpmpcsrpcrpwrdn;
   wire  ifpscpmpcsrpcrscanclr;
   wire  ifpscpmpcsrpcrstartbisr;
   wire  ifpscpmpcsrpcrstartcal;
   wire  ifpscpmpcsrpcrtristate;

   wire  ifcpmpsisrcorrevent;
   wire  ifcpmpsisrmiscevent;
   wire  ifcpmpsisruncorrevent;
   wire  ifpscpmchannel0xpipephystatus;
   wire [1:0] ifpscpmchannel0xpiperxcharisk;
   wire [31:0] ifpscpmchannel0xpiperxdata;
   wire  ifpscpmchannel0xpiperxdatavalid;
   wire  ifpscpmchannel0xpiperxelecidle;
   wire  ifpscpmchannel0xpiperxstartblock;
   wire [2:0] ifpscpmchannel0xpiperxstatus;
   wire [1:0] ifpscpmchannel0xpiperxsyncheader;
   wire [1:0] ifpscpmchannel0xpipepowerdown;
   wire  ifpscpmchannel0xpiperxpolarity;
   wire  ifpscpmchannel0xpiperxtermination;
   wire [1:0] ifpscpmchannel0xpipetxcharisk;
   wire  ifpscpmchannel0xpipetxcompliance;
   wire [31:0] ifpscpmchannel0xpipetxdata;
   wire  ifpscpmchannel0xpipetxdatavalid;
   wire  ifpscpmchannel0xpipetxdeemph;
   wire  ifpscpmchannel0xpipetxdetectrxloopback;
   wire  ifpscpmchannel0xpipetxelecidle;
   wire [6:0] ifpscpmchannel0xpipetxmaincursor;
   wire [2:0] ifpscpmchannel0xpipetxmargin;
   wire [4:0] ifpscpmchannel0xpipetxpostcursor;
   wire [4:0] ifpscpmchannel0xpipetxprecursor;
   wire  ifpscpmchannel0xpipetxstartblock;
   wire  ifpscpmchannel0xpipetxswing;
   wire [1:0] ifpscpmchannel0xpipetxsyncheader;
   wire  ifpscpmchannel0xpiperxvalid;
   wire  ifpscpmchannel10xpipephystatus;
   wire [1:0] ifpscpmchannel10xpiperxcharisk;
   wire [31:0] ifpscpmchannel10xpiperxdata;
   wire  ifpscpmchannel10xpiperxdatavalid;
   wire  ifpscpmchannel10xpiperxelecidle;
   wire  ifpscpmchannel10xpiperxstartblock;
   wire [2:0] ifpscpmchannel10xpiperxstatus;
   wire [1:0] ifpscpmchannel10xpiperxsyncheader;
   wire  ifpscpmchannel10xpiperxvalid;
   wire  ifpscpmchannel11xpipephystatus;
   wire [1:0] ifpscpmchannel11xpiperxcharisk;
   wire [31:0] ifpscpmchannel11xpiperxdata;
   wire  ifpscpmchannel11xpiperxdatavalid;
   wire  ifpscpmchannel11xpiperxelecidle;
   wire  ifpscpmchannel11xpiperxstartblock;
   wire [2:0] ifpscpmchannel11xpiperxstatus;
   wire [1:0] ifpscpmchannel11xpiperxsyncheader;
   wire  ifpscpmchannel11xpiperxvalid;
   wire  ifpscpmchannel12xpipephystatus;
   wire [1:0] ifpscpmchannel12xpiperxcharisk;
   wire [31:0] ifpscpmchannel12xpiperxdata;
   wire  ifpscpmchannel12xpiperxdatavalid;
   wire  ifpscpmchannel12xpiperxelecidle;
   wire  ifpscpmchannel12xpiperxstartblock;
   wire [2:0] ifpscpmchannel12xpiperxstatus;
   wire [1:0] ifpscpmchannel12xpiperxsyncheader;
   wire  ifpscpmchannel12xpiperxvalid;
   wire  ifpscpmchannel13xpipephystatus;
   wire [1:0] ifpscpmchannel13xpiperxcharisk;
   wire [31:0] ifpscpmchannel13xpiperxdata;
   wire  ifpscpmchannel13xpiperxdatavalid;
   wire  ifpscpmchannel13xpiperxelecidle;
   wire  ifpscpmchannel13xpiperxstartblock;
   wire [2:0] ifpscpmchannel13xpiperxstatus;
   wire [1:0] ifpscpmchannel13xpiperxsyncheader;
   wire  ifpscpmchannel13xpiperxvalid;
   wire  ifpscpmchannel14xpipephystatus;
   wire [1:0] ifpscpmchannel14xpiperxcharisk;
   wire [31:0] ifpscpmchannel14xpiperxdata;
   wire  ifpscpmchannel14xpiperxdatavalid;
   wire  ifpscpmchannel14xpiperxelecidle;
   wire  ifpscpmchannel14xpiperxstartblock;
   wire [2:0] ifpscpmchannel14xpiperxstatus;
   wire [1:0] ifpscpmchannel14xpiperxsyncheader;
   wire  ifpscpmchannel14xpiperxvalid;
   wire  ifpscpmchannel15xpipephystatus;
   wire [1:0] ifpscpmchannel15xpiperxcharisk;
   wire [31:0] ifpscpmchannel15xpiperxdata;
   wire  ifpscpmchannel15xpiperxdatavalid;
   wire  ifpscpmchannel15xpiperxelecidle;
   wire  ifpscpmchannel15xpiperxstartblock;
   wire [2:0] ifpscpmchannel15xpiperxstatus;
   wire [1:0] ifpscpmchannel15xpiperxsyncheader;
   wire  ifpscpmchannel15xpiperxvalid;
   wire  ifpscpmchannel1xpipephystatus;
   wire [1:0] ifpscpmchannel1xpiperxcharisk;
   wire [31:0] ifpscpmchannel1xpiperxdata;
   wire  ifpscpmchannel1xpiperxdatavalid;
   wire  ifpscpmchannel1xpiperxelecidle;
   wire  ifpscpmchannel1xpiperxstartblock;
   wire [2:0] ifpscpmchannel1xpiperxstatus;
   wire [1:0] ifpscpmchannel1xpiperxsyncheader;
   wire  ifpscpmchannel1xpiperxvalid;
   wire  ifpscpmchannel2xpipephystatus;
   wire [1:0] ifpscpmchannel2xpiperxcharisk;
   wire [31:0] ifpscpmchannel2xpiperxdata;
   wire  ifpscpmchannel2xpiperxdatavalid;
   wire  ifpscpmchannel2xpiperxelecidle;
   wire  ifpscpmchannel2xpiperxstartblock;
   wire [2:0] ifpscpmchannel2xpiperxstatus;
   wire [1:0] ifpscpmchannel2xpiperxsyncheader;
   wire  ifpscpmchannel2xpiperxvalid;
   wire  ifpscpmchannel3xpipephystatus;
   wire [1:0] ifpscpmchannel3xpiperxcharisk;
   wire [31:0] ifpscpmchannel3xpiperxdata;
   wire  ifpscpmchannel3xpiperxdatavalid;
   wire  ifpscpmchannel3xpiperxelecidle;
   wire  ifpscpmchannel3xpiperxstartblock;
   wire [2:0] ifpscpmchannel3xpiperxstatus;
   wire [1:0] ifpscpmchannel3xpiperxsyncheader;
   wire  ifpscpmchannel3xpiperxvalid;
   wire  ifpscpmchannel4xpipephystatus;
   wire [1:0] ifpscpmchannel4xpiperxcharisk;
   wire [31:0] ifpscpmchannel4xpiperxdata;
   wire  ifpscpmchannel4xpiperxdatavalid;
   wire  ifpscpmchannel4xpiperxelecidle;
   wire  ifpscpmchannel4xpiperxstartblock;
   wire [2:0] ifpscpmchannel4xpiperxstatus;
   wire [1:0] ifpscpmchannel4xpiperxsyncheader;
   wire  ifpscpmchannel4xpiperxvalid;
   wire  ifpscpmchannel5xpipephystatus;
   wire [1:0] ifpscpmchannel5xpiperxcharisk;
   wire [31:0] ifpscpmchannel5xpiperxdata;
   wire  ifpscpmchannel5xpiperxdatavalid;
   wire  ifpscpmchannel5xpiperxelecidle;
   wire  ifpscpmchannel5xpiperxstartblock;
   wire [2:0] ifpscpmchannel5xpiperxstatus;
   wire [1:0] ifpscpmchannel5xpiperxsyncheader;
   wire  ifpscpmchannel5xpiperxvalid;
   wire  ifpscpmchannel6xpipephystatus;
   wire [1:0] ifpscpmchannel6xpiperxcharisk;
   wire [31:0] ifpscpmchannel6xpiperxdata;
   wire  ifpscpmchannel6xpiperxdatavalid;
   wire  ifpscpmchannel6xpiperxelecidle;
   wire  ifpscpmchannel6xpiperxstartblock;
   wire [2:0] ifpscpmchannel6xpiperxstatus;
   wire [1:0] ifpscpmchannel6xpiperxsyncheader;
   wire  ifpscpmchannel6xpiperxvalid;
   wire  ifpscpmchannel7xpipephystatus;
   wire [1:0] ifpscpmchannel7xpiperxcharisk;
   wire [31:0] ifpscpmchannel7xpiperxdata;
   wire  ifpscpmchannel7xpiperxdatavalid;
   wire  ifpscpmchannel7xpiperxelecidle;
   wire  ifpscpmchannel7xpiperxstartblock;
   wire [2:0] ifpscpmchannel7xpiperxstatus;
   wire [1:0] ifpscpmchannel7xpiperxsyncheader;
   wire  ifpscpmchannel7xpiperxvalid;
   wire  ifpscpmchannel8xpipephystatus;
   wire [1:0] ifpscpmchannel8xpiperxcharisk;
   wire [31:0] ifpscpmchannel8xpiperxdata;
   wire  ifpscpmchannel8xpiperxdatavalid;
   wire  ifpscpmchannel8xpiperxelecidle;
   wire  ifpscpmchannel8xpiperxstartblock;
   wire [2:0] ifpscpmchannel8xpiperxstatus;
   wire [1:0] ifpscpmchannel8xpiperxsyncheader;
   wire  ifpscpmchannel8xpiperxvalid;
   wire  ifpscpmchannel9xpipephystatus;
   wire [1:0] ifpscpmchannel9xpiperxcharisk;
   wire [31:0] ifpscpmchannel9xpiperxdata;
   wire  ifpscpmchannel9xpiperxdatavalid;
   wire  ifpscpmchannel9xpiperxelecidle;
   wire  ifpscpmchannel9xpiperxstartblock;
   wire [2:0] ifpscpmchannel9xpiperxstatus;
   wire [1:0] ifpscpmchannel9xpiperxsyncheader;
   wire  ifpscpmchannel9xpiperxvalid;
   wire  ifpscpmhsdpchannel0xpiperxdatavalid;
   wire [1:0] ifpscpmhsdpchannel0xpiperxheader;
   wire  ifpscpmhsdpchannel0xpiperxheadervalid;
   wire  ifpscpmhsdpchannel0xpiperxresetdone;
   wire  ifpscpmhsdpchannel0xpipetxresetdone;
   wire  ifpscpmhsdpchannel1xpiperxdatavalid;
   wire [1:0] ifpscpmhsdpchannel1xpiperxheader;
   wire  ifpscpmhsdpchannel1xpiperxheadervalid;
   wire  ifpscpmhsdpchannel1xpiperxresetdone;
   wire  ifpscpmhsdpchannel1xpipetxresetdone;
   wire  ifpscpmhsdpchannel2xpiperxdatavalid;
   wire [1:0] ifpscpmhsdpchannel2xpiperxheader;
   wire  ifpscpmhsdpchannel2xpiperxheadervalid;
   wire  ifpscpmhsdpchannel2xpiperxresetdone;
   wire  ifpscpmhsdpchannel2xpipetxresetdone;   
   wire  ifpscpmhsdplinkxpipegtrxoutclk;
   wire  ifpscpmintquadxpipephyreadytobot;
   wire  ifpscpmlink0xpipebufgtce;
   wire [3:0] ifpscpmlink0xpipebufgtcemask;
   wire [11:0] ifpscpmlink0xpipebufgtdiv;
   wire  ifpscpmlink0xpipebufgtrst;
   wire [3:0] ifpscpmlink0xpipebufgtrstmask;
   wire  ifpscpmlink0xpipegtoutclk;
   wire  ifpscpmlink0xpipephyready;
   wire  ifpscpmlink1xpipebufgtce;
   wire [3:0] ifpscpmlink1xpipebufgtcemask;
   wire [11:0] ifpscpmlink1xpipebufgtdiv;
   wire  ifpscpmlink1xpipebufgtrst;
   wire [3:0] ifpscpmlink1xpipebufgtrstmask;
   wire  ifpscpmlink1xpipegtoutclk;
   wire  ifpscpmlink1xpipephyready;
   wire  ifpscpmquad0xpiperxmarginreqack;
   wire [3:0] ifpscpmquad0xpiperxmarginrescmd;
   wire [1:0] ifpscpmquad0xpiperxmarginreslanenum;
   wire [7:0] ifpscpmquad0xpiperxmarginrespayload;
   wire  ifpscpmquad0xpiperxmarginresreq;
   wire  ifpscpmquad1xpiperxmarginreqack;
   wire [3:0] ifpscpmquad1xpiperxmarginrescmd;
   wire [1:0] ifpscpmquad1xpiperxmarginreslanenum;
   wire [7:0] ifpscpmquad1xpiperxmarginrespayload;
   wire  ifpscpmquad1xpiperxmarginresreq;
   wire  ifpscpmquad2xpiperxmarginreqack;
   wire [3:0] ifpscpmquad2xpiperxmarginrescmd;
   wire [1:0] ifpscpmquad2xpiperxmarginreslanenum;
   wire [7:0] ifpscpmquad2xpiperxmarginrespayload;
   wire  ifpscpmquad2xpiperxmarginresreq;
   wire  ifpscpmquad3xpiperxmarginreqack;
   wire [3:0] ifpscpmquad3xpiperxmarginrescmd;
   wire [1:0] ifpscpmquad3xpiperxmarginreslanenum;
   wire [7:0] ifpscpmquad3xpiperxmarginrespayload;
   wire  ifpscpmquad3xpiperxmarginresreq;

   wire [1:0] ifpscpmchannel10xpipepowerdown;
   wire  ifpscpmchannel10xpiperxpolarity;
   wire  ifpscpmchannel10xpiperxtermination;
   wire [1:0] ifpscpmchannel10xpipetxcharisk;
   wire  ifpscpmchannel10xpipetxcompliance;
   wire [31:0] ifpscpmchannel10xpipetxdata;
   wire  ifpscpmchannel10xpipetxdatavalid;
   wire  ifpscpmchannel10xpipetxdeemph;
   wire  ifpscpmchannel10xpipetxdetectrxloopback;
   wire  ifpscpmchannel10xpipetxelecidle;
   wire [6:0] ifpscpmchannel10xpipetxmaincursor;
   wire [2:0] ifpscpmchannel10xpipetxmargin;
   wire [4:0] ifpscpmchannel10xpipetxpostcursor;
   wire [4:0] ifpscpmchannel10xpipetxprecursor;
   wire  ifpscpmchannel10xpipetxstartblock;
   wire  ifpscpmchannel10xpipetxswing;
   wire [1:0] ifpscpmchannel10xpipetxsyncheader;
   wire [1:0] ifpscpmchannel11xpipepowerdown;
   wire  ifpscpmchannel11xpiperxpolarity;
   wire  ifpscpmchannel11xpiperxtermination;
   wire [1:0] ifpscpmchannel11xpipetxcharisk;
   wire  ifpscpmchannel11xpipetxcompliance;
   wire [31:0] ifpscpmchannel11xpipetxdata;
   wire  ifpscpmchannel11xpipetxdatavalid;
   wire  ifpscpmchannel11xpipetxdeemph;
   wire  ifpscpmchannel11xpipetxdetectrxloopback;
   wire  ifpscpmchannel11xpipetxelecidle;
   wire [6:0] ifpscpmchannel11xpipetxmaincursor;
   wire [2:0] ifpscpmchannel11xpipetxmargin;
   wire [4:0] ifpscpmchannel11xpipetxpostcursor;
   wire [4:0] ifpscpmchannel11xpipetxprecursor;
   wire  ifpscpmchannel11xpipetxstartblock;
   wire  ifpscpmchannel11xpipetxswing;
   wire [1:0] ifpscpmchannel11xpipetxsyncheader;
   wire [1:0] ifpscpmchannel12xpipepowerdown;
   wire  ifpscpmchannel12xpiperxpolarity;
   wire  ifpscpmchannel12xpiperxtermination;
   wire [1:0] ifpscpmchannel12xpipetxcharisk;
   wire  ifpscpmchannel12xpipetxcompliance;
   wire [31:0] ifpscpmchannel12xpipetxdata;
   wire  ifpscpmchannel12xpipetxdatavalid;
   wire  ifpscpmchannel12xpipetxdeemph;
   wire  ifpscpmchannel12xpipetxdetectrxloopback;
   wire  ifpscpmchannel12xpipetxelecidle;
   wire [6:0] ifpscpmchannel12xpipetxmaincursor;
   wire [2:0] ifpscpmchannel12xpipetxmargin;
   wire [4:0] ifpscpmchannel12xpipetxpostcursor;
   wire [4:0] ifpscpmchannel12xpipetxprecursor;
   wire  ifpscpmchannel12xpipetxstartblock;
   wire  ifpscpmchannel12xpipetxswing;
   wire [1:0] ifpscpmchannel12xpipetxsyncheader;
   wire [1:0] ifpscpmchannel13xpipepowerdown;
   wire  ifpscpmchannel13xpiperxpolarity;
   wire  ifpscpmchannel13xpiperxtermination;
   wire [1:0] ifpscpmchannel13xpipetxcharisk;
   wire  ifpscpmchannel13xpipetxcompliance;
   wire [31:0] ifpscpmchannel13xpipetxdata;
   wire  ifpscpmchannel13xpipetxdatavalid;
   wire  ifpscpmchannel13xpipetxdeemph;
   wire  ifpscpmchannel13xpipetxdetectrxloopback;
   wire  ifpscpmchannel13xpipetxelecidle;
   wire [6:0] ifpscpmchannel13xpipetxmaincursor;
   wire [2:0] ifpscpmchannel13xpipetxmargin;
   wire [4:0] ifpscpmchannel13xpipetxpostcursor;
   wire [4:0] ifpscpmchannel13xpipetxprecursor;
   wire  ifpscpmchannel13xpipetxstartblock;
   wire  ifpscpmchannel13xpipetxswing;
   wire [1:0] ifpscpmchannel13xpipetxsyncheader;
   wire [1:0] ifpscpmchannel14xpipepowerdown;
   wire  ifpscpmchannel14xpiperxpolarity;
   wire  ifpscpmchannel14xpiperxtermination;
   wire [1:0] ifpscpmchannel14xpipetxcharisk;
   wire  ifpscpmchannel14xpipetxcompliance;
   wire [31:0] ifpscpmchannel14xpipetxdata;
   wire  ifpscpmchannel14xpipetxdatavalid;
   wire  ifpscpmchannel14xpipetxdeemph;
   wire  ifpscpmchannel14xpipetxdetectrxloopback;
   wire  ifpscpmchannel14xpipetxelecidle;
   wire [6:0] ifpscpmchannel14xpipetxmaincursor;
   wire [2:0] ifpscpmchannel14xpipetxmargin;
   wire [4:0] ifpscpmchannel14xpipetxpostcursor;
   wire [4:0] ifpscpmchannel14xpipetxprecursor;
   wire  ifpscpmchannel14xpipetxstartblock;
   wire  ifpscpmchannel14xpipetxswing;
   wire [1:0] ifpscpmchannel14xpipetxsyncheader;
   wire [1:0] ifpscpmchannel15xpipepowerdown;
   wire  ifpscpmchannel15xpiperxpolarity;
   wire  ifpscpmchannel15xpiperxtermination;
   wire [1:0] ifpscpmchannel15xpipetxcharisk;
   wire  ifpscpmchannel15xpipetxcompliance;
   wire [31:0] ifpscpmchannel15xpipetxdata;
   wire  ifpscpmchannel15xpipetxdatavalid;
   wire  ifpscpmchannel15xpipetxdeemph;
   wire  ifpscpmchannel15xpipetxdetectrxloopback;
   wire  ifpscpmchannel15xpipetxelecidle;
   wire [6:0] ifpscpmchannel15xpipetxmaincursor;
   wire [2:0] ifpscpmchannel15xpipetxmargin;
   wire [4:0] ifpscpmchannel15xpipetxpostcursor;
   wire [4:0] ifpscpmchannel15xpipetxprecursor;
   wire  ifpscpmchannel15xpipetxstartblock;
   wire  ifpscpmchannel15xpipetxswing;
   wire [1:0] ifpscpmchannel15xpipetxsyncheader;
   wire [1:0] ifpscpmchannel1xpipepowerdown;
   wire  ifpscpmchannel1xpiperxpolarity;
   wire  ifpscpmchannel1xpiperxtermination;
   wire [1:0] ifpscpmchannel1xpipetxcharisk;
   wire  ifpscpmchannel1xpipetxcompliance;
   wire [31:0] ifpscpmchannel1xpipetxdata;
   wire  ifpscpmchannel1xpipetxdatavalid;
   wire  ifpscpmchannel1xpipetxdeemph;
   wire  ifpscpmchannel1xpipetxdetectrxloopback;
   wire  ifpscpmchannel1xpipetxelecidle;
   wire [6:0] ifpscpmchannel1xpipetxmaincursor;
   wire [2:0] ifpscpmchannel1xpipetxmargin;
   wire [4:0] ifpscpmchannel1xpipetxpostcursor;
   wire [4:0] ifpscpmchannel1xpipetxprecursor;
   wire  ifpscpmchannel1xpipetxstartblock;
   wire  ifpscpmchannel1xpipetxswing;
   wire [1:0] ifpscpmchannel1xpipetxsyncheader;
   wire [1:0] ifpscpmchannel2xpipepowerdown;
   wire  ifpscpmchannel2xpiperxpolarity;
   wire  ifpscpmchannel2xpiperxtermination;
   wire [1:0] ifpscpmchannel2xpipetxcharisk;
   wire  ifpscpmchannel2xpipetxcompliance;
   wire [31:0] ifpscpmchannel2xpipetxdata;
   wire  ifpscpmchannel2xpipetxdatavalid;
   wire  ifpscpmchannel2xpipetxdeemph;
   wire  ifpscpmchannel2xpipetxdetectrxloopback;
   wire  ifpscpmchannel2xpipetxelecidle;
   wire [6:0] ifpscpmchannel2xpipetxmaincursor;
   wire [2:0] ifpscpmchannel2xpipetxmargin;
   wire [4:0] ifpscpmchannel2xpipetxpostcursor;
   wire [4:0] ifpscpmchannel2xpipetxprecursor;
   wire  ifpscpmchannel2xpipetxstartblock;
   wire  ifpscpmchannel2xpipetxswing;
   wire [1:0] ifpscpmchannel2xpipetxsyncheader;
   wire [1:0] ifpscpmchannel3xpipepowerdown;
   wire  ifpscpmchannel3xpiperxpolarity;
   wire  ifpscpmchannel3xpiperxtermination;
   wire [1:0] ifpscpmchannel3xpipetxcharisk;
   wire  ifpscpmchannel3xpipetxcompliance;
   wire [31:0] ifpscpmchannel3xpipetxdata;
   wire  ifpscpmchannel3xpipetxdatavalid;
   wire  ifpscpmchannel3xpipetxdeemph;
   wire  ifpscpmchannel3xpipetxdetectrxloopback;
   wire  ifpscpmchannel3xpipetxelecidle;
   wire [6:0] ifpscpmchannel3xpipetxmaincursor;
   wire [2:0] ifpscpmchannel3xpipetxmargin;
   wire [4:0] ifpscpmchannel3xpipetxpostcursor;
   wire [4:0] ifpscpmchannel3xpipetxprecursor;
   wire  ifpscpmchannel3xpipetxstartblock;
   wire  ifpscpmchannel3xpipetxswing;
   wire [1:0] ifpscpmchannel3xpipetxsyncheader;
   wire [1:0] ifpscpmchannel4xpipepowerdown;
   wire  ifpscpmchannel4xpiperxpolarity;
   wire  ifpscpmchannel4xpiperxtermination;
   wire [1:0] ifpscpmchannel4xpipetxcharisk;
   wire  ifpscpmchannel4xpipetxcompliance;
   wire [31:0] ifpscpmchannel4xpipetxdata;
   wire  ifpscpmchannel4xpipetxdatavalid;
   wire  ifpscpmchannel4xpipetxdeemph;
   wire  ifpscpmchannel4xpipetxdetectrxloopback;
   wire  ifpscpmchannel4xpipetxelecidle;
   wire [6:0] ifpscpmchannel4xpipetxmaincursor;
   wire [2:0] ifpscpmchannel4xpipetxmargin;
   wire [4:0] ifpscpmchannel4xpipetxpostcursor;
   wire [4:0] ifpscpmchannel4xpipetxprecursor;
   wire  ifpscpmchannel4xpipetxstartblock;
   wire  ifpscpmchannel4xpipetxswing;
   wire [1:0] ifpscpmchannel4xpipetxsyncheader;
   wire [1:0] ifpscpmchannel5xpipepowerdown;
   wire  ifpscpmchannel5xpiperxpolarity;
   wire  ifpscpmchannel5xpiperxtermination;
   wire [1:0] ifpscpmchannel5xpipetxcharisk;
   wire  ifpscpmchannel5xpipetxcompliance;
   wire [31:0] ifpscpmchannel5xpipetxdata;
   wire  ifpscpmchannel5xpipetxdatavalid;
   wire  ifpscpmchannel5xpipetxdeemph;
   wire  ifpscpmchannel5xpipetxdetectrxloopback;
   wire  ifpscpmchannel5xpipetxelecidle;
   wire [6:0] ifpscpmchannel5xpipetxmaincursor;
   wire [2:0] ifpscpmchannel5xpipetxmargin;
   wire [4:0] ifpscpmchannel5xpipetxpostcursor;
   wire [4:0] ifpscpmchannel5xpipetxprecursor;
   wire  ifpscpmchannel5xpipetxstartblock;
   wire  ifpscpmchannel5xpipetxswing;
   wire [1:0] ifpscpmchannel5xpipetxsyncheader;
   wire [1:0] ifpscpmchannel6xpipepowerdown;
   wire  ifpscpmchannel6xpiperxpolarity;
   wire  ifpscpmchannel6xpiperxtermination;
   wire [1:0] ifpscpmchannel6xpipetxcharisk;
   wire  ifpscpmchannel6xpipetxcompliance;
   wire [31:0] ifpscpmchannel6xpipetxdata;
   wire  ifpscpmchannel6xpipetxdatavalid;
   wire  ifpscpmchannel6xpipetxdeemph;
   wire  ifpscpmchannel6xpipetxdetectrxloopback;
   wire  ifpscpmchannel6xpipetxelecidle;
   wire [6:0] ifpscpmchannel6xpipetxmaincursor;
   wire [2:0] ifpscpmchannel6xpipetxmargin;
   wire [4:0] ifpscpmchannel6xpipetxpostcursor;
   wire [4:0] ifpscpmchannel6xpipetxprecursor;
   wire  ifpscpmchannel6xpipetxstartblock;
   wire  ifpscpmchannel6xpipetxswing;
   wire [1:0] ifpscpmchannel6xpipetxsyncheader;
   wire [1:0] ifpscpmchannel7xpipepowerdown;
   wire  ifpscpmchannel7xpiperxpolarity;
   wire  ifpscpmchannel7xpiperxtermination;
   wire [1:0] ifpscpmchannel7xpipetxcharisk;
   wire  ifpscpmchannel7xpipetxcompliance;
   wire [31:0] ifpscpmchannel7xpipetxdata;
   wire  ifpscpmchannel7xpipetxdatavalid;
   wire  ifpscpmchannel7xpipetxdeemph;
   wire  ifpscpmchannel7xpipetxdetectrxloopback;
   wire  ifpscpmchannel7xpipetxelecidle;
   wire [6:0] ifpscpmchannel7xpipetxmaincursor;
   wire [2:0] ifpscpmchannel7xpipetxmargin;
   wire [4:0] ifpscpmchannel7xpipetxpostcursor;
   wire [4:0] ifpscpmchannel7xpipetxprecursor;
   wire  ifpscpmchannel7xpipetxstartblock;
   wire  ifpscpmchannel7xpipetxswing;
   wire [1:0] ifpscpmchannel7xpipetxsyncheader;
   wire [1:0] ifpscpmchannel8xpipepowerdown;
   wire  ifpscpmchannel8xpiperxpolarity;
   wire  ifpscpmchannel8xpiperxtermination;
   wire [1:0] ifpscpmchannel8xpipetxcharisk;
   wire  ifpscpmchannel8xpipetxcompliance;
   wire [31:0] ifpscpmchannel8xpipetxdata;
   wire  ifpscpmchannel8xpipetxdatavalid;
   wire  ifpscpmchannel8xpipetxdeemph;
   wire  ifpscpmchannel8xpipetxdetectrxloopback;
   wire  ifpscpmchannel8xpipetxelecidle;
   wire [6:0] ifpscpmchannel8xpipetxmaincursor;
   wire [2:0] ifpscpmchannel8xpipetxmargin;
   wire [4:0] ifpscpmchannel8xpipetxpostcursor;
   wire [4:0] ifpscpmchannel8xpipetxprecursor;
   wire  ifpscpmchannel8xpipetxstartblock;
   wire  ifpscpmchannel8xpipetxswing;
   wire [1:0] ifpscpmchannel8xpipetxsyncheader;
   wire [1:0] ifpscpmchannel9xpipepowerdown;
   wire  ifpscpmchannel9xpiperxpolarity;
   wire  ifpscpmchannel9xpiperxtermination;
   wire [1:0] ifpscpmchannel9xpipetxcharisk;
   wire  ifpscpmchannel9xpipetxcompliance;
   wire [31:0] ifpscpmchannel9xpipetxdata;
   wire  ifpscpmchannel9xpipetxdatavalid;
   wire  ifpscpmchannel9xpipetxdeemph;
   wire  ifpscpmchannel9xpipetxdetectrxloopback;
   wire  ifpscpmchannel9xpipetxelecidle;
   wire [6:0] ifpscpmchannel9xpipetxmaincursor;
   wire [2:0] ifpscpmchannel9xpipetxmargin;
   wire [4:0] ifpscpmchannel9xpipetxpostcursor;
   wire [4:0] ifpscpmchannel9xpipetxprecursor;
   wire  ifpscpmchannel9xpipetxstartblock;
   wire  ifpscpmchannel9xpipetxswing;
   wire [1:0] ifpscpmchannel9xpipetxsyncheader;
   wire  ifpscpmhsdpchannel0xpiperxgearboxslip;
   wire  ifpscpmhsdpchannel0xpiperxpcsreset;
   wire [1:0] ifpscpmhsdpchannel0xpipetxheader;
   wire [6:0] ifpscpmhsdpchannel0xpipetxsequence;
   wire  ifpscpmhsdpchannel1xpiperxgearboxslip;
   wire  ifpscpmhsdpchannel1xpiperxpcsreset;
   wire [1:0] ifpscpmhsdpchannel1xpipetxheader;
   wire [6:0] ifpscpmhsdpchannel1xpipetxsequence;
   wire  ifpscpmhsdpchannel2xpiperxgearboxslip;
   wire  ifpscpmhsdpchannel2xpiperxpcsreset;
   wire [1:0] ifpscpmhsdpchannel2xpipetxheader;
   wire [6:0] ifpscpmhsdpchannel2xpipetxsequence;
   wire  ifpscpmhsdplinkxpipegtrxusrclk;
   wire  ifpscpmintquadxpipephyreadyfrbot;
   wire  ifpscpmlink0xpipegtpipeclk;
   wire  ifpscpmlink0xpipepcielinkreachtarget;
   wire [5:0] ifpscpmlink0xpipepcieltssmstate;
   wire  ifpscpmlink0xpipepcieperstn;
   wire  ifpscpmlink0xpipephyesmadaptationsave;
   wire [2:0] ifpscpmlink0xpipepiperate;
   wire  ifpscpmlink1xpipegtpipeclk;
   wire  ifpscpmlink1xpipepcielinkreachtarget;
   wire [5:0] ifpscpmlink1xpipepcieltssmstate;
   wire  ifpscpmlink1xpipepcieperstn;
   wire  ifpscpmlink1xpipephyesmadaptationsave;
   wire [2:0] ifpscpmlink1xpipepiperate;
   wire  cpmoscclkdiv2;
   wire [3:0] ifpscpmquad0xpiperxmarginreqcmd;
   wire [1:0] ifpscpmquad0xpiperxmarginreqlanenum;
   wire [7:0] ifpscpmquad0xpiperxmarginreqpayload;
   wire  ifpscpmquad0xpiperxmarginreqreq;
   wire  ifpscpmquad0xpiperxmarginresack;
   wire [3:0] ifpscpmquad1xpiperxmarginreqcmd;
   wire [1:0] ifpscpmquad1xpiperxmarginreqlanenum;
   wire [7:0] ifpscpmquad1xpiperxmarginreqpayload;
   wire  ifpscpmquad1xpiperxmarginreqreq;
   wire  ifpscpmquad1xpiperxmarginresack;
   wire [3:0] ifpscpmquad2xpiperxmarginreqcmd;
   wire [1:0] ifpscpmquad2xpiperxmarginreqlanenum;
   wire [7:0] ifpscpmquad2xpiperxmarginreqpayload;
   wire  ifpscpmquad2xpiperxmarginreqreq;
   wire  ifpscpmquad2xpiperxmarginresack;
   wire [3:0] ifpscpmquad3xpiperxmarginreqcmd;
   wire [1:0] ifpscpmquad3xpiperxmarginreqlanenum;
   wire [7:0] ifpscpmquad3xpiperxmarginreqpayload;
   wire  ifpscpmquad3xpiperxmarginreqreq;
   wire  ifpscpmquad3xpiperxmarginresack;

   wire  lpdcpminrefclk;
   wire  lpdcpmswitchtimeoutcnt;
   wire  lpdcpmtopswclk;




//CPM-XPIPE wires
    
  wire ref_clk;
  wire reset;
  wire  xpipe_pcie_perst_n;
  wire  xpipe_pcie_perst_n_1;
  wire  q0q1_xpipe_pcie_perst_n_m;
  wire  q0q1_xpipe_pcie_perst_n_m_1;
  wire  q1q2_xpipe_pcie_perst_n_m;
  wire  q1q2_xpipe_pcie_perst_n_m_1; 
  wire  q2q3_xpipe_pcie_perst_n_m;
  wire  q2q3_xpipe_pcie_perst_n_m_1;


  wire  xpipe_phyesmadaptsave;
  wire  xpipe_phyesmadaptsave_1;

  wire  q0q1_xpipe_phyesmadaptsave_m;
  wire  q0q1_xpipe_phyesmadaptsave_m_1;

  wire  q1q2_xpipe_phyesmadaptsave_m;
  wire  q1q2_xpipe_phyesmadaptsave_m_1; 

  wire  q2q3_xpipe_phyesmadaptsave_m;
  wire  q2q3_xpipe_phyesmadaptsave_m_1;   
  
  wire  q3q4_xpipe_phyesmadaptsave_m;
  wire  q3q4_xpipe_phyesmadaptsave_m_1; 

  wire  xpipe_gt_pipeclk;
  wire  xpipe_gt_pipeclk_1;
  wire  xpipe_gt_rxusrclk;  
  wire ifcpmxpipehsdplinkxpipegtrxout;
  wire xpipe_gt_outclk;

  wire q0q1_xpipe_gt_outclk_m;
  wire q0q1_xpipe_gt_outclk_m_1;
  wire  q0q1_xpipe_gt_rxoutclk_m;
  wire  q0q1_xpipe_gt_rxusrclk_m; 
  wire  q0q1_xpipe_gt_pipeclk_m;
  wire  q0q1_xpipe_gt_pipeclk_m_1;
  wire  q0q1_xpipe_bufgtce_m;
  wire  q0q1_xpipe_bufgtce_m_1;
  wire   [3:0] q0q1_xpipe_bufgtce_mask_m;
  wire   [3:0] q0q1_xpipe_bufgtce_mask_m_1;
  wire [11:0]  q0q1_xpipe_bufgtdiv_m;
  wire [11:0]  q0q1_xpipe_bufgtdiv_m_1;
  wire  q0q1_xpipe_bufgtrst_m;
  wire [3:0] q0q1_xpipe_bufgtrst_mask_m;
  wire [3:0] q0q1_xpipe_bufgtrst_mask_m_1;
  wire  q0q1_xpipe_bufgtrst_m_1;
  wire  q0q1_xpipe_phyready_fr_bot_m;
  wire q0q1_xpipe_phyready_to_bot_m;

  wire q1q2_xpipe_gt_outclk_m;
  wire q1q2_xpipe_gt_outclk_m_1;
  wire  q1q2_xpipe_gt_rxoutclk_m;
  wire  q1q2_xpipe_gt_rxusrclk_m; 
  wire  q1q2_xpipe_gt_pipeclk_m;
  wire  q1q2_xpipe_gt_pipeclk_m_1;
  wire  q1q2_xpipe_bufgtce_m;
  wire  q1q2_xpipe_bufgtce_m_1;
  wire   [3:0] q1q2_xpipe_bufgtce_mask_m;
  wire   [3:0] q1q2_xpipe_bufgtce_mask_m_1;
  wire [11:0]  q1q2_xpipe_bufgtdiv_m;
  wire [11:0]  q1q2_xpipe_bufgtdiv_m_1;
  wire  q1q2_xpipe_bufgtrst_m;
  wire [3:0] q1q2_xpipe_bufgtrst_mask_m;
  wire [3:0] q1q2_xpipe_bufgtrst_mask_m_1;
  wire  q1q2_xpipe_bufgtrst_m_1;
  wire  q1q2_xpipe_phyready_fr_bot_m;
  wire q1q2_xpipe_phyready_to_bot_m;

  wire q2q3_xpipe_gt_outclk_m;
  wire q2q3_xpipe_gt_outclk_m_1;
  wire  q2q3_xpipe_gt_rxoutclk_m;
  wire  q2q3_xpipe_gt_rxusrclk_m; 
  wire  q2q3_xpipe_gt_pipeclk_m;
  wire  q2q3_xpipe_gt_pipeclk_m_1;
  wire  q2q3_xpipe_bufgtce_m;
  wire  q2q3_xpipe_bufgtce_m_1;
  wire   [3:0] q2q3_xpipe_bufgtce_mask_m;
  wire   [3:0] q2q3_xpipe_bufgtce_mask_m_1;
  wire [11:0]  q2q3_xpipe_bufgtdiv_m_1;
  wire  q2q3_xpipe_bufgtrst_m;
  wire [3:0] q2q3_xpipe_bufgtrst_mask_m;
  wire [3:0] q2q3_xpipe_bufgtrst_mask_m_1;
  wire  q2q3_xpipe_bufgtrst_m_1;
  wire  q2q3_xpipe_phyready_fr_bot_m;
  wire q2q3_xpipe_phyready_to_bot_m;


  wire  xpipe_phy_ready;
  wire  xpipe_phy_ready_1; 


  wire xpipe_gt_outclk_1;
  wire xpipe_gt_rxoutclk;
  wire xpipe_phyready_to_bot;
  wire xpipe_bufgtce;
  wire   [3:0]   xpipe_bufgtce_mask;
  wire   [11:0]  xpipe_bufgtdiv;
  wire      xpipe_bufgtrst;
  wire   [3:0]  xpipe_bufgtrst_mask;
  wire      xpipe_bufgtce_1;
  wire   [3:0] xpipe_bufgtce_mask_1;
  wire   [11:0]   xpipe_bufgtdiv_1;
  wire      xpipe_bufgtrst_1;
  wire   [3:0]   xpipe_bufgtrst_mask_1;
  wire      xpipe_phyready_fr_bot;
  wire   [2:0]   xpipe_pcie_rate;
  wire   [2:0]   xpipe_pcie_rate_1;
  wire  xpipe_pcielinkreachtarget;
  wire  xpipe_pcielinkreachtarget_1;

  wire  q0q1_xpipe_pcielinkreachtarget_m;
  wire  q0q1_xpipe_pcielinkreachtarget_m_1;  
  wire  q0q1_xpipe_phy_ready_m;
  wire  q0q1_xpipe_phy_ready_m_1;

  wire  q1q2_xpipe_phy_ready_m;
  wire  q1q2_xpipe_phy_ready_m_1; 
  wire  q1q2_xpipe_pcielinkreachtarget_m;
  wire  q1q2_xpipe_pcielinkreachtarget_m_1; 
  
  wire  q2q3_xpipe_phy_ready_m;
  wire  q2q3_xpipe_phy_ready_m_1;   
  wire  q2q3_xpipe_pcielinkreachtarget_m;
  wire  q2q3_xpipe_pcielinkreachtarget_m_1;
      
  wire           xpipe_hsdp_rxgearboxslip;
  wire           xpipe_hsdp_rxpcsreset;
  wire   [1:0]   xpipe_hsdp_txheader;
  wire   [6:0]   xpipe_hsdp_txsequence;
  wire           xpipe_hsdp_rxdatavalid;
  wire   [1:0]   xpipe_hsdp_rxheader;
  wire           xpipe_hsdp_rxheadervalid;
  wire           xpipe_hsdp_rxresetdone;
  wire           xpipe_hsdp_txresetdone;  
 
  wire           xpipe_hsdp_rxgearboxslip_1;
  wire           xpipe_hsdp_rxpcsreset_1;
  wire   [1:0]   xpipe_hsdp_txheader_1;
  wire   [6:0]   xpipe_hsdp_txsequence_1;
  wire           xpipe_hsdp_rxdatavalid_1;
  wire   [1:0]   xpipe_hsdp_rxheader_1;
  wire           xpipe_hsdp_rxheadervalid_1;
  wire           xpipe_hsdp_rxresetdone_1;
  wire           xpipe_hsdp_txresetdone_1;
       
  wire           xpipe_hsdp_rxgearboxslip_2;
  wire           xpipe_hsdp_rxpcsreset_2;
  wire   [1:0]   xpipe_hsdp_txheader_2;
  wire   [6:0]   xpipe_hsdp_txsequence_2;
  wire           xpipe_hsdp_rxdatavalid_2;
  wire   [1:0]   xpipe_hsdp_rxheader_2;
  wire           xpipe_hsdp_rxheadervalid_2;
  wire           xpipe_hsdp_rxresetdone_2;
  wire           xpipe_hsdp_txresetdone_2;

      
  wire           q0q1_xpipe_hsdp_rxgearboxslip;
  wire           q0q1_xpipe_hsdp_rxpcsreset;
  wire   [1:0]   q0q1_xpipe_hsdp_txheader;
  wire   [6:0]   q0q1_xpipe_hsdp_txsequence;
  wire           q0q1_xpipe_hsdp_rxdatavalid;
  wire   [1:0]   q0q1_xpipe_hsdp_rxheader;
  wire           q0q1_xpipe_hsdp_rxheadervalid;
  wire           q0q1_xpipe_hsdp_rxresetdone;
  wire           q0q1_xpipe_hsdp_txresetdone;  
 
  wire           q0q1_xpipe_hsdp_rxgearboxslip_1;
  wire           q0q1_xpipe_hsdp_rxpcsreset_1;
  wire   [1:0]   q0q1_xpipe_hsdp_txheader_1;
  wire   [6:0]   q0q1_xpipe_hsdp_txsequence_1;
  wire           q0q1_xpipe_hsdp_rxdatavalid_1;
  wire   [1:0]   q0q1_xpipe_hsdp_rxheader_1;
  wire           q0q1_xpipe_hsdp_rxheadervalid_1;
  wire           q0q1_xpipe_hsdp_rxresetdone_1;
  wire           q0q1_xpipe_hsdp_txresetdone_1;
       
  wire           q0q1_xpipe_hsdp_rxgearboxslip_2;
  wire           q0q1_xpipe_hsdp_rxpcsreset_2;
  wire   [1:0]   q0q1_xpipe_hsdp_txheader_2;
  wire   [6:0]   q0q1_xpipe_hsdp_txsequence_2;
  wire           q0q1_xpipe_hsdp_rxdatavalid_2;
  wire   [1:0]   q0q1_xpipe_hsdp_rxheader_2;
  wire           q0q1_xpipe_hsdp_rxheadervalid_2;
  wire           q0q1_xpipe_hsdp_rxresetdone_2;
  wire           q0q1_xpipe_hsdp_txresetdone_2;

      
  wire           q1q2_xpipe_hsdp_rxgearboxslip;
  wire           q1q2_xpipe_hsdp_rxpcsreset;
  wire   [1:0]   q1q2_xpipe_hsdp_txheader;
  wire   [6:0]   q1q2_xpipe_hsdp_txsequence;
  wire           q1q2_xpipe_hsdp_rxdatavalid;
  wire   [1:0]   q1q2_xpipe_hsdp_rxheader;
  wire           q1q2_xpipe_hsdp_rxheadervalid;
  wire           q1q2_xpipe_hsdp_rxresetdone;
  wire           q1q2_xpipe_hsdp_txresetdone;  
 
  wire           q1q2_xpipe_hsdp_rxgearboxslip_1;
  wire           q1q2_xpipe_hsdp_rxpcsreset_1;
  wire   [1:0]   q1q2_xpipe_hsdp_txheader_1;
  wire   [6:0]   q1q2_xpipe_hsdp_txsequence_1;
  wire           q1q2_xpipe_hsdp_rxdatavalid_1;
  wire   [1:0]   q1q2_xpipe_hsdp_rxheader_1;
  wire           q1q2_xpipe_hsdp_rxheadervalid_1;
  wire           q1q2_xpipe_hsdp_rxresetdone_1;
  wire           q1q2_xpipe_hsdp_txresetdone_1;
       
  wire           q1q2_xpipe_hsdp_rxgearboxslip_2;
  wire           q1q2_xpipe_hsdp_rxpcsreset_2;
  wire   [1:0]   q1q2_xpipe_hsdp_txheader_2;
  wire   [6:0]   q1q2_xpipe_hsdp_txsequence_2;
  wire           q1q2_xpipe_hsdp_rxdatavalid_2;
  wire   [1:0]   q1q2_xpipe_hsdp_rxheader_2;
  wire           q1q2_xpipe_hsdp_rxheadervalid_2;
  wire           q1q2_xpipe_hsdp_rxresetdone_2;
  wire           q1q2_xpipe_hsdp_txresetdone_2;

      
  wire           q2q3_xpipe_hsdp_rxgearboxslip;
  wire           q2q3_xpipe_hsdp_rxpcsreset;
  wire   [1:0]   q2q3_xpipe_hsdp_txheader;
  wire   [6:0]   q2q3_xpipe_hsdp_txsequence;
  wire           q2q3_xpipe_hsdp_rxdatavalid;
  wire   [1:0]   q2q3_xpipe_hsdp_rxheader;
  wire           q2q3_xpipe_hsdp_rxheadervalid;
  wire           q2q3_xpipe_hsdp_rxresetdone;
  wire           q2q3_xpipe_hsdp_txresetdone;  
 
  wire           q2q3_xpipe_hsdp_rxgearboxslip_1;
  wire           q2q3_xpipe_hsdp_rxpcsreset_1;
  wire   [1:0]   q2q3_xpipe_hsdp_txheader_1;
  wire   [6:0]   q2q3_xpipe_hsdp_txsequence_1;
  wire           q2q3_xpipe_hsdp_rxdatavalid_1;
  wire   [1:0]   q2q3_xpipe_hsdp_rxheader_1;
  wire           q2q3_xpipe_hsdp_rxheadervalid_1;
  wire           q2q3_xpipe_hsdp_rxresetdone_1;
  wire           q2q3_xpipe_hsdp_txresetdone_1;
       
  wire           q2q3_xpipe_hsdp_rxgearboxslip_2;
  wire           q2q3_xpipe_hsdp_rxpcsreset_2;
  wire   [1:0]   q2q3_xpipe_hsdp_txheader_2;
  wire   [6:0]   q2q3_xpipe_hsdp_txsequence_2;
  wire           q2q3_xpipe_hsdp_rxdatavalid_2;
  wire   [1:0]   q2q3_xpipe_hsdp_rxheader_2;
  wire           q2q3_xpipe_hsdp_rxheadervalid_2;
  wire           q2q3_xpipe_hsdp_rxresetdone_2;
  wire           q2q3_xpipe_hsdp_txresetdone_2;

   wire  [1:0] xpipe_rxmarginreslanenum;
   wire  [1:0] xpipe_rxmarginreslanenum_1;
   wire  [1:0] xpipe_rxmarginreslanenum_2;
   wire  [1:0] xpipe_rxmarginreslanenum_3;
   wire  [3:0] xpipe_rxmarginrescmd;
   wire  [3:0] xpipe_rxmarginrescmd_1;
   wire  [3:0] xpipe_rxmarginrescmd_2;
   wire  [3:0] xpipe_rxmarginrescmd_3;
   wire  [7:0] xpipe_rxmarginrespayload;
   wire  [7:0] xpipe_rxmarginrespayload_1;
   wire  [7:0] xpipe_rxmarginrespayload_2;
   wire  [7:0] xpipe_rxmarginrespayload_3;

   wire  xpipe_rxmarginresreq;
   wire  xpipe_rxmarginresreq_1;
   wire  xpipe_rxmarginresreq_2;
   wire  xpipe_rxmarginresreq_3;
 

   wire  [1:0] xpipe_rxmarginreqlanenum;
   wire  [1:0] xpipe_rxmarginreqlanenum_1;
   wire  [1:0] xpipe_rxmarginreqlanenum_2;
   wire  [1:0] xpipe_rxmarginreqlanenum_3;
   wire  [3:0] xpipe_rxmarginreqcmd;
   wire  [3:0] xpipe_rxmarginreqcmd_1;
   wire  [3:0] xpipe_rxmarginreqcmd_2;
   wire  [3:0] xpipe_rxmarginreqcmd_3;
   wire  [5:0] xpipe_pcieltssmstate;
   wire  [5:0] xpipe_pcieltssmstate_1;


   wire  [7:0] xpipe_rxmarginreqpayload;
   wire  [7:0] xpipe_rxmarginreqpayload_1;
   wire  [7:0] xpipe_rxmarginreqpayload_2;
   wire  [7:0] xpipe_rxmarginreqpayload_3;
   wire  xpipe_rxmarginreqreq;
   wire  xpipe_rxmarginreqreq_1;
   wire  xpipe_rxmarginreqreq_2;
   wire  xpipe_rxmarginreqreq_3;
   wire  xpipe_rxmarginresack;
   wire  xpipe_rxmarginresack_1;
   wire  xpipe_rxmarginresack_2;
   wire  xpipe_rxmarginresack_3;   

   wire  xpipe_rxmarginreqack;
   wire  xpipe_rxmarginreqack_1;
   wire  xpipe_rxmarginreqack_2;
   wire  xpipe_rxmarginreqack_3;


   wire  [1:0] q0q1_xpipe_rxmarginreqlanenum_m;
   wire  [1:0] q0q1_xpipe_rxmarginreqlanenum_m_1;
   wire  [1:0] q0q1_xpipe_rxmarginreqlanenum_m_2;
   wire  [1:0] q0q1_xpipe_rxmarginreqlanenum_m_3;   
   wire  [2:0] q0q1_xpipe_pcie_rate_m;
   wire  [2:0] q0q1_xpipe_pcie_rate_m_1;
   wire  [3:0] q0q1_xpipe_rxmarginreqcmd_m;
   wire  [3:0] q0q1_xpipe_rxmarginreqcmd_m_1;
   wire  [3:0] q0q1_xpipe_rxmarginreqcmd_m_2;
   wire  [3:0] q0q1_xpipe_rxmarginreqcmd_m_3;
   wire  [7:0] q0q1_xpipe_rxmarginreqpayload_m;
   wire  [7:0] q0q1_xpipe_rxmarginreqpayload_m_1;
   wire  [7:0] q0q1_xpipe_rxmarginreqpayload_m_2;
   wire  [7:0] q0q1_xpipe_rxmarginreqpayload_m_3;
   wire  q0q1_xpipe_rxmarginresreq_m;
   wire  q0q1_xpipe_rxmarginresreq_m_1;
   wire  q0q1_xpipe_rxmarginresreq_m_2;
   wire  q0q1_xpipe_rxmarginresreq_m_3;
   wire  [1:0] q0q1_xpipe_rxmarginreslanenum_m;
   wire  [1:0] q0q1_xpipe_rxmarginreslanenum_m_1;
   wire  [1:0] q0q1_xpipe_rxmarginreslanenum_m_2;
   wire  [1:0] q0q1_xpipe_rxmarginreslanenum_m_3;
   wire  [3:0] q0q1_xpipe_rxmarginrescmd_m;
   wire  [3:0] q0q1_xpipe_rxmarginrescmd_m_1;
   wire  [3:0] q0q1_xpipe_rxmarginrescmd_m_2;
   wire  [3:0] q0q1_xpipe_rxmarginrescmd_m_3;
   wire  [5:0] q0q1_xpipe_pcieltssmstate_m;
   wire  [5:0] q0q1_xpipe_pcieltssmstate_m_1;
   wire  [7:0] q0q1_xpipe_rxmarginrespayload_m;
   wire  [7:0] q0q1_xpipe_rxmarginrespayload_m_1;
   wire  [7:0] q0q1_xpipe_rxmarginrespayload_m_2;
   wire  [7:0] q0q1_xpipe_rxmarginrespayload_m_3;
   wire  q0q1_xpipe_rxmarginreqreq_m;
   wire  q0q1_xpipe_rxmarginreqreq_m_1;
   wire  q0q1_xpipe_rxmarginreqreq_m_2;
   wire  q0q1_xpipe_rxmarginreqreq_m_3;
   wire  q0q1_xpipe_rxmarginresack_m;
   wire  q0q1_xpipe_rxmarginresack_m_1;
   wire  q0q1_xpipe_rxmarginresack_m_2;
   wire  q0q1_xpipe_rxmarginresack_m_3;
   wire  q0q1_xpipe_rxmarginreqack_m;
   wire  q0q1_xpipe_rxmarginreqack_m_1;
   wire  q0q1_xpipe_rxmarginreqack_m_2;
   wire  q0q1_xpipe_rxmarginreqack_m_3;


   wire  [1:0] q1q2_xpipe_rxmarginreqlanenum_m;
   wire  [1:0] q1q2_xpipe_rxmarginreqlanenum_m_1;
   wire  [1:0] q1q2_xpipe_rxmarginreqlanenum_m_2;
   wire  [1:0] q1q2_xpipe_rxmarginreqlanenum_m_3;   
   wire  [2:0] q1q2_xpipe_pcie_rate_m;
   wire  [2:0] q1q2_xpipe_pcie_rate_m_1;
   wire  [3:0] q1q2_xpipe_rxmarginreqcmd_m;
   wire  [3:0] q1q2_xpipe_rxmarginreqcmd_m_1;
   wire  [3:0] q1q2_xpipe_rxmarginreqcmd_m_2;
   wire  [3:0] q1q2_xpipe_rxmarginreqcmd_m_3;
   wire  [7:0] q1q2_xpipe_rxmarginreqpayload_m;
   wire  [7:0] q1q2_xpipe_rxmarginreqpayload_m_1;
   wire  [7:0] q1q2_xpipe_rxmarginreqpayload_m_2;
   wire  [7:0] q1q2_xpipe_rxmarginreqpayload_m_3;
   wire  q1q2_xpipe_rxmarginresreq_m;
   wire  q1q2_xpipe_rxmarginresreq_m_1;
   wire  q1q2_xpipe_rxmarginresreq_m_2;
   wire  q1q2_xpipe_rxmarginresreq_m_3;
   wire  [1:0] q1q2_xpipe_rxmarginreslanenum_m;
   wire  [1:0] q1q2_xpipe_rxmarginreslanenum_m_1;
   wire  [1:0] q1q2_xpipe_rxmarginreslanenum_m_2;
   wire  [1:0] q1q2_xpipe_rxmarginreslanenum_m_3;
   wire  [3:0] q1q2_xpipe_rxmarginrescmd_m;
   wire  [3:0] q1q2_xpipe_rxmarginrescmd_m_1;
   wire  [3:0] q1q2_xpipe_rxmarginrescmd_m_2;
   wire  [3:0] q1q2_xpipe_rxmarginrescmd_m_3;
   wire  [5:0] q1q2_xpipe_pcieltssmstate_m;
   wire  [5:0] q1q2_xpipe_pcieltssmstate_m_1;
   wire  [7:0] q1q2_xpipe_rxmarginrespayload_m;
   wire  [7:0] q1q2_xpipe_rxmarginrespayload_m_1;
   wire  [7:0] q1q2_xpipe_rxmarginrespayload_m_2;
   wire  [7:0] q1q2_xpipe_rxmarginrespayload_m_3;
   wire  q1q2_xpipe_rxmarginreqreq_m;
   wire  q1q2_xpipe_rxmarginreqreq_m_1;
   wire  q1q2_xpipe_rxmarginreqreq_m_2;
   wire  q1q2_xpipe_rxmarginreqreq_m_3;
   wire  q1q2_xpipe_rxmarginresack_m;
   wire  q1q2_xpipe_rxmarginresack_m_1;
   wire  q1q2_xpipe_rxmarginresack_m_2;
   wire  q1q2_xpipe_rxmarginresack_m_3;
   wire  q1q2_xpipe_rxmarginreqack_m;
   wire  q1q2_xpipe_rxmarginreqack_m_1;
   wire  q1q2_xpipe_rxmarginreqack_m_2;
   wire  q1q2_xpipe_rxmarginreqack_m_3;


   wire  [1:0] q2q3_xpipe_rxmarginreqlanenum_m;
   wire  [1:0] q2q3_xpipe_rxmarginreqlanenum_m_1;
   wire  [1:0] q2q3_xpipe_rxmarginreqlanenum_m_2;
   wire  [1:0] q2q3_xpipe_rxmarginreqlanenum_m_3;   
   wire  [2:0] q2q3_xpipe_pcie_rate_m;
   wire  [2:0] q2q3_xpipe_pcie_rate_m_1;
   wire  [3:0] q2q3_xpipe_rxmarginreqcmd_m;
   wire  [3:0] q2q3_xpipe_rxmarginreqcmd_m_1;
   wire  [3:0] q2q3_xpipe_rxmarginreqcmd_m_2;
   wire  [3:0] q2q3_xpipe_rxmarginreqcmd_m_3;
   wire  [7:0] q2q3_xpipe_rxmarginreqpayload_m;
   wire  [7:0] q2q3_xpipe_rxmarginreqpayload_m_1;
   wire  [7:0] q2q3_xpipe_rxmarginreqpayload_m_2;
   wire  [7:0] q2q3_xpipe_rxmarginreqpayload_m_3;
   wire  q2q3_xpipe_rxmarginresreq_m;
   wire  q2q3_xpipe_rxmarginresreq_m_1;
   wire  q2q3_xpipe_rxmarginresreq_m_2;
   wire  q2q3_xpipe_rxmarginresreq_m_3;
   wire  [11:0] q2q3_xpipe_bufgtdiv_m;
   wire  [1:0] q2q3_xpipe_rxmarginreslanenum_m;
   wire  [1:0] q2q3_xpipe_rxmarginreslanenum_m_1;
   wire  [1:0] q2q3_xpipe_rxmarginreslanenum_m_2;
   wire  [1:0] q2q3_xpipe_rxmarginreslanenum_m_3;
   wire  [3:0] q2q3_xpipe_rxmarginrescmd_m;
   wire  [3:0] q2q3_xpipe_rxmarginrescmd_m_1;
   wire  [3:0] q2q3_xpipe_rxmarginrescmd_m_2;
   wire  [3:0] q2q3_xpipe_rxmarginrescmd_m_3;
   wire  [5:0] q2q3_xpipe_pcieltssmstate_m;
   wire  [5:0] q2q3_xpipe_pcieltssmstate_m_1;
   wire  [7:0] q2q3_xpipe_rxmarginrespayload_m;
   wire  [7:0] q2q3_xpipe_rxmarginrespayload_m_1;
   wire  [7:0] q2q3_xpipe_rxmarginrespayload_m_2;
   wire  [7:0] q2q3_xpipe_rxmarginrespayload_m_3;
   wire  q2q3_xpipe_rxmarginreqreq_m;
   wire  q2q3_xpipe_rxmarginreqreq_m_1;
   wire  q2q3_xpipe_rxmarginreqreq_m_2;
   wire  q2q3_xpipe_rxmarginreqreq_m_3;
   wire  q2q3_xpipe_rxmarginresack_m;
   wire  q2q3_xpipe_rxmarginresack_m_1;
   wire  q2q3_xpipe_rxmarginresack_m_2;
   wire  q2q3_xpipe_rxmarginresack_m_3;
   wire  q2q3_xpipe_rxmarginreqack_m;
   wire  q2q3_xpipe_rxmarginreqack_m_1;
   wire  q2q3_xpipe_rxmarginreqack_m_2;
   wire  q2q3_xpipe_rxmarginreqack_m_3;


   wire  xpipe_pipe_ch0_phystatus;
   wire [1:0] xpipe_pipe_ch0_rxcharisk;
   wire [31:0] xpipe_pipe_ch0_rxdata;
   wire  xpipe_pipe_ch0_rxdatavalid;
   wire  xpipe_pipe_ch0_rxelecidle;
   wire  xpipe_pipe_ch0_rxstartblock;
   wire [2:0] xpipe_pipe_ch0_rxstatus;
   wire [1:0] xpipe_pipe_ch0_rxsyncheader;   
   wire  xpipe_pipe_ch0_rxvalid;  
   wire [1:0] xpipe_pipe_ch0_powerdown;
   wire  xpipe_pipe_ch0_rxpolarity;   
   wire  xpipe_pipe_ch0_rxtermination;
   wire [1:0] xpipe_pipe_ch0_txcharisk;
   wire  xpipe_pipe_ch0_txcompliance;
   wire [31:0] xpipe_pipe_ch0_txdata;
   wire  xpipe_pipe_ch0_txdatavalid;
   wire  xpipe_pipe_ch0_txdeemph;
   wire  xpipe_pipe_ch0_txdetectrxloopback;
   wire  xpipe_pipe_ch0_txelecidle;
   wire [6:0] xpipe_pipe_ch0_txmaincursor;
   wire [2:0] xpipe_pipe_ch0_txmargin;
   wire [4:0] xpipe_pipe_ch0_txpostcursor;
   wire [4:0] xpipe_pipe_ch0_txprecursor;
   wire  xpipe_pipe_ch0_txstartblock;
   wire  xpipe_pipe_ch0_txswing;
   wire [1:0] xpipe_pipe_ch0_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch0_powerdown_m;
   wire  q0q1_xpipe_pipe_ch0_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch0_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch0_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch0_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch0_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch0_txdata_m;
   wire  q0q1_xpipe_pipe_ch0_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch0_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch0_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch0_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch0_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch0_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch0_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch0_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch0_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch0_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch0_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch0_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch0_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch0_rxdata_m;
   wire  q0q1_xpipe_pipe_ch0_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch0_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch0_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch0_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch0_rxvalid_m;

   wire  xpipe_pipe_ch1_phystatus;
   wire [1:0] xpipe_pipe_ch1_rxcharisk;
   wire [31:0] xpipe_pipe_ch1_rxdata;
   wire  xpipe_pipe_ch1_rxdatavalid;
   wire  xpipe_pipe_ch1_rxelecidle;
   wire  xpipe_pipe_ch1_rxstartblock;
   wire [2:0] xpipe_pipe_ch1_rxstatus;
   wire [1:0] xpipe_pipe_ch1_rxsyncheader;   
   wire  xpipe_pipe_ch1_rxvalid;  
   wire [1:0] xpipe_pipe_ch1_powerdown;
   wire  xpipe_pipe_ch1_rxpolarity;   
   wire  xpipe_pipe_ch1_rxtermination;
   wire [1:0] xpipe_pipe_ch1_txcharisk;
   wire  xpipe_pipe_ch1_txcompliance;
   wire [31:0] xpipe_pipe_ch1_txdata;
   wire  xpipe_pipe_ch1_txdatavalid;
   wire  xpipe_pipe_ch1_txdeemph;
   wire  xpipe_pipe_ch1_txdetectrxloopback;
   wire  xpipe_pipe_ch1_txelecidle;
   wire [6:0] xpipe_pipe_ch1_txmaincursor;
   wire [2:0] xpipe_pipe_ch1_txmargin;
   wire [4:0] xpipe_pipe_ch1_txpostcursor;
   wire [4:0] xpipe_pipe_ch1_txprecursor;
   wire  xpipe_pipe_ch1_txstartblock;
   wire  xpipe_pipe_ch1_txswing;
   wire [1:0] xpipe_pipe_ch1_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch1_powerdown_m;
   wire  q0q1_xpipe_pipe_ch1_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch1_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch1_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch1_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch1_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch1_txdata_m;
   wire  q0q1_xpipe_pipe_ch1_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch1_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch1_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch1_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch1_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch1_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch1_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch1_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch1_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch1_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch1_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch1_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch1_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch1_rxdata_m;
   wire  q0q1_xpipe_pipe_ch1_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch1_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch1_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch1_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch1_rxvalid_m;

   wire  xpipe_pipe_ch2_phystatus;
   wire [1:0] xpipe_pipe_ch2_rxcharisk;
   wire [31:0] xpipe_pipe_ch2_rxdata;
   wire  xpipe_pipe_ch2_rxdatavalid;
   wire  xpipe_pipe_ch2_rxelecidle;
   wire  xpipe_pipe_ch2_rxstartblock;
   wire [2:0] xpipe_pipe_ch2_rxstatus;
   wire [1:0] xpipe_pipe_ch2_rxsyncheader;   
   wire  xpipe_pipe_ch2_rxvalid;  
   wire [1:0] xpipe_pipe_ch2_powerdown;
   wire  xpipe_pipe_ch2_rxpolarity;   
   wire  xpipe_pipe_ch2_rxtermination;
   wire [1:0] xpipe_pipe_ch2_txcharisk;
   wire  xpipe_pipe_ch2_txcompliance;
   wire [31:0] xpipe_pipe_ch2_txdata;
   wire  xpipe_pipe_ch2_txdatavalid;
   wire  xpipe_pipe_ch2_txdeemph;
   wire  xpipe_pipe_ch2_txdetectrxloopback;
   wire  xpipe_pipe_ch2_txelecidle;
   wire [6:0] xpipe_pipe_ch2_txmaincursor;
   wire [2:0] xpipe_pipe_ch2_txmargin;
   wire [4:0] xpipe_pipe_ch2_txpostcursor;
   wire [4:0] xpipe_pipe_ch2_txprecursor;
   wire  xpipe_pipe_ch2_txstartblock;
   wire  xpipe_pipe_ch2_txswing;
   wire [1:0] xpipe_pipe_ch2_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch2_powerdown_m;
   wire  q0q1_xpipe_pipe_ch2_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch2_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch2_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch2_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch2_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch2_txdata_m;
   wire  q0q1_xpipe_pipe_ch2_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch2_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch2_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch2_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch2_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch2_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch2_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch2_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch2_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch2_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch2_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch2_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch2_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch2_rxdata_m;
   wire  q0q1_xpipe_pipe_ch2_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch2_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch2_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch2_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch2_rxvalid_m;

   wire  xpipe_pipe_ch3_phystatus;
   wire [1:0] xpipe_pipe_ch3_rxcharisk;
   wire [31:0] xpipe_pipe_ch3_rxdata;
   wire  xpipe_pipe_ch3_rxdatavalid;
   wire  xpipe_pipe_ch3_rxelecidle;
   wire  xpipe_pipe_ch3_rxstartblock;
   wire [2:0] xpipe_pipe_ch3_rxstatus;
   wire [1:0] xpipe_pipe_ch3_rxsyncheader;   
   wire  xpipe_pipe_ch3_rxvalid;  
   wire [1:0] xpipe_pipe_ch3_powerdown;
   wire  xpipe_pipe_ch3_rxpolarity;   
   wire  xpipe_pipe_ch3_rxtermination;
   wire [1:0] xpipe_pipe_ch3_txcharisk;
   wire  xpipe_pipe_ch3_txcompliance;
   wire [31:0] xpipe_pipe_ch3_txdata;
   wire  xpipe_pipe_ch3_txdatavalid;
   wire  xpipe_pipe_ch3_txdeemph;
   wire  xpipe_pipe_ch3_txdetectrxloopback;
   wire  xpipe_pipe_ch3_txelecidle;
   wire [6:0] xpipe_pipe_ch3_txmaincursor;
   wire [2:0] xpipe_pipe_ch3_txmargin;
   wire [4:0] xpipe_pipe_ch3_txpostcursor;
   wire [4:0] xpipe_pipe_ch3_txprecursor;
   wire  xpipe_pipe_ch3_txstartblock;
   wire  xpipe_pipe_ch3_txswing;
   wire [1:0] xpipe_pipe_ch3_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch3_powerdown_m;
   wire  q0q1_xpipe_pipe_ch3_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch3_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch3_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch3_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch3_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch3_txdata_m;
   wire  q0q1_xpipe_pipe_ch3_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch3_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch3_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch3_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch3_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch3_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch3_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch3_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch3_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch3_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch3_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch3_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch3_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch3_rxdata_m;
   wire  q0q1_xpipe_pipe_ch3_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch3_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch3_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch3_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch3_rxvalid_m;

   wire  xpipe_pipe_ch4_phystatus;
   wire [1:0] xpipe_pipe_ch4_rxcharisk;
   wire [31:0] xpipe_pipe_ch4_rxdata;
   wire  xpipe_pipe_ch4_rxdatavalid;
   wire  xpipe_pipe_ch4_rxelecidle;
   wire  xpipe_pipe_ch4_rxstartblock;
   wire [2:0] xpipe_pipe_ch4_rxstatus;
   wire [1:0] xpipe_pipe_ch4_rxsyncheader;   
   wire  xpipe_pipe_ch4_rxvalid;  
   wire [1:0] xpipe_pipe_ch4_powerdown;
   wire  xpipe_pipe_ch4_rxpolarity;   
   wire  xpipe_pipe_ch4_rxtermination;
   wire [1:0] xpipe_pipe_ch4_txcharisk;
   wire  xpipe_pipe_ch4_txcompliance;
   wire [31:0] xpipe_pipe_ch4_txdata;
   wire  xpipe_pipe_ch4_txdatavalid;
   wire  xpipe_pipe_ch4_txdeemph;
   wire  xpipe_pipe_ch4_txdetectrxloopback;
   wire  xpipe_pipe_ch4_txelecidle;
   wire [6:0] xpipe_pipe_ch4_txmaincursor;
   wire [2:0] xpipe_pipe_ch4_txmargin;
   wire [4:0] xpipe_pipe_ch4_txpostcursor;
   wire [4:0] xpipe_pipe_ch4_txprecursor;
   wire  xpipe_pipe_ch4_txstartblock;
   wire  xpipe_pipe_ch4_txswing;
   wire [1:0] xpipe_pipe_ch4_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch4_powerdown_m;
   wire  q0q1_xpipe_pipe_ch4_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch4_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch4_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch4_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch4_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch4_txdata_m;
   wire  q0q1_xpipe_pipe_ch4_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch4_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch4_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch4_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch4_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch4_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch4_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch4_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch4_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch4_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch4_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch4_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch4_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch4_rxdata_m;
   wire  q0q1_xpipe_pipe_ch4_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch4_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch4_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch4_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch4_rxvalid_m;

   wire  xpipe_pipe_ch5_phystatus;
   wire [1:0] xpipe_pipe_ch5_rxcharisk;
   wire [31:0] xpipe_pipe_ch5_rxdata;
   wire  xpipe_pipe_ch5_rxdatavalid;
   wire  xpipe_pipe_ch5_rxelecidle;
   wire  xpipe_pipe_ch5_rxstartblock;
   wire [2:0] xpipe_pipe_ch5_rxstatus;
   wire [1:0] xpipe_pipe_ch5_rxsyncheader;   
   wire  xpipe_pipe_ch5_rxvalid;  
   wire [1:0] xpipe_pipe_ch5_powerdown;
   wire  xpipe_pipe_ch5_rxpolarity;   
   wire  xpipe_pipe_ch5_rxtermination;
   wire [1:0] xpipe_pipe_ch5_txcharisk;
   wire  xpipe_pipe_ch5_txcompliance;
   wire [31:0] xpipe_pipe_ch5_txdata;
   wire  xpipe_pipe_ch5_txdatavalid;
   wire  xpipe_pipe_ch5_txdeemph;
   wire  xpipe_pipe_ch5_txdetectrxloopback;
   wire  xpipe_pipe_ch5_txelecidle;
   wire [6:0] xpipe_pipe_ch5_txmaincursor;
   wire [2:0] xpipe_pipe_ch5_txmargin;
   wire [4:0] xpipe_pipe_ch5_txpostcursor;
   wire [4:0] xpipe_pipe_ch5_txprecursor;
   wire  xpipe_pipe_ch5_txstartblock;
   wire  xpipe_pipe_ch5_txswing;
   wire [1:0] xpipe_pipe_ch5_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch5_powerdown_m;
   wire  q0q1_xpipe_pipe_ch5_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch5_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch5_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch5_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch5_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch5_txdata_m;
   wire  q0q1_xpipe_pipe_ch5_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch5_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch5_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch5_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch5_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch5_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch5_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch5_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch5_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch5_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch5_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch5_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch5_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch5_rxdata_m;
   wire  q0q1_xpipe_pipe_ch5_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch5_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch5_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch5_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch5_rxvalid_m;

   wire  xpipe_pipe_ch6_phystatus;
   wire [1:0] xpipe_pipe_ch6_rxcharisk;
   wire [31:0] xpipe_pipe_ch6_rxdata;
   wire  xpipe_pipe_ch6_rxdatavalid;
   wire  xpipe_pipe_ch6_rxelecidle;
   wire  xpipe_pipe_ch6_rxstartblock;
   wire [2:0] xpipe_pipe_ch6_rxstatus;
   wire [1:0] xpipe_pipe_ch6_rxsyncheader;   
   wire  xpipe_pipe_ch6_rxvalid;  
   wire [1:0] xpipe_pipe_ch6_powerdown;
   wire  xpipe_pipe_ch6_rxpolarity;   
   wire  xpipe_pipe_ch6_rxtermination;
   wire [1:0] xpipe_pipe_ch6_txcharisk;
   wire  xpipe_pipe_ch6_txcompliance;
   wire [31:0] xpipe_pipe_ch6_txdata;
   wire  xpipe_pipe_ch6_txdatavalid;
   wire  xpipe_pipe_ch6_txdeemph;
   wire  xpipe_pipe_ch6_txdetectrxloopback;
   wire  xpipe_pipe_ch6_txelecidle;
   wire [6:0] xpipe_pipe_ch6_txmaincursor;
   wire [2:0] xpipe_pipe_ch6_txmargin;
   wire [4:0] xpipe_pipe_ch6_txpostcursor;
   wire [4:0] xpipe_pipe_ch6_txprecursor;
   wire  xpipe_pipe_ch6_txstartblock;
   wire  xpipe_pipe_ch6_txswing;
   wire [1:0] xpipe_pipe_ch6_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch6_powerdown_m;
   wire  q0q1_xpipe_pipe_ch6_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch6_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch6_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch6_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch6_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch6_txdata_m;
   wire  q0q1_xpipe_pipe_ch6_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch6_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch6_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch6_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch6_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch6_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch6_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch6_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch6_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch6_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch6_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch6_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch6_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch6_rxdata_m;
   wire  q0q1_xpipe_pipe_ch6_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch6_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch6_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch6_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch6_rxvalid_m;

   wire  xpipe_pipe_ch7_phystatus;
   wire [1:0] xpipe_pipe_ch7_rxcharisk;
   wire [31:0] xpipe_pipe_ch7_rxdata;
   wire  xpipe_pipe_ch7_rxdatavalid;
   wire  xpipe_pipe_ch7_rxelecidle;
   wire  xpipe_pipe_ch7_rxstartblock;
   wire [2:0] xpipe_pipe_ch7_rxstatus;
   wire [1:0] xpipe_pipe_ch7_rxsyncheader;   
   wire  xpipe_pipe_ch7_rxvalid;  
   wire [1:0] xpipe_pipe_ch7_powerdown;
   wire  xpipe_pipe_ch7_rxpolarity;   
   wire  xpipe_pipe_ch7_rxtermination;
   wire [1:0] xpipe_pipe_ch7_txcharisk;
   wire  xpipe_pipe_ch7_txcompliance;
   wire [31:0] xpipe_pipe_ch7_txdata;
   wire  xpipe_pipe_ch7_txdatavalid;
   wire  xpipe_pipe_ch7_txdeemph;
   wire  xpipe_pipe_ch7_txdetectrxloopback;
   wire  xpipe_pipe_ch7_txelecidle;
   wire [6:0] xpipe_pipe_ch7_txmaincursor;
   wire [2:0] xpipe_pipe_ch7_txmargin;
   wire [4:0] xpipe_pipe_ch7_txpostcursor;
   wire [4:0] xpipe_pipe_ch7_txprecursor;
   wire  xpipe_pipe_ch7_txstartblock;
   wire  xpipe_pipe_ch7_txswing;
   wire [1:0] xpipe_pipe_ch7_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch7_powerdown_m;
   wire  q0q1_xpipe_pipe_ch7_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch7_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch7_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch7_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch7_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch7_txdata_m;
   wire  q0q1_xpipe_pipe_ch7_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch7_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch7_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch7_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch7_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch7_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch7_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch7_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch7_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch7_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch7_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch7_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch7_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch7_rxdata_m;
   wire  q0q1_xpipe_pipe_ch7_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch7_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch7_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch7_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch7_rxvalid_m;

   wire  xpipe_pipe_ch8_phystatus;
   wire [1:0] xpipe_pipe_ch8_rxcharisk;
   wire [31:0] xpipe_pipe_ch8_rxdata;
   wire  xpipe_pipe_ch8_rxdatavalid;
   wire  xpipe_pipe_ch8_rxelecidle;
   wire  xpipe_pipe_ch8_rxstartblock;
   wire [2:0] xpipe_pipe_ch8_rxstatus;
   wire [1:0] xpipe_pipe_ch8_rxsyncheader;   
   wire  xpipe_pipe_ch8_rxvalid;  
   wire [1:0] xpipe_pipe_ch8_powerdown;
   wire  xpipe_pipe_ch8_rxpolarity;   
   wire  xpipe_pipe_ch8_rxtermination;
   wire [1:0] xpipe_pipe_ch8_txcharisk;
   wire  xpipe_pipe_ch8_txcompliance;
   wire [31:0] xpipe_pipe_ch8_txdata;
   wire  xpipe_pipe_ch8_txdatavalid;
   wire  xpipe_pipe_ch8_txdeemph;
   wire  xpipe_pipe_ch8_txdetectrxloopback;
   wire  xpipe_pipe_ch8_txelecidle;
   wire [6:0] xpipe_pipe_ch8_txmaincursor;
   wire [2:0] xpipe_pipe_ch8_txmargin;
   wire [4:0] xpipe_pipe_ch8_txpostcursor;
   wire [4:0] xpipe_pipe_ch8_txprecursor;
   wire  xpipe_pipe_ch8_txstartblock;
   wire  xpipe_pipe_ch8_txswing;
   wire [1:0] xpipe_pipe_ch8_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch8_powerdown_m;
   wire  q0q1_xpipe_pipe_ch8_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch8_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch8_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch8_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch8_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch8_txdata_m;
   wire  q0q1_xpipe_pipe_ch8_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch8_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch8_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch8_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch8_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch8_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch8_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch8_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch8_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch8_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch8_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch8_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch8_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch8_rxdata_m;
   wire  q0q1_xpipe_pipe_ch8_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch8_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch8_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch8_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch8_rxvalid_m;

   wire  xpipe_pipe_ch9_phystatus;
   wire [1:0] xpipe_pipe_ch9_rxcharisk;
   wire [31:0] xpipe_pipe_ch9_rxdata;
   wire  xpipe_pipe_ch9_rxdatavalid;
   wire  xpipe_pipe_ch9_rxelecidle;
   wire  xpipe_pipe_ch9_rxstartblock;
   wire [2:0] xpipe_pipe_ch9_rxstatus;
   wire [1:0] xpipe_pipe_ch9_rxsyncheader;   
   wire  xpipe_pipe_ch9_rxvalid;  
   wire [1:0] xpipe_pipe_ch9_powerdown;
   wire  xpipe_pipe_ch9_rxpolarity;   
   wire  xpipe_pipe_ch9_rxtermination;
   wire [1:0] xpipe_pipe_ch9_txcharisk;
   wire  xpipe_pipe_ch9_txcompliance;
   wire [31:0] xpipe_pipe_ch9_txdata;
   wire  xpipe_pipe_ch9_txdatavalid;
   wire  xpipe_pipe_ch9_txdeemph;
   wire  xpipe_pipe_ch9_txdetectrxloopback;
   wire  xpipe_pipe_ch9_txelecidle;
   wire [6:0] xpipe_pipe_ch9_txmaincursor;
   wire [2:0] xpipe_pipe_ch9_txmargin;
   wire [4:0] xpipe_pipe_ch9_txpostcursor;
   wire [4:0] xpipe_pipe_ch9_txprecursor;
   wire  xpipe_pipe_ch9_txstartblock;
   wire  xpipe_pipe_ch9_txswing;
   wire [1:0] xpipe_pipe_ch9_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch9_powerdown_m;
   wire  q0q1_xpipe_pipe_ch9_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch9_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch9_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch9_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch9_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch9_txdata_m;
   wire  q0q1_xpipe_pipe_ch9_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch9_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch9_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch9_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch9_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch9_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch9_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch9_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch9_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch9_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch9_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch9_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch9_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch9_rxdata_m;
   wire  q0q1_xpipe_pipe_ch9_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch9_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch9_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch9_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch9_rxvalid_m;

   wire  xpipe_pipe_ch10_phystatus;
   wire [1:0] xpipe_pipe_ch10_rxcharisk;
   wire [31:0] xpipe_pipe_ch10_rxdata;
   wire  xpipe_pipe_ch10_rxdatavalid;
   wire  xpipe_pipe_ch10_rxelecidle;
   wire  xpipe_pipe_ch10_rxstartblock;
   wire [2:0] xpipe_pipe_ch10_rxstatus;
   wire [1:0] xpipe_pipe_ch10_rxsyncheader;   
   wire  xpipe_pipe_ch10_rxvalid;  
   wire [1:0] xpipe_pipe_ch10_powerdown;
   wire  xpipe_pipe_ch10_rxpolarity;   
   wire  xpipe_pipe_ch10_rxtermination;
   wire [1:0] xpipe_pipe_ch10_txcharisk;
   wire  xpipe_pipe_ch10_txcompliance;
   wire [31:0] xpipe_pipe_ch10_txdata;
   wire  xpipe_pipe_ch10_txdatavalid;
   wire  xpipe_pipe_ch10_txdeemph;
   wire  xpipe_pipe_ch10_txdetectrxloopback;
   wire  xpipe_pipe_ch10_txelecidle;
   wire [6:0] xpipe_pipe_ch10_txmaincursor;
   wire [2:0] xpipe_pipe_ch10_txmargin;
   wire [4:0] xpipe_pipe_ch10_txpostcursor;
   wire [4:0] xpipe_pipe_ch10_txprecursor;
   wire  xpipe_pipe_ch10_txstartblock;
   wire  xpipe_pipe_ch10_txswing;
   wire [1:0] xpipe_pipe_ch10_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch10_powerdown_m;
   wire  q0q1_xpipe_pipe_ch10_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch10_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch10_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch10_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch10_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch10_txdata_m;
   wire  q0q1_xpipe_pipe_ch10_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch10_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch10_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch10_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch10_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch10_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch10_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch10_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch10_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch10_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch10_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch10_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch10_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch10_rxdata_m;
   wire  q0q1_xpipe_pipe_ch10_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch10_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch10_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch10_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch10_rxvalid_m;

   wire  xpipe_pipe_ch11_phystatus;
   wire [1:0] xpipe_pipe_ch11_rxcharisk;
   wire [31:0] xpipe_pipe_ch11_rxdata;
   wire  xpipe_pipe_ch11_rxdatavalid;
   wire  xpipe_pipe_ch11_rxelecidle;
   wire  xpipe_pipe_ch11_rxstartblock;
   wire [2:0] xpipe_pipe_ch11_rxstatus;
   wire [1:0] xpipe_pipe_ch11_rxsyncheader;   
   wire  xpipe_pipe_ch11_rxvalid;  
   wire [1:0] xpipe_pipe_ch11_powerdown;
   wire  xpipe_pipe_ch11_rxpolarity;   
   wire  xpipe_pipe_ch11_rxtermination;
   wire [1:0] xpipe_pipe_ch11_txcharisk;
   wire  xpipe_pipe_ch11_txcompliance;
   wire [31:0] xpipe_pipe_ch11_txdata;
   wire  xpipe_pipe_ch11_txdatavalid;
   wire  xpipe_pipe_ch11_txdeemph;
   wire  xpipe_pipe_ch11_txdetectrxloopback;
   wire  xpipe_pipe_ch11_txelecidle;
   wire [6:0] xpipe_pipe_ch11_txmaincursor;
   wire [2:0] xpipe_pipe_ch11_txmargin;
   wire [4:0] xpipe_pipe_ch11_txpostcursor;
   wire [4:0] xpipe_pipe_ch11_txprecursor;
   wire  xpipe_pipe_ch11_txstartblock;
   wire  xpipe_pipe_ch11_txswing;
   wire [1:0] xpipe_pipe_ch11_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch11_powerdown_m;
   wire  q0q1_xpipe_pipe_ch11_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch11_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch11_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch11_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch11_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch11_txdata_m;
   wire  q0q1_xpipe_pipe_ch11_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch11_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch11_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch11_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch11_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch11_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch11_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch11_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch11_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch11_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch11_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch11_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch11_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch11_rxdata_m;
   wire  q0q1_xpipe_pipe_ch11_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch11_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch11_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch11_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch11_rxvalid_m;

   wire  xpipe_pipe_ch12_phystatus;
   wire [1:0] xpipe_pipe_ch12_rxcharisk;
   wire [31:0] xpipe_pipe_ch12_rxdata;
   wire  xpipe_pipe_ch12_rxdatavalid;
   wire  xpipe_pipe_ch12_rxelecidle;
   wire  xpipe_pipe_ch12_rxstartblock;
   wire [2:0] xpipe_pipe_ch12_rxstatus;
   wire [1:0] xpipe_pipe_ch12_rxsyncheader;   
   wire  xpipe_pipe_ch12_rxvalid;  
   wire [1:0] xpipe_pipe_ch12_powerdown;
   wire  xpipe_pipe_ch12_rxpolarity;   
   wire  xpipe_pipe_ch12_rxtermination;
   wire [1:0] xpipe_pipe_ch12_txcharisk;
   wire  xpipe_pipe_ch12_txcompliance;
   wire [31:0] xpipe_pipe_ch12_txdata;
   wire  xpipe_pipe_ch12_txdatavalid;
   wire  xpipe_pipe_ch12_txdeemph;
   wire  xpipe_pipe_ch12_txdetectrxloopback;
   wire  xpipe_pipe_ch12_txelecidle;
   wire [6:0] xpipe_pipe_ch12_txmaincursor;
   wire [2:0] xpipe_pipe_ch12_txmargin;
   wire [4:0] xpipe_pipe_ch12_txpostcursor;
   wire [4:0] xpipe_pipe_ch12_txprecursor;
   wire  xpipe_pipe_ch12_txstartblock;
   wire  xpipe_pipe_ch12_txswing;
   wire [1:0] xpipe_pipe_ch12_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch12_powerdown_m;
   wire  q0q1_xpipe_pipe_ch12_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch12_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch12_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch12_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch12_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch12_txdata_m;
   wire  q0q1_xpipe_pipe_ch12_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch12_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch12_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch12_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch12_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch12_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch12_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch12_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch12_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch12_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch12_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch12_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch12_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch12_rxdata_m;
   wire  q0q1_xpipe_pipe_ch12_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch12_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch12_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch12_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch12_rxvalid_m;

   wire  xpipe_pipe_ch13_phystatus;
   wire [1:0] xpipe_pipe_ch13_rxcharisk;
   wire [31:0] xpipe_pipe_ch13_rxdata;
   wire  xpipe_pipe_ch13_rxdatavalid;
   wire  xpipe_pipe_ch13_rxelecidle;
   wire  xpipe_pipe_ch13_rxstartblock;
   wire [2:0] xpipe_pipe_ch13_rxstatus;
   wire [1:0] xpipe_pipe_ch13_rxsyncheader;   
   wire  xpipe_pipe_ch13_rxvalid;  
   wire [1:0] xpipe_pipe_ch13_powerdown;
   wire  xpipe_pipe_ch13_rxpolarity;   
   wire  xpipe_pipe_ch13_rxtermination;
   wire [1:0] xpipe_pipe_ch13_txcharisk;
   wire  xpipe_pipe_ch13_txcompliance;
   wire [31:0] xpipe_pipe_ch13_txdata;
   wire  xpipe_pipe_ch13_txdatavalid;
   wire  xpipe_pipe_ch13_txdeemph;
   wire  xpipe_pipe_ch13_txdetectrxloopback;
   wire  xpipe_pipe_ch13_txelecidle;
   wire [6:0] xpipe_pipe_ch13_txmaincursor;
   wire [2:0] xpipe_pipe_ch13_txmargin;
   wire [4:0] xpipe_pipe_ch13_txpostcursor;
   wire [4:0] xpipe_pipe_ch13_txprecursor;
   wire  xpipe_pipe_ch13_txstartblock;
   wire  xpipe_pipe_ch13_txswing;
   wire [1:0] xpipe_pipe_ch13_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch13_powerdown_m;
   wire  q0q1_xpipe_pipe_ch13_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch13_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch13_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch13_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch13_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch13_txdata_m;
   wire  q0q1_xpipe_pipe_ch13_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch13_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch13_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch13_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch13_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch13_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch13_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch13_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch13_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch13_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch13_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch13_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch13_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch13_rxdata_m;
   wire  q0q1_xpipe_pipe_ch13_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch13_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch13_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch13_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch13_rxvalid_m;

   wire  xpipe_pipe_ch14_phystatus;
   wire [1:0] xpipe_pipe_ch14_rxcharisk;
   wire [31:0] xpipe_pipe_ch14_rxdata;
   wire  xpipe_pipe_ch14_rxdatavalid;
   wire  xpipe_pipe_ch14_rxelecidle;
   wire  xpipe_pipe_ch14_rxstartblock;
   wire [2:0] xpipe_pipe_ch14_rxstatus;
   wire [1:0] xpipe_pipe_ch14_rxsyncheader;   
   wire  xpipe_pipe_ch14_rxvalid;  
   wire [1:0] xpipe_pipe_ch14_powerdown;
   wire  xpipe_pipe_ch14_rxpolarity;   
   wire  xpipe_pipe_ch14_rxtermination;
   wire [1:0] xpipe_pipe_ch14_txcharisk;
   wire  xpipe_pipe_ch14_txcompliance;
   wire [31:0] xpipe_pipe_ch14_txdata;
   wire  xpipe_pipe_ch14_txdatavalid;
   wire  xpipe_pipe_ch14_txdeemph;
   wire  xpipe_pipe_ch14_txdetectrxloopback;
   wire  xpipe_pipe_ch14_txelecidle;
   wire [6:0] xpipe_pipe_ch14_txmaincursor;
   wire [2:0] xpipe_pipe_ch14_txmargin;
   wire [4:0] xpipe_pipe_ch14_txpostcursor;
   wire [4:0] xpipe_pipe_ch14_txprecursor;
   wire  xpipe_pipe_ch14_txstartblock;
   wire  xpipe_pipe_ch14_txswing;
   wire [1:0] xpipe_pipe_ch14_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch14_powerdown_m;
   wire  q0q1_xpipe_pipe_ch14_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch14_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch14_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch14_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch14_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch14_txdata_m;
   wire  q0q1_xpipe_pipe_ch14_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch14_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch14_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch14_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch14_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch14_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch14_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch14_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch14_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch14_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch14_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch14_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch14_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch14_rxdata_m;
   wire  q0q1_xpipe_pipe_ch14_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch14_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch14_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch14_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch14_rxvalid_m;

   wire  xpipe_pipe_ch15_phystatus;
   wire [1:0] xpipe_pipe_ch15_rxcharisk;
   wire [31:0] xpipe_pipe_ch15_rxdata;
   wire  xpipe_pipe_ch15_rxdatavalid;
   wire  xpipe_pipe_ch15_rxelecidle;
   wire  xpipe_pipe_ch15_rxstartblock;
   wire [2:0] xpipe_pipe_ch15_rxstatus;
   wire [1:0] xpipe_pipe_ch15_rxsyncheader;   
   wire  xpipe_pipe_ch15_rxvalid;  
   wire [1:0] xpipe_pipe_ch15_powerdown;
   wire  xpipe_pipe_ch15_rxpolarity;   
   wire  xpipe_pipe_ch15_rxtermination;
   wire [1:0] xpipe_pipe_ch15_txcharisk;
   wire  xpipe_pipe_ch15_txcompliance;
   wire [31:0] xpipe_pipe_ch15_txdata;
   wire  xpipe_pipe_ch15_txdatavalid;
   wire  xpipe_pipe_ch15_txdeemph;
   wire  xpipe_pipe_ch15_txdetectrxloopback;
   wire  xpipe_pipe_ch15_txelecidle;
   wire [6:0] xpipe_pipe_ch15_txmaincursor;
   wire [2:0] xpipe_pipe_ch15_txmargin;
   wire [4:0] xpipe_pipe_ch15_txpostcursor;
   wire [4:0] xpipe_pipe_ch15_txprecursor;
   wire  xpipe_pipe_ch15_txstartblock;
   wire  xpipe_pipe_ch15_txswing;
   wire [1:0] xpipe_pipe_ch15_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch15_powerdown_m;
   wire  q0q1_xpipe_pipe_ch15_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch15_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch15_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch15_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch15_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch15_txdata_m;
   wire  q0q1_xpipe_pipe_ch15_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch15_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch15_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch15_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch15_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch15_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch15_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch15_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch15_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch15_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch15_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch15_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch15_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch15_rxdata_m;
   wire  q0q1_xpipe_pipe_ch15_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch15_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch15_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch15_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch15_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch0_powerdown_m;
   wire  q1q2_xpipe_pipe_ch0_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch0_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch0_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch0_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch0_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch0_txdata_m;
   wire  q1q2_xpipe_pipe_ch0_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch0_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch0_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch0_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch0_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch0_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch0_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch0_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch0_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch0_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch0_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch0_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch0_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch0_rxdata_m;
   wire  q1q2_xpipe_pipe_ch0_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch0_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch0_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch0_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch0_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch1_powerdown_m;
   wire  q1q2_xpipe_pipe_ch1_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch1_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch1_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch1_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch1_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch1_txdata_m;
   wire  q1q2_xpipe_pipe_ch1_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch1_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch1_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch1_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch1_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch1_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch1_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch1_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch1_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch1_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch1_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch1_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch1_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch1_rxdata_m;
   wire  q1q2_xpipe_pipe_ch1_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch1_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch1_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch1_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch1_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch2_powerdown_m;
   wire  q1q2_xpipe_pipe_ch2_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch2_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch2_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch2_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch2_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch2_txdata_m;
   wire  q1q2_xpipe_pipe_ch2_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch2_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch2_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch2_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch2_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch2_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch2_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch2_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch2_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch2_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch2_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch2_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch2_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch2_rxdata_m;
   wire  q1q2_xpipe_pipe_ch2_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch2_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch2_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch2_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch2_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch3_powerdown_m;
   wire  q1q2_xpipe_pipe_ch3_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch3_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch3_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch3_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch3_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch3_txdata_m;
   wire  q1q2_xpipe_pipe_ch3_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch3_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch3_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch3_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch3_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch3_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch3_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch3_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch3_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch3_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch3_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch3_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch3_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch3_rxdata_m;
   wire  q1q2_xpipe_pipe_ch3_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch3_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch3_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch3_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch3_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch4_powerdown_m;
   wire  q1q2_xpipe_pipe_ch4_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch4_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch4_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch4_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch4_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch4_txdata_m;
   wire  q1q2_xpipe_pipe_ch4_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch4_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch4_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch4_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch4_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch4_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch4_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch4_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch4_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch4_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch4_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch4_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch4_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch4_rxdata_m;
   wire  q1q2_xpipe_pipe_ch4_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch4_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch4_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch4_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch4_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch5_powerdown_m;
   wire  q1q2_xpipe_pipe_ch5_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch5_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch5_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch5_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch5_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch5_txdata_m;
   wire  q1q2_xpipe_pipe_ch5_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch5_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch5_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch5_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch5_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch5_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch5_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch5_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch5_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch5_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch5_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch5_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch5_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch5_rxdata_m;
   wire  q1q2_xpipe_pipe_ch5_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch5_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch5_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch5_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch5_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch6_powerdown_m;
   wire  q1q2_xpipe_pipe_ch6_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch6_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch6_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch6_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch6_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch6_txdata_m;
   wire  q1q2_xpipe_pipe_ch6_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch6_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch6_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch6_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch6_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch6_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch6_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch6_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch6_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch6_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch6_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch6_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch6_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch6_rxdata_m;
   wire  q1q2_xpipe_pipe_ch6_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch6_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch6_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch6_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch6_rxvalid_m;   
   
   wire [1:0] q1q2_xpipe_pipe_ch7_powerdown_m;
   wire  q1q2_xpipe_pipe_ch7_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch7_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch7_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch7_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch7_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch7_txdata_m;
   wire  q1q2_xpipe_pipe_ch7_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch7_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch7_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch7_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch7_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch7_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch7_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch7_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch7_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch7_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch7_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch7_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch7_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch7_rxdata_m;
   wire  q1q2_xpipe_pipe_ch7_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch7_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch7_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch7_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch7_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch8_powerdown_m;
   wire  q1q2_xpipe_pipe_ch8_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch8_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch8_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch8_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch8_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch8_txdata_m;
   wire  q1q2_xpipe_pipe_ch8_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch8_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch8_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch8_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch8_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch8_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch8_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch8_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch8_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch8_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch8_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch8_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch8_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch8_rxdata_m;
   wire  q1q2_xpipe_pipe_ch8_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch8_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch8_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch8_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch8_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch9_powerdown_m;
   wire  q1q2_xpipe_pipe_ch9_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch9_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch9_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch9_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch9_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch9_txdata_m;
   wire  q1q2_xpipe_pipe_ch9_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch9_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch9_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch9_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch9_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch9_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch9_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch9_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch9_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch9_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch9_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch9_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch9_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch9_rxdata_m;
   wire  q1q2_xpipe_pipe_ch9_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch9_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch9_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch9_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch9_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch10_powerdown_m;
   wire  q1q2_xpipe_pipe_ch10_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch10_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch10_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch10_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch10_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch10_txdata_m;
   wire  q1q2_xpipe_pipe_ch10_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch10_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch10_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch10_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch10_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch10_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch10_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch10_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch10_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch10_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch10_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch10_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch10_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch10_rxdata_m;
   wire  q1q2_xpipe_pipe_ch10_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch10_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch10_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch10_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch10_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch11_powerdown_m;
   wire  q1q2_xpipe_pipe_ch11_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch11_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch11_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch11_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch11_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch11_txdata_m;
   wire  q1q2_xpipe_pipe_ch11_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch11_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch11_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch11_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch11_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch11_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch11_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch11_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch11_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch11_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch11_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch11_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch11_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch11_rxdata_m;
   wire  q1q2_xpipe_pipe_ch11_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch11_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch11_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch11_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch11_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch12_powerdown_m;
   wire  q1q2_xpipe_pipe_ch12_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch12_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch12_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch12_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch12_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch12_txdata_m;
   wire  q1q2_xpipe_pipe_ch12_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch12_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch12_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch12_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch12_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch12_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch12_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch12_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch12_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch12_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch12_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch12_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch12_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch12_rxdata_m;
   wire  q1q2_xpipe_pipe_ch12_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch12_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch12_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch12_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch12_rxvalid_m;
   
   wire [1:0] q1q2_xpipe_pipe_ch13_powerdown_m;
   wire  q1q2_xpipe_pipe_ch13_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch13_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch13_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch13_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch13_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch13_txdata_m;
   wire  q1q2_xpipe_pipe_ch13_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch13_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch13_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch13_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch13_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch13_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch13_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch13_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch13_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch13_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch13_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch13_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch13_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch13_rxdata_m;
   wire  q1q2_xpipe_pipe_ch13_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch13_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch13_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch13_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch13_rxvalid_m;
   
   wire [1:0] q1q2_xpipe_pipe_ch14_powerdown_m;
   wire  q1q2_xpipe_pipe_ch14_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch14_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch14_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch14_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch14_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch14_txdata_m;
   wire  q1q2_xpipe_pipe_ch14_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch14_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch14_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch14_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch14_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch14_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch14_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch14_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch14_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch14_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch14_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch14_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch14_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch14_rxdata_m;
   wire  q1q2_xpipe_pipe_ch14_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch14_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch14_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch14_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch14_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch15_powerdown_m;
   wire  q1q2_xpipe_pipe_ch15_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch15_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch15_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch15_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch15_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch15_txdata_m;
   wire  q1q2_xpipe_pipe_ch15_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch15_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch15_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch15_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch15_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch15_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch15_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch15_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch15_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch15_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch15_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch15_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch15_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch15_rxdata_m;
   wire  q1q2_xpipe_pipe_ch15_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch15_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch15_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch15_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch15_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch0_powerdown_m;
   wire  q2q3_xpipe_pipe_ch0_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch0_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch0_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch0_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch0_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch0_txdata_m;
   wire  q2q3_xpipe_pipe_ch0_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch0_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch0_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch0_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch0_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch0_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch0_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch0_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch0_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch0_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch0_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch0_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch0_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch0_rxdata_m;
   wire  q2q3_xpipe_pipe_ch0_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch0_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch0_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch0_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch0_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch1_powerdown_m;
   wire  q2q3_xpipe_pipe_ch1_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch1_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch1_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch1_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch1_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch1_txdata_m;
   wire  q2q3_xpipe_pipe_ch1_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch1_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch1_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch1_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch1_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch1_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch1_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch1_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch1_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch1_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch1_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch1_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch1_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch1_rxdata_m;
   wire  q2q3_xpipe_pipe_ch1_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch1_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch1_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch1_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch1_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch2_powerdown_m;
   wire  q2q3_xpipe_pipe_ch2_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch2_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch2_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch2_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch2_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch2_txdata_m;
   wire  q2q3_xpipe_pipe_ch2_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch2_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch2_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch2_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch2_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch2_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch2_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch2_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch2_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch2_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch2_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch2_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch2_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch2_rxdata_m;
   wire  q2q3_xpipe_pipe_ch2_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch2_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch2_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch2_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch2_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch3_powerdown_m;
   wire  q2q3_xpipe_pipe_ch3_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch3_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch3_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch3_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch3_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch3_txdata_m;
   wire  q2q3_xpipe_pipe_ch3_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch3_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch3_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch3_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch3_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch3_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch3_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch3_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch3_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch3_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch3_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch3_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch3_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch3_rxdata_m;
   wire  q2q3_xpipe_pipe_ch3_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch3_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch3_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch3_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch3_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch4_powerdown_m;
   wire  q2q3_xpipe_pipe_ch4_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch4_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch4_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch4_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch4_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch4_txdata_m;
   wire  q2q3_xpipe_pipe_ch4_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch4_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch4_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch4_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch4_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch4_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch4_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch4_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch4_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch4_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch4_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch4_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch4_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch4_rxdata_m;
   wire  q2q3_xpipe_pipe_ch4_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch4_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch4_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch4_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch4_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch5_powerdown_m;
   wire  q2q3_xpipe_pipe_ch5_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch5_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch5_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch5_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch5_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch5_txdata_m;
   wire  q2q3_xpipe_pipe_ch5_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch5_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch5_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch5_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch5_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch5_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch5_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch5_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch5_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch5_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch5_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch5_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch5_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch5_rxdata_m;
   wire  q2q3_xpipe_pipe_ch5_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch5_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch5_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch5_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch5_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch6_powerdown_m;
   wire  q2q3_xpipe_pipe_ch6_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch6_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch6_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch6_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch6_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch6_txdata_m;
   wire  q2q3_xpipe_pipe_ch6_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch6_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch6_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch6_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch6_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch6_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch6_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch6_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch6_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch6_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch6_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch6_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch6_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch6_rxdata_m;
   wire  q2q3_xpipe_pipe_ch6_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch6_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch6_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch6_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch6_rxvalid_m;   
   
   wire [1:0] q2q3_xpipe_pipe_ch7_powerdown_m;
   wire  q2q3_xpipe_pipe_ch7_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch7_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch7_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch7_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch7_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch7_txdata_m;
   wire  q2q3_xpipe_pipe_ch7_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch7_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch7_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch7_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch7_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch7_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch7_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch7_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch7_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch7_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch7_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch7_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch7_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch7_rxdata_m;
   wire  q2q3_xpipe_pipe_ch7_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch7_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch7_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch7_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch7_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch8_powerdown_m;
   wire  q2q3_xpipe_pipe_ch8_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch8_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch8_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch8_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch8_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch8_txdata_m;
   wire  q2q3_xpipe_pipe_ch8_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch8_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch8_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch8_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch8_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch8_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch8_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch8_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch8_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch8_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch8_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch8_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch8_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch8_rxdata_m;
   wire  q2q3_xpipe_pipe_ch8_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch8_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch8_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch8_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch8_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch9_powerdown_m;
   wire  q2q3_xpipe_pipe_ch9_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch9_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch9_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch9_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch9_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch9_txdata_m;
   wire  q2q3_xpipe_pipe_ch9_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch9_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch9_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch9_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch9_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch9_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch9_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch9_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch9_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch9_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch9_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch9_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch9_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch9_rxdata_m;
   wire  q2q3_xpipe_pipe_ch9_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch9_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch9_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch9_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch9_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch10_powerdown_m;
   wire  q2q3_xpipe_pipe_ch10_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch10_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch10_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch10_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch10_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch10_txdata_m;
   wire  q2q3_xpipe_pipe_ch10_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch10_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch10_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch10_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch10_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch10_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch10_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch10_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch10_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch10_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch10_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch10_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch10_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch10_rxdata_m;
   wire  q2q3_xpipe_pipe_ch10_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch10_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch10_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch10_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch10_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch11_powerdown_m;
   wire  q2q3_xpipe_pipe_ch11_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch11_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch11_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch11_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch11_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch11_txdata_m;
   wire  q2q3_xpipe_pipe_ch11_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch11_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch11_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch11_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch11_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch11_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch11_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch11_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch11_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch11_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch11_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch11_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch11_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch11_rxdata_m;
   wire  q2q3_xpipe_pipe_ch11_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch11_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch11_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch11_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch11_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch12_powerdown_m;
   wire  q2q3_xpipe_pipe_ch12_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch12_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch12_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch12_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch12_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch12_txdata_m;
   wire  q2q3_xpipe_pipe_ch12_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch12_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch12_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch12_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch12_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch12_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch12_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch12_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch12_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch12_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch12_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch12_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch12_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch12_rxdata_m;
   wire  q2q3_xpipe_pipe_ch12_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch12_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch12_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch12_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch12_rxvalid_m;
   
   wire [1:0] q2q3_xpipe_pipe_ch13_powerdown_m;
   wire  q2q3_xpipe_pipe_ch13_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch13_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch13_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch13_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch13_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch13_txdata_m;
   wire  q2q3_xpipe_pipe_ch13_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch13_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch13_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch13_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch13_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch13_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch13_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch13_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch13_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch13_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch13_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch13_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch13_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch13_rxdata_m;
   wire  q2q3_xpipe_pipe_ch13_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch13_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch13_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch13_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch13_rxvalid_m;
   
   wire [1:0] q2q3_xpipe_pipe_ch14_powerdown_m;
   wire  q2q3_xpipe_pipe_ch14_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch14_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch14_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch14_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch14_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch14_txdata_m;
   wire  q2q3_xpipe_pipe_ch14_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch14_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch14_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch14_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch14_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch14_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch14_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch14_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch14_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch14_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch14_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch14_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch14_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch14_rxdata_m;
   wire  q2q3_xpipe_pipe_ch14_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch14_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch14_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch14_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch14_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch15_powerdown_m;
   wire  q2q3_xpipe_pipe_ch15_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch15_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch15_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch15_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch15_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch15_txdata_m;
   wire  q2q3_xpipe_pipe_ch15_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch15_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch15_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch15_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch15_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch15_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch15_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch15_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch15_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch15_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch15_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch15_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch15_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch15_rxdata_m;
   wire  q2q3_xpipe_pipe_ch15_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch15_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch15_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch15_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch15_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch0_powerdown_m;
   wire  q3q4_xpipe_pipe_ch0_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch0_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch0_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch0_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch0_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch0_txdata_m;
   wire  q3q4_xpipe_pipe_ch0_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch0_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch0_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch0_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch0_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch0_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch0_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch0_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch0_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch0_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch0_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch0_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch0_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch0_rxdata_m;
   wire  q3q4_xpipe_pipe_ch0_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch0_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch0_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch0_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch0_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch1_powerdown_m;
   wire  q3q4_xpipe_pipe_ch1_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch1_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch1_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch1_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch1_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch1_txdata_m;
   wire  q3q4_xpipe_pipe_ch1_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch1_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch1_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch1_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch1_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch1_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch1_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch1_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch1_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch1_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch1_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch1_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch1_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch1_rxdata_m;
   wire  q3q4_xpipe_pipe_ch1_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch1_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch1_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch1_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch1_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch2_powerdown_m;
   wire  q3q4_xpipe_pipe_ch2_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch2_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch2_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch2_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch2_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch2_txdata_m;
   wire  q3q4_xpipe_pipe_ch2_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch2_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch2_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch2_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch2_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch2_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch2_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch2_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch2_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch2_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch2_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch2_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch2_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch2_rxdata_m;
   wire  q3q4_xpipe_pipe_ch2_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch2_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch2_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch2_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch2_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch3_powerdown_m;
   wire  q3q4_xpipe_pipe_ch3_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch3_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch3_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch3_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch3_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch3_txdata_m;
   wire  q3q4_xpipe_pipe_ch3_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch3_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch3_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch3_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch3_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch3_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch3_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch3_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch3_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch3_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch3_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch3_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch3_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch3_rxdata_m;
   wire  q3q4_xpipe_pipe_ch3_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch3_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch3_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch3_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch3_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch4_powerdown_m;
   wire  q3q4_xpipe_pipe_ch4_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch4_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch4_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch4_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch4_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch4_txdata_m;
   wire  q3q4_xpipe_pipe_ch4_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch4_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch4_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch4_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch4_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch4_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch4_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch4_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch4_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch4_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch4_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch4_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch4_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch4_rxdata_m;
   wire  q3q4_xpipe_pipe_ch4_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch4_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch4_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch4_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch4_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch5_powerdown_m;
   wire  q3q4_xpipe_pipe_ch5_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch5_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch5_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch5_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch5_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch5_txdata_m;
   wire  q3q4_xpipe_pipe_ch5_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch5_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch5_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch5_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch5_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch5_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch5_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch5_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch5_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch5_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch5_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch5_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch5_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch5_rxdata_m;
   wire  q3q4_xpipe_pipe_ch5_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch5_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch5_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch5_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch5_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch6_powerdown_m;
   wire  q3q4_xpipe_pipe_ch6_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch6_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch6_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch6_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch6_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch6_txdata_m;
   wire  q3q4_xpipe_pipe_ch6_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch6_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch6_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch6_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch6_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch6_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch6_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch6_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch6_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch6_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch6_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch6_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch6_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch6_rxdata_m;
   wire  q3q4_xpipe_pipe_ch6_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch6_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch6_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch6_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch6_rxvalid_m;   
   
   wire [1:0] q3q4_xpipe_pipe_ch7_powerdown_m;
   wire  q3q4_xpipe_pipe_ch7_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch7_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch7_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch7_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch7_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch7_txdata_m;
   wire  q3q4_xpipe_pipe_ch7_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch7_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch7_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch7_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch7_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch7_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch7_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch7_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch7_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch7_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch7_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch7_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch7_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch7_rxdata_m;
   wire  q3q4_xpipe_pipe_ch7_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch7_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch7_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch7_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch7_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch8_powerdown_m;
   wire  q3q4_xpipe_pipe_ch8_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch8_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch8_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch8_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch8_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch8_txdata_m;
   wire  q3q4_xpipe_pipe_ch8_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch8_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch8_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch8_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch8_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch8_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch8_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch8_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch8_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch8_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch8_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch8_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch8_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch8_rxdata_m;
   wire  q3q4_xpipe_pipe_ch8_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch8_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch8_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch8_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch8_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch9_powerdown_m;
   wire  q3q4_xpipe_pipe_ch9_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch9_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch9_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch9_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch9_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch9_txdata_m;
   wire  q3q4_xpipe_pipe_ch9_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch9_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch9_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch9_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch9_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch9_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch9_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch9_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch9_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch9_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch9_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch9_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch9_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch9_rxdata_m;
   wire  q3q4_xpipe_pipe_ch9_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch9_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch9_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch9_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch9_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch10_powerdown_m;
   wire  q3q4_xpipe_pipe_ch10_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch10_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch10_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch10_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch10_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch10_txdata_m;
   wire  q3q4_xpipe_pipe_ch10_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch10_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch10_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch10_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch10_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch10_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch10_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch10_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch10_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch10_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch10_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch10_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch10_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch10_rxdata_m;
   wire  q3q4_xpipe_pipe_ch10_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch10_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch10_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch10_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch10_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch11_powerdown_m;
   wire  q3q4_xpipe_pipe_ch11_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch11_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch11_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch11_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch11_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch11_txdata_m;
   wire  q3q4_xpipe_pipe_ch11_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch11_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch11_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch11_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch11_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch11_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch11_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch11_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch11_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch11_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch11_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch11_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch11_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch11_rxdata_m;
   wire  q3q4_xpipe_pipe_ch11_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch11_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch11_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch11_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch11_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch12_powerdown_m;
   wire  q3q4_xpipe_pipe_ch12_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch12_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch12_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch12_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch12_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch12_txdata_m;
   wire  q3q4_xpipe_pipe_ch12_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch12_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch12_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch12_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch12_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch12_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch12_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch12_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch12_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch12_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch12_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch12_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch12_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch12_rxdata_m;
   wire  q3q4_xpipe_pipe_ch12_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch12_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch12_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch12_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch12_rxvalid_m;
   
   wire [1:0] q3q4_xpipe_pipe_ch13_powerdown_m;
   wire  q3q4_xpipe_pipe_ch13_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch13_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch13_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch13_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch13_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch13_txdata_m;
   wire  q3q4_xpipe_pipe_ch13_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch13_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch13_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch13_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch13_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch13_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch13_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch13_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch13_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch13_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch13_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch13_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch13_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch13_rxdata_m;
   wire  q3q4_xpipe_pipe_ch13_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch13_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch13_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch13_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch13_rxvalid_m;
   
   wire [1:0] q3q4_xpipe_pipe_ch14_powerdown_m;
   wire  q3q4_xpipe_pipe_ch14_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch14_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch14_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch14_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch14_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch14_txdata_m;
   wire  q3q4_xpipe_pipe_ch14_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch14_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch14_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch14_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch14_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch14_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch14_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch14_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch14_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch14_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch14_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch14_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch14_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch14_rxdata_m;
   wire  q3q4_xpipe_pipe_ch14_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch14_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch14_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch14_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch14_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch15_powerdown_m;
   wire  q3q4_xpipe_pipe_ch15_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch15_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch15_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch15_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch15_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch15_txdata_m;
   wire  q3q4_xpipe_pipe_ch15_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch15_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch15_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch15_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch15_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch15_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch15_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch15_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch15_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch15_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch15_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch15_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch15_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch15_rxdata_m;
   wire  q3q4_xpipe_pipe_ch15_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch15_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch15_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch15_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch15_rxvalid_m;


assign  usr_capture0   =     usr_capture_i[0] ;
assign  usr_drck0      =     usr_drck_i[0];
assign  usr_reset0     =     usr_reset_i[0];
assign  usr_runtest0   =     usr_runtest_i[0];
assign  usr_sel0       =     usr_sel_i[0];
assign  usr_shift0     =     usr_shift_i[0];
assign  usr_tck0       =     usr_tck_i[0];
assign  usr_tdi0       =     usr_tdi_i[0];
assign  usr_tms0       =     usr_tms_i[0];
assign  usr_update0    =     usr_update_i[0];
assign  usr_tdo0    =     usr_tdo_i[0];


assign  usr_capture1   =     usr_capture_i[1];
assign  usr_drck1      =     usr_drck_i[1];
assign  usr_reset1     =     usr_reset_i[1];
assign  usr_runtest1   =     usr_runtest_i[1];
assign  usr_sel1       =     usr_sel_i[1];
assign  usr_shift1     =     usr_shift_i[1];
assign  usr_tck1       =     usr_tck_i[1];
assign  usr_tdi1       =     usr_tdi_i[1];
assign  usr_tms1       =     usr_tms_i[1];
assign  usr_update1    =     usr_update_i[1];
assign  usr_tdo1    =     usr_tdo_i[1];

assign  usr_capture2   =     usr_capture_i[2];
assign  usr_drck2      =     usr_drck_i[2];
assign  usr_reset2     =     usr_reset_i[2];
assign  usr_runtest2   =     usr_runtest_i[2];
assign  usr_sel2       =     usr_sel_i[2];
assign  usr_shift2     =     usr_shift_i[2];
assign  usr_tck2       =     usr_tck_i[2];
assign  usr_tdi2       =     usr_tdi_i[2];
assign  usr_tms2       =     usr_tms_i[2];
assign  usr_update2    =     usr_update_i[2];
assign  usr_tdo2    =     usr_tdo_i[2];


assign  usr_capture3   =     usr_capture_i[3];
assign  usr_drck3      =     usr_drck_i[3];
assign  usr_reset3     =     usr_reset_i[3];
assign  usr_runtest3   =     usr_runtest_i[3];
assign  usr_sel3       =     usr_sel_i[3];
assign  usr_shift3     =     usr_shift_i[3];
assign  usr_tck3       =     usr_tck_i[3];
assign  usr_tdi3       =     usr_tdi_i[3];
assign  usr_tms3       =     usr_tms_i[3];
assign  usr_update3    =     usr_update_i[3];
assign  usr_tdo3       =     usr_tdo_i[3];

assign  s_axi_gp2_arready_t =  (C_ACE_LITE == 1)?(s_ace_lite_gp2_arready):(s_axi_gp2_arready ) ;
assign  s_axi_gp2_awready_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awready):(s_axi_gp2_awready) ;
assign  s_axi_gp2_bid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_bid):(s_axi_gp2_bid) ;
assign  s_axi_gp2_bresp_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_bresp):(s_axi_gp2_bresp) ;
assign  s_axi_gp2_bvalid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_bvalid):(s_axi_gp2_bvalid) ;
assign  s_axi_gp2_racount_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_racount):(s_axi_gp2_racount) ;
assign  s_axi_gp2_rcount_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rcount):(s_axi_gp2_rcount) ;
assign  s_axi_gp2_rdata_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rdata):(s_axi_gp2_rdata) ;
assign  s_axi_gp2_rid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rid):(s_axi_gp2_rid) ;
assign  s_axi_gp2_rlast_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rlast):(s_axi_gp2_rlast) ;
assign  s_axi_gp2_rresp_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rresp):(s_axi_gp2_rresp) ;
assign  s_axi_gp2_rvalid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rvalid):(s_axi_gp2_rvalid) ;
assign  s_axi_gp2_wacount_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wacount):(s_axi_gp2_wacount) ;
assign  s_axi_gp2_wcount_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wcount):(s_axi_gp2_wcount) ;
assign  s_axi_gp2_wready_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wready):(s_axi_gp2_wready) ;
assign  s_axi_gp2_araddr_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_araddr):(s_axi_gp2_araddr) ;
assign  s_axi_gp2_arburst_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arburst):(s_axi_gp2_arburst) ;
assign  s_axi_gp2_arcache_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arcache):(s_axi_gp2_arcache) ;
assign  s_axi_gp2_arid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arid):(s_axi_gp2_arid) ;
assign  s_axi_gp2_arlen_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arlen):(s_axi_gp2_arlen) ;
assign  s_axi_gp2_arlock_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arlock):(s_axi_gp2_arlock) ;
assign  s_axi_gp2_arprot_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arprot):(s_axi_gp2_arprot) ;
assign  s_axi_gp2_arqos_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arqos):(s_axi_gp2_arqos) ;
assign  s_axi_gp2_arsize_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arsize):(s_axi_gp2_arsize) ;
assign  s_axi_gp2_aruser_t  = (C_ACE_LITE == 1)?(({{3'b0},{s_ace_lite_gp2_arsnoop},{s_ace_lite_gp2_ardomain},{s_ace_lite_gp2_smid}})):(s_axi_gp2_aruser) ;
assign  s_axi_gp2_arvalid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arvalid):(s_axi_gp2_arvalid) ;
assign  s_axi_gp2_awaddr_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awaddr):(s_axi_gp2_awaddr) ;
assign  s_axi_gp2_awburst_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awburst):(s_axi_gp2_awburst) ;
assign  s_axi_gp2_awcache_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awcache):(s_axi_gp2_awcache) ;
assign  s_axi_gp2_awid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awid):(s_axi_gp2_awid) ;
assign  s_axi_gp2_awlen_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awlen):(s_axi_gp2_awlen) ;
assign  s_axi_gp2_awlock_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awlock):(s_axi_gp2_awlock) ;
assign  s_axi_gp2_awprot_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awprot):(s_axi_gp2_awprot) ;
assign  s_axi_gp2_awqos_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awqos):(s_axi_gp2_awqos) ;
assign  s_axi_gp2_awsize_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awsize):(s_axi_gp2_awsize) ;
assign  s_axi_gp2_awuser_t  = (C_ACE_LITE == 1)?(({{3'b0},{s_ace_lite_gp2_awsnoop},{s_ace_lite_gp2_awdomain},{s_ace_lite_gp2_smid}})):(s_axi_gp2_awuser) ;
assign  s_axi_gp2_awvalid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awvalid):(s_axi_gp2_awvalid) ;
assign  s_axi_gp2_bready_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_bready):(s_axi_gp2_bready) ;
assign  s_axi_gp2_rclk_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rclk):(s_axi_gp2_rclk) ;
assign  s_axi_gp2_rready_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rready):(s_axi_gp2_rready) ;
assign  s_axi_gp2_wclk_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wclk):(s_axi_gp2_wclk) ;
assign  s_axi_gp2_wdata_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wdata):(s_axi_gp2_wdata) ;
assign  s_axi_gp2_wlast_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wlast):(s_axi_gp2_wlast) ;
assign  s_axi_gp2_wstrb_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wstrb):(s_axi_gp2_wstrb) ;
assign  s_axi_gp2_wvalid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wvalid):(s_axi_gp2_wvalid) ;
assign  s_axi_gp2_aclk_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_aclk):(s_axi_gp2_aclk) ;
<: if {$PLATFORM == "xcvu440"} { :>
localparam SPP_DEVICE = "xcvu440" ;
<: } else { :>
localparam SPP_DEVICE = "S80" ;
<: }:>


generate


   if ( (C_PMCPL_CLK0_BUF == "true")  | (C_PMCPL_CLK0_BUF == "TRUE") | (C_PMCPL_CLK0_BUF == 1) | (C_PMCPL_CLK0_BUF == 'b1) && ( SPP_DEVICE != "xcvu440") ) begin : buffer_pl_clk_0
     BUFG_PS PL_CLK_0_BUFG (.I(pmc_pl_ref_clk[0]), .O(pl_clk0));
   end 
   else begin
     assign pl_clk0 = pmc_pl_ref_clk[0]; 
   end

   if ( (C_PMCPL_CLK1_BUF == "true")  | (C_PMCPL_CLK1_BUF == "TRUE") | (C_PMCPL_CLK1_BUF == 1) | (C_PMCPL_CLK1_BUF == 'b1) && ( SPP_DEVICE != "xcvu440") ) begin : buffer_pl_clk_1
     BUFG_PS PL_CLK_1_BUFG (.I(pmc_pl_ref_clk[1]), .O(pl_clk1));
   end 
   else begin
     assign pl_clk1 = pmc_pl_ref_clk[1]; 
   end

   if ( (C_PMCPL_CLK2_BUF == "true")  | (C_PMCPL_CLK2_BUF == "TRUE") | (C_PMCPL_CLK2_BUF == 1) | (C_PMCPL_CLK2_BUF == 'b1) && ( SPP_DEVICE != "xcvu440")) begin : buffer_pl_clk_2
     BUFG_PS PL_CLK_2_BUFG (.I(pmc_pl_ref_clk[2]), .O(pl_clk2));
   end 
   else begin
     assign pl_clk2 = pmc_pl_ref_clk[2]; 
   end

   if ( (C_PMCPL_CLK3_BUF == "true")  | (C_PMCPL_CLK3_BUF == "TRUE") | (C_PMCPL_CLK3_BUF == 1) | (C_PMCPL_CLK3_BUF == 'b1) && ( SPP_DEVICE != "xcvu440") ) begin : buffer_pl_clk_3
     BUFG_PS PL_CLK_3_BUFG (.I(pmc_pl_ref_clk[3]), .O(pl_clk3));
   end 
   else begin
     assign pl_clk3 = pmc_pl_ref_clk[3]; 
   end


endgenerate





generate

   if (C_DIFF_RW_CLK_S_AXI_GP0 == 0) begin : clk_assign0
    assign s_axi_gp0_rclk_temp  =  s_axi_gp0_aclk ;
	assign s_axi_gp0_wclk_temp  =  s_axi_gp0_aclk ;
   end 
   else begin
      assign s_axi_gp0_rclk_temp  =  s_axi_gp0_rclk ;
	assign s_axi_gp0_wclk_temp  =  s_axi_gp0_wclk ;
   end
  
    if (C_DIFF_RW_CLK_S_AXI_GP2 == 0) begin : clk_assign2
    assign s_axi_gp2_rclk_temp  = (C_ACE_LITE==1)?(s_ace_lite_gp2_aclk):(s_axi_gp2_aclk) ;
	assign s_axi_gp2_wclk_temp  =  (C_ACE_LITE==1)?(s_ace_lite_gp2_aclk):(s_axi_gp2_aclk) ;
   end 
   else begin
      assign s_axi_gp2_rclk_temp  =  (C_ACE_LITE==1)?(s_ace_lite_gp2_rclk):(s_axi_gp2_rclk) ;
	assign s_axi_gp2_wclk_temp  = (C_ACE_LITE==1)?(s_ace_lite_gp2_wclk):(s_axi_gp2_wclk) ;
   end
  
     if (C_DIFF_RW_CLK_S_AXI_GP4 == 0) begin : clk_assign4
    assign s_axi_gp4_rclk_temp  =  s_axi_gp4_aclk ;
	assign s_axi_gp4_wclk_temp  =  s_axi_gp4_aclk ;
   end 
   else begin
      assign s_axi_gp4_rclk_temp  =  s_axi_gp4_rclk ;
	assign s_axi_gp4_wclk_temp  =  s_axi_gp4_wclk ;
   end
  
   
   
   
endgenerate

assign  pl_ps_irq0_i = {    
                         pl_ps_irq7, 
                         pl_ps_irq6, 
                         pl_ps_irq5, 
                         pl_ps_irq4, 
                         pl_ps_irq3, 
                         pl_ps_irq2, 
                         pl_ps_irq1,
                         pl_ps_irq0 };

assign  pl_ps_irq1_i = {    
                         pl_ps_irq15, 
                         pl_ps_irq14, 
                         pl_ps_irq13, 
                         pl_ps_irq12, 
                         pl_ps_irq11, 
                         pl_ps_irq10, 
                         pl_ps_irq9,
                         pl_ps_irq8 };




initial
begin
  $display("WARNING: PS PMC  IP doesn't support simulation");
end



endmodule

